****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_be_top
Version: K-2015.12-SP3-2
Date   : Fri Mar 15 21:10:58 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: be_mmu/dcache/paddr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_87_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_12_/CLK (DFFX2)                      0.208     -0.006 &    0.419 r
  be_mmu/dcache/paddr_tv_r_reg_12_/QN (DFFX2)                       0.078      0.179 &    0.598 r
  be_mmu/dcache/icc_place75/ZN (INVX8)                              0.078      0.035 &    0.633 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_87_/D (DFFX2)                    0.078     -0.012 &    0.621 f
  data arrival time                                                                       0.621

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)    0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_87_/CLK (DFFX2)                  0.156      0.012 &    0.711 r
  clock reconvergence pessimism                                               -0.010      0.701
  library hold time                                                            0.005      0.706
  data required time                                                                      0.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.706
  data arrival time                                                                      -0.621
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -0.085

Report timing status: Processing group core_clk (total endpoints 8787)...10% done.

  Startpoint: be_mmu/dcache/paddr_tv_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_92_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                           0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                   0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)    0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_17_/CLK (DFFX2)                             0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_17_/QN (DFFX2)                              0.079      0.178 &    0.620 r
  be_mmu/dcache/icc_place82/ZN (INVX8)                                     0.075      0.035 &    0.655 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_92_/D (DFFX2)                           0.075     -0.009 &    0.646 f
  data arrival time                                                                              0.646

  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                        0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                        0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                          0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)           0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_92_/CLK (DFFX2)                         0.156      0.012 &    0.711 r
  clock reconvergence pessimism                                                      -0.010      0.701
  library hold time                                                                   0.006      0.707
  data required time                                                                             0.707
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.707
  data arrival time                                                                             -0.646
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -0.061


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_95_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                           0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                   0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)    0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_20_/CLK (DFFX2)                             0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_20_/QN (DFFX2)                              0.079      0.178 &    0.621 r
  be_mmu/dcache/icc_place251/ZN (INVX8)                                    0.063      0.032 &    0.653 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_95_/D (DFFX2)                           0.063      0.000 &    0.653 f
  data arrival time                                                                              0.653

  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                        0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                        0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                          0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)           0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_95_/CLK (DFFX2)                         0.156      0.012 &    0.711 r
  clock reconvergence pessimism                                                      -0.010      0.701
  library hold time                                                                   0.008      0.709
  data required time                                                                             0.709
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.709
  data arrival time                                                                             -0.653
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -0.056


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_90_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                           0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                   0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)    0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_15_/CLK (DFFX2)                             0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_15_/QN (DFFX2)                              0.080      0.178 &    0.620 r
  be_mmu/dcache/icc_place67/ZN (INVX8)                                     0.074      0.032 &    0.652 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_90_/D (DFFX2)                           0.074      0.001 &    0.653 f
  data arrival time                                                                              0.653

  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                        0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                        0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                          0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)           0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_90_/CLK (DFFX2)                         0.156      0.012 &    0.711 r
  clock reconvergence pessimism                                                      -0.010      0.701
  library hold time                                                                   0.006      0.707
  data required time                                                                             0.707
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.707
  data arrival time                                                                             -0.653
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -0.054


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_87_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_12_/CLK (DFFX2)                      0.208     -0.006 &    0.419 r
  be_mmu/dcache/paddr_tv_r_reg_12_/QN (DFFX2)                       0.078      0.179 &    0.598 r
  be_mmu/dcache/icc_place75/ZN (INVX8)                              0.078      0.035 &    0.633 f
  be_mmu/dcache/wbuf/wbq/U201/Q (MUX21X2)                           0.040      0.075 &    0.708 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_87_/D (DFFX1)                    0.040     -0.000 &    0.707 f
  data arrival time                                                                       0.707

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)    0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_87_/CLK (DFFX1)                  0.262      0.015 &    0.749 r
  clock reconvergence pessimism                                               -0.010      0.740
  library hold time                                                            0.021      0.761
  data required time                                                                      0.761
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.761
  data arrival time                                                                      -0.707
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -0.054


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_79_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_4_/CLK (DFFX1)                         0.208     -0.002 &    0.422 r
  be_mmu/dcache/paddr_tv_r_reg_4_/Q (DFFX1)                           0.156      0.277 &    0.700 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_79_/D (DFFX1)                      0.156     -0.037 &    0.663 f
  data arrival time                                                                         0.663

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                   0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                   0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                     0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg_0/main_gate/Q (AND2X1)    0.201      0.149 &    0.708 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_79_/CLK (DFFX1)                    0.201      0.008 &    0.716 r
  clock reconvergence pessimism                                                 -0.010      0.706
  library hold time                                                             -0.004      0.703
  data required time                                                                        0.703
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.703
  data arrival time                                                                        -0.663
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.039


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_92_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                           0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                   0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)    0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_17_/CLK (DFFX2)                             0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_17_/QN (DFFX2)                              0.079      0.178 &    0.620 r
  be_mmu/dcache/icc_place82/ZN (INVX8)                                     0.075      0.035 &    0.655 f
  be_mmu/dcache/wbuf/wbq/U206/Q (MUX21X2)                                  0.038      0.076 &    0.731 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_92_/D (DFFX1)                           0.038      0.000 &    0.731 f
  data arrival time                                                                              0.731

  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                        0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                        0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                          0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)           0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_92_/CLK (DFFX1)                         0.262      0.015 &    0.749 r
  clock reconvergence pessimism                                                      -0.010      0.740
  library hold time                                                                   0.022      0.762
  data required time                                                                             0.762
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.762
  data arrival time                                                                             -0.731
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -0.030


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_95_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                           0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                   0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)    0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_20_/CLK (DFFX2)                             0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_20_/QN (DFFX2)                              0.079      0.178 &    0.621 r
  be_mmu/dcache/icc_place251/ZN (INVX8)                                    0.063      0.032 &    0.653 f
  be_mmu/dcache/wbuf/wbq/U209/Q (MUX21X2)                                  0.039      0.084 &    0.737 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_95_/D (DFFX1)                           0.039     -0.000 &    0.736 f
  data arrival time                                                                              0.736

  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                        0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                        0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                          0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)           0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_95_/CLK (DFFX1)                         0.262      0.015 &    0.749 r
  clock reconvergence pessimism                                                      -0.010      0.740
  library hold time                                                                   0.022      0.761
  data required time                                                                             0.761
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.761
  data arrival time                                                                             -0.736
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -0.025


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_6_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_81_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_6_/CLK (DFFX1)                         0.208     -0.001 &    0.424 r
  be_mmu/dcache/paddr_tv_r_reg_6_/Q (DFFX1)                           0.125      0.261 &    0.684 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_81_/D (DFFX1)                      0.125     -0.001 &    0.683 f
  data arrival time                                                                         0.683

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                   0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                   0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                     0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg_0/main_gate/Q (AND2X1)    0.201      0.149 &    0.708 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_81_/CLK (DFFX1)                    0.201      0.008 &    0.716 r
  clock reconvergence pessimism                                                 -0.010      0.706
  library hold time                                                              0.001      0.707
  data required time                                                                        0.707
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.707
  data arrival time                                                                        -0.683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.024


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_90_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                    Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                           0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                   0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)    0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_15_/CLK (DFFX2)                             0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_15_/QN (DFFX2)                              0.080      0.178 &    0.620 r
  be_mmu/dcache/icc_place67/ZN (INVX8)                                     0.074      0.032 &    0.652 f
  be_mmu/dcache/wbuf/wbq/U204/Q (MUX21X2)                                  0.040      0.087 &    0.739 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_90_/D (DFFX1)                           0.040      0.000 &    0.739 f
  data arrival time                                                                              0.739

  clock core_clk (rise edge)                                               0.000      0.000      0.000
  clock source latency                                                                0.000      0.000
  clk_i (in)                                                               0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                         0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                        0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                        0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                          0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)           0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_90_/CLK (DFFX1)                         0.262      0.015 &    0.749 r
  clock reconvergence pessimism                                                      -0.010      0.740
  library hold time                                                                   0.021      0.761
  data required time                                                                             0.761
  -------------------------------------------------------------------------------------------------------
  data required time                                                                             0.761
  data arrival time                                                                             -0.739
  -------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -0.022


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_5_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_5_/CLK (DFFX1)                         0.208     -0.001 &    0.424 r
  be_mmu/dcache/paddr_tv_r_reg_5_/Q (DFFX1)                           0.130      0.263 &    0.688 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_80_/D (DFFX1)                      0.130     -0.001 &    0.687 f
  data arrival time                                                                         0.687

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                   0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                   0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                     0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg_0/main_gate/Q (AND2X1)    0.201      0.149 &    0.708 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_80_/CLK (DFFX1)                    0.201      0.008 &    0.716 r
  clock reconvergence pessimism                                                 -0.010      0.706
  library hold time                                                              0.000      0.706
  data required time                                                                        0.706
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.706
  data arrival time                                                                        -0.687
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.020


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_88_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_13_/CLK (DFFX2)                      0.208     -0.003 &    0.422 r
  be_mmu/dcache/paddr_tv_r_reg_13_/Q (DFFX2)                        0.121      0.280 &    0.702 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_88_/D (DFFX1)                    0.121     -0.020 &    0.682 f
  data arrival time                                                                       0.682

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)    0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_88_/CLK (DFFX1)                  0.156      0.010 &    0.709 r
  clock reconvergence pessimism                                               -0.010      0.699
  library hold time                                                           -0.001      0.699
  data required time                                                                      0.699
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.699
  data arrival time                                                                      -0.682
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -0.017


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_86_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_11_/CLK (DFFX1)                      0.208     -0.004 &    0.421 r
  be_mmu/dcache/paddr_tv_r_reg_11_/Q (DFFX1)                        0.134      0.266 &    0.687 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_86_/D (DFFX1)                    0.134     -0.000 &    0.687 f
  data arrival time                                                                       0.687

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)    0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_86_/CLK (DFFX1)                  0.156      0.011 &    0.710 r
  clock reconvergence pessimism                                               -0.010      0.700
  library hold time                                                           -0.003      0.698
  data required time                                                                      0.698
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.698
  data arrival time                                                                      -0.687
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -0.011


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_89_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_14_/CLK (DFFX2)                      0.208     -0.003 &    0.422 r
  be_mmu/dcache/paddr_tv_r_reg_14_/Q (DFFX2)                        0.109      0.274 &    0.696 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_89_/D (DFFX1)                    0.109     -0.005 &    0.691 f
  data arrival time                                                                       0.691

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)    0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_89_/CLK (DFFX1)                  0.156      0.010 &    0.709 r
  clock reconvergence pessimism                                               -0.010      0.700
  library hold time                                                            0.001      0.701
  data required time                                                                      0.701
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.701
  data arrival time                                                                      -0.691
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -0.010


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_82_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_7_/CLK (DFFX1)                         0.208     -0.002 &    0.423 r
  be_mmu/dcache/paddr_tv_r_reg_7_/Q (DFFX1)                           0.144      0.272 &    0.695 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_82_/D (DFFX1)                      0.144      0.000 &    0.695 f
  data arrival time                                                                         0.695

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                   0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                   0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                     0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg_0/main_gate/Q (AND2X1)    0.201      0.149 &    0.708 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_82_/CLK (DFFX1)                    0.202      0.008 &    0.716 r
  clock reconvergence pessimism                                                 -0.010      0.706
  library hold time                                                             -0.002      0.704
  data required time                                                                        0.704
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.704
  data arrival time                                                                        -0.695
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                         -0.010


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                               Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)                          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_12_/CLK (DFFX2)                                        0.208     -0.006 &    0.419 r
  be_mmu/dcache/paddr_tv_r_reg_12_/QN (DFFX2)                                         0.078      0.179 &    0.598 r
  be_mmu/dcache/icc_place75/ZN (INVX8)                                                0.078      0.035 &    0.633 f
  be_mmu/dcache/lce/lce_cce_req_inst/U101/Q (AO22X1)                                  0.034      0.075 &    0.707 f
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_12_/D (DFFX1)                    0.034      0.000 &    0.708 f
  data arrival time                                                                                         0.708

  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                        0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                        0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                       0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                        0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_miss_addr_r_reg/main_gate/Q (AND2X2)    0.156      0.143 &    0.691 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_12_/CLK (DFFX1)                  0.156      0.013 &    0.704 r
  clock reconvergence pessimism                                                                 -0.010      0.695
  library hold time                                                                              0.016      0.710
  data required time                                                                                        0.710
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.710
  data arrival time                                                                                        -0.708
  ------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                         -0.003


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_84_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_9_/CLK (DFFX1)                       0.208     -0.001 &    0.423 r
  be_mmu/dcache/paddr_tv_r_reg_9_/Q (DFFX1)                         0.149      0.274 &    0.697 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_84_/D (DFFX1)                    0.149     -0.002 &    0.695 f
  data arrival time                                                                       0.695

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)    0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_84_/CLK (DFFX1)                  0.156      0.011 &    0.710 r
  clock reconvergence pessimism                                               -0.010      0.701
  library hold time                                                           -0.005      0.696
  data required time                                                                      0.696
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.696
  data arrival time                                                                      -0.695
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                                           0.000


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_83_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_8_/CLK (DFFX1)                       0.208     -0.002 &    0.423 r
  be_mmu/dcache/paddr_tv_r_reg_8_/Q (DFFX1)                         0.151      0.274 &    0.697 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_83_/D (DFFX1)                    0.151     -0.001 &    0.696 f
  data arrival time                                                                       0.696

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)    0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_83_/CLK (DFFX1)                  0.156      0.011 &    0.710 r
  clock reconvergence pessimism                                               -0.010      0.701
  library hold time                                                           -0.006      0.695
  data required time                                                                      0.695
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.695
  data arrival time                                                                      -0.696
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.001


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_88_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_13_/CLK (DFFX2)                      0.208     -0.003 &    0.422 r
  be_mmu/dcache/paddr_tv_r_reg_13_/Q (DFFX2)                        0.121      0.280 &    0.702 f
  be_mmu/dcache/wbuf/wbq/U202/Q (MUX21X1)                           0.037      0.060 &    0.762 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_88_/D (DFFX1)                    0.037      0.000 &    0.762 f
  data arrival time                                                                       0.762

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)    0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_88_/CLK (DFFX1)                  0.263      0.014 &    0.748 r
  clock reconvergence pessimism                                               -0.010      0.738
  library hold time                                                            0.022      0.760
  data required time                                                                      0.760
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.760
  data arrival time                                                                      -0.762
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.002


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_78_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_3_/CLK (DFFX1)                         0.208     -0.003 &    0.422 r
  be_mmu/dcache/paddr_tv_r_reg_3_/Q (DFFX1)                           0.201      0.301 &    0.722 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_78_/D (DFFX1)                      0.201     -0.020 &    0.702 f
  data arrival time                                                                         0.702

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                   0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                   0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                     0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg_0/main_gate/Q (AND2X1)    0.201      0.149 &    0.708 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_78_/CLK (DFFX1)                    0.201      0.008 &    0.716 r
  clock reconvergence pessimism                                                 -0.010      0.706
  library hold time                                                             -0.011      0.695
  data required time                                                                        0.695
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.695
  data arrival time                                                                        -0.702
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.007


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_89_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_14_/CLK (DFFX2)                      0.208     -0.003 &    0.422 r
  be_mmu/dcache/paddr_tv_r_reg_14_/Q (DFFX2)                        0.109      0.274 &    0.696 f
  be_mmu/dcache/wbuf/wbq/U203/Q (MUX21X1)                           0.037      0.073 &    0.769 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_89_/D (DFFX1)                    0.037      0.000 &    0.769 f
  data arrival time                                                                       0.769

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)    0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_89_/CLK (DFFX1)                  0.263      0.014 &    0.748 r
  clock reconvergence pessimism                                               -0.010      0.738
  library hold time                                                            0.022      0.760
  data required time                                                                      0.760
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.760
  data arrival time                                                                      -0.769
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.009


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_76_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_1_/CLK (DFFX1)                         0.208      0.001 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_1_/Q (DFFX1)                           0.187      0.293 &    0.718 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_76_/D (DFFX1)                      0.187     -0.000 &    0.718 f
  data arrival time                                                                         0.718

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                   0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                   0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                     0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg_0/main_gate/Q (AND2X1)    0.201      0.149 &    0.708 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_76_/CLK (DFFX1)                    0.202      0.010 &    0.718 r
  clock reconvergence pessimism                                                 -0.010      0.708
  library hold time                                                             -0.009      0.699
  data required time                                                                        0.699
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.699
  data arrival time                                                                        -0.718
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.019


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_75_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                               Trans       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)          0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_0_/CLK (DFFX1)                         0.208      0.001 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_0_/Q (DFFX1)                           0.191      0.297 &    0.722 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_75_/D (DFFX1)                      0.191     -0.003 &    0.719 f
  data arrival time                                                                         0.719

  clock core_clk (rise edge)                                          0.000      0.000      0.000
  clock source latency                                                           0.000      0.000
  clk_i (in)                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                    0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                   0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                   0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                     0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg_0/main_gate/Q (AND2X1)    0.201      0.149 &    0.708 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_75_/CLK (DFFX1)                    0.202      0.009 &    0.718 r
  clock reconvergence pessimism                                                 -0.010      0.708
  library hold time                                                             -0.009      0.698
  data required time                                                                        0.698
  --------------------------------------------------------------------------------------------------
  data required time                                                                        0.698
  data arrival time                                                                        -0.719
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                               0.021


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                               Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)               0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_17_/CLK (DFFX2)                                        0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_17_/QN (DFFX2)                                         0.079      0.178 &    0.620 r
  be_mmu/dcache/icc_place82/ZN (INVX8)                                                0.075      0.035 &    0.655 f
  be_mmu/dcache/lce/lce_cce_req_inst/U106/Q (AO22X1)                                  0.035      0.078 &    0.734 f
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_17_/D (DFFX1)                    0.035      0.000 &    0.734 f
  data arrival time                                                                                         0.734

  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                        0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                        0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                       0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                        0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_miss_addr_r_reg/main_gate/Q (AND2X2)    0.156      0.143 &    0.691 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_17_/CLK (DFFX1)                  0.156      0.013 &    0.704 r
  clock reconvergence pessimism                                                                 -0.010      0.695
  library hold time                                                                              0.015      0.710
  data required time                                                                                        0.710
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.710
  data arrival time                                                                                        -0.734
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               0.024


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_86_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_11_/CLK (DFFX1)                      0.208     -0.004 &    0.421 r
  be_mmu/dcache/paddr_tv_r_reg_11_/Q (DFFX1)                        0.134      0.266 &    0.687 f
  be_mmu/dcache/wbuf/wbq/U200/Q (MUX21X1)                           0.066      0.105 &    0.792 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_86_/D (DFFX1)                    0.066     -0.013 &    0.779 f
  data arrival time                                                                       0.779

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)    0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_86_/CLK (DFFX1)                  0.262      0.014 &    0.748 r
  clock reconvergence pessimism                                               -0.010      0.739
  library hold time                                                            0.016      0.755
  data required time                                                                      0.755
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.755
  data arrival time                                                                      -0.779
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.025


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                               Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)               0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_20_/CLK (DFFX2)                                        0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_20_/QN (DFFX2)                                         0.079      0.178 &    0.621 r
  be_mmu/dcache/icc_place251/ZN (INVX8)                                               0.063      0.032 &    0.653 f
  be_mmu/dcache/lce/lce_cce_req_inst/U109/Q (AO22X1)                                  0.038      0.088 &    0.741 f
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_20_/D (DFFX1)                    0.038      0.000 &    0.741 f
  data arrival time                                                                                         0.741

  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                        0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                        0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                       0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                        0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_miss_addr_r_reg/main_gate/Q (AND2X2)    0.156      0.143 &    0.691 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_20_/CLK (DFFX1)                  0.156      0.013 &    0.704 r
  clock reconvergence pessimism                                                                 -0.010      0.695
  library hold time                                                                              0.015      0.709
  data required time                                                                                        0.709
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.709
  data arrival time                                                                                        -0.741
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               0.032


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                               Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                                      0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)                              0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_tag_info_tv_r_reg_0__tag_/main_gate/Q (AND2X4)               0.186      0.160 &    0.437 r
  be_mmu/dcache/paddr_tv_r_reg_15_/CLK (DFFX2)                                        0.186      0.005 &    0.442 r
  be_mmu/dcache/paddr_tv_r_reg_15_/QN (DFFX2)                                         0.080      0.178 &    0.620 r
  be_mmu/dcache/icc_place67/ZN (INVX8)                                                0.074      0.032 &    0.652 f
  be_mmu/dcache/lce/lce_cce_req_inst/U104/Q (AO22X1)                                  0.039      0.091 &    0.743 f
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_15_/D (DFFX1)                    0.039      0.000 &    0.743 f
  data arrival time                                                                                         0.743

  clock core_clk (rise edge)                                                          0.000      0.000      0.000
  clock source latency                                                                           0.000      0.000
  clk_i (in)                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                    0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                        0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                        0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                       0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                        0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_miss_addr_r_reg/main_gate/Q (AND2X2)    0.156      0.143 &    0.691 r
  be_mmu/dcache/lce/lce_cce_req_inst/miss_addr_r_reg_15_/CLK (DFFX1)                  0.156      0.013 &    0.704 r
  clock reconvergence pessimism                                                                 -0.010      0.694
  library hold time                                                                              0.014      0.708
  data required time                                                                                        0.708
  ------------------------------------------------------------------------------------------------------------------
  data required time                                                                                        0.708
  data arrival time                                                                                        -0.743
  ------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                               0.035


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_84_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_9_/CLK (DFFX1)                       0.208     -0.001 &    0.423 r
  be_mmu/dcache/paddr_tv_r_reg_9_/Q (DFFX1)                         0.149      0.274 &    0.697 f
  be_mmu/dcache/wbuf/wbq/U198/Q (MUX21X1)                           0.072      0.110 &    0.808 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_84_/D (DFFX1)                    0.072     -0.016 &    0.792 f
  data arrival time                                                                       0.792

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)    0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_84_/CLK (DFFX1)                  0.262      0.014 &    0.748 r
  clock reconvergence pessimism                                               -0.010      0.739
  library hold time                                                            0.015      0.754
  data required time                                                                      0.754
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.754
  data arrival time                                                                      -0.792
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.038


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_10_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el0_r_reg_85_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_10_/CLK (DFFX1)                      0.208     -0.002 &    0.423 r
  be_mmu/dcache/paddr_tv_r_reg_10_/Q (DFFX1)                        0.229      0.316 &    0.739 f
  be_mmu/dcache/wbuf/wbq/el0_r_reg_85_/D (DFFX1)                    0.229     -0.019 &    0.720 f
  data arrival time                                                                       0.720

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el0_r_reg/main_gate/Q (AND2X2)    0.156      0.140 &    0.699 r
  be_mmu/dcache/wbuf/wbq/el0_r_reg_85_/CLK (DFFX1)                  0.156      0.011 &    0.710 r
  clock reconvergence pessimism                                               -0.010      0.701
  library hold time                                                           -0.018      0.682
  data required time                                                                      0.682
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.682
  data arrival time                                                                      -0.720
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.038


  Startpoint: be_mmu/dcache/paddr_tv_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_mmu/dcache/wbuf/wbq/el1_r_reg_83_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: U14/Z
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.085      0.143 &    0.143 r
  be_mmu/dcache/U157/Z (NBUFFX2)                                    0.051      0.075 &    0.218 r
  be_mmu/dcache/CTS_CTS_core_clk_CTO_delay18/Z (NBUFFX2)            0.040      0.059 &    0.277 r
  be_mmu/dcache/clk_gate_paddr_tv_r_reg/main_gate/Q (AND2X2)        0.208      0.147 &    0.425 r
  be_mmu/dcache/paddr_tv_r_reg_8_/CLK (DFFX1)                       0.208     -0.002 &    0.423 r
  be_mmu/dcache/paddr_tv_r_reg_8_/Q (DFFX1)                         0.151      0.274 &    0.697 f
  be_mmu/dcache/wbuf/wbq/U197/Q (MUX21X1)                           0.067      0.109 &    0.806 f
  be_mmu/dcache/wbuf/wbq/el1_r_reg_83_/D (DFFX1)                    0.067     -0.012 &    0.794 f
  data arrival time                                                                       0.794

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                  0.087      0.153 &    0.153 r
  be_mmu/CTSINVX4_G2B6I1/ZN (INVX2)                                 0.364      0.188 &    0.341 f
  be_mmu/CTSINVX4_G2B5I2/ZN (INVX1)                                 0.144      0.101 &    0.442 r
  be_mmu/dcache/U198/Z (NBUFFX16)                                   0.084      0.117 &    0.559 r
  be_mmu/dcache/wbuf/wbq/clk_gate_el1_r_reg/main_gate/Q (AND2X1)    0.262      0.175 &    0.734 r
  be_mmu/dcache/wbuf/wbq/el1_r_reg_83_/CLK (DFFX1)                  0.262      0.014 &    0.748 r
  clock reconvergence pessimism                                               -0.010      0.739
  library hold time                                                            0.016      0.754
  data required time                                                                      0.754
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.754
  data arrival time                                                                      -0.794
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.039

Report timing status: Processing group core_clk (total endpoints 8787)...20% done.
Report timing status: Processing group core_clk (total endpoints 8787)...30% done.
Report timing status: Processing group core_clk (total endpoints 8787)...40% done.
Report timing status: Processing group core_clk (total endpoints 8787)...50% done.
Report timing status: Processing group core_clk (total endpoints 8787)...60% done.
Report timing status: Processing group core_clk (total endpoints 8787)...70% done.
Report timing status: Processing group core_clk (total endpoints 8787)...80% done.
Report timing status: Processing group core_clk (total endpoints 8787)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 8757 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
