INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:48:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 buffer47/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.089ns (17.533%)  route 5.122ns (82.467%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3641, unset)         0.508     0.508    buffer47/clk
                         FDRE                                         r  buffer47/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer47/dataReg_reg[4]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer47/control/outs_reg[4]_2[4]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.282 r  buffer47/control/transmitValue_i_7__12/O
                         net (fo=1, unplaced)         0.705     1.987    buffer47/control/transmitValue_i_7__12_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.030 f  buffer47/control/transmitValue_i_4__44/O
                         net (fo=20, unplaced)        0.304     2.334    fork64/control/generateBlocks[2].regblock/memEnd_valid_i_2_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.377 f  fork64/control/generateBlocks[2].regblock/memEnd_valid_i_4/O
                         net (fo=11, unplaced)        0.423     2.800    control_merge10/tehb/control/transmitValue_reg_5
                         LUT6 (Prop_lut6_I1_O)        0.043     2.843 f  control_merge10/tehb/control/fullReg_i_3__24/O
                         net (fo=13, unplaced)        0.294     3.137    control_merge11/tehb/control/dataReg_reg[0]_1
                         LUT4 (Prop_lut4_I3_O)        0.043     3.180 f  control_merge11/tehb/control/fullReg_i_2__26/O
                         net (fo=5, unplaced)         0.272     3.452    control_merge11/tehb/control/fullReg_i_2__26_n_0
                         LUT2 (Prop_lut2_I0_O)        0.047     3.499 f  control_merge11/tehb/control/outputValid_i_3__9/O
                         net (fo=7, unplaced)         0.279     3.778    control_merge12/tehb/control/outputValid_reg_2
                         LUT5 (Prop_lut5_I4_O)        0.043     3.821 f  control_merge12/tehb/control/Empty_i_3__1/O
                         net (fo=23, unplaced)        0.307     4.128    lsq3/handshake_lsq_lsq3_core/stq_data_7_q_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.171 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_4/O
                         net (fo=3, unplaced)         0.477     4.648    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     4.912 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/O[2]
                         net (fo=1, unplaced)         0.705     5.617    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[2]
                         LUT6 (Prop_lut6_I1_O)        0.126     5.743 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_2/O
                         net (fo=34, unplaced)        0.317     6.060    lsq3/handshake_lsq_lsq3_core/stq_data_wen_2
                         LUT2 (Prop_lut2_I0_O)        0.043     6.103 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_1/O
                         net (fo=32, unplaced)        0.616     6.719    lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_1_n_0
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=3641, unset)         0.483    10.683    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
                         FDRE (Setup_fdre_C_R)       -0.294    10.353    lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  3.634    




