<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p782" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_782{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_782{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_782{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_782{left:69px;bottom:707px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t5_782{left:69px;bottom:690px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_782{left:69px;bottom:665px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_782{left:69px;bottom:641px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_782{left:69px;bottom:617px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t9_782{left:69px;bottom:592px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_782{left:69px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_782{left:75px;bottom:1020px;letter-spacing:-0.17px;}
#tc_782{left:235px;bottom:1020px;}
#td_782{left:316px;bottom:1020px;letter-spacing:-0.12px;}
#te_782{left:75px;bottom:996px;letter-spacing:-0.17px;}
#tf_782{left:235px;bottom:996px;}
#tg_782{left:316px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_782{left:316px;bottom:979px;letter-spacing:-0.1px;}
#ti_782{left:75px;bottom:955px;letter-spacing:-0.13px;}
#tj_782{left:235px;bottom:955px;}
#tk_782{left:316px;bottom:955px;letter-spacing:-0.13px;}
#tl_782{left:75px;bottom:930px;letter-spacing:-0.18px;}
#tm_782{left:235px;bottom:930px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tn_782{left:297px;bottom:937px;}
#to_782{left:316px;bottom:930px;letter-spacing:-0.12px;}
#tp_782{left:75px;bottom:906px;letter-spacing:-0.16px;}
#tq_782{left:235px;bottom:906px;letter-spacing:-0.17px;}
#tr_782{left:316px;bottom:906px;letter-spacing:-0.12px;}
#ts_782{left:316px;bottom:889px;letter-spacing:-0.12px;}
#tt_782{left:75px;bottom:865px;letter-spacing:-0.16px;}
#tu_782{left:235px;bottom:865px;letter-spacing:-0.12px;}
#tv_782{left:316px;bottom:865px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tw_782{left:75px;bottom:840px;letter-spacing:-0.14px;}
#tx_782{left:235px;bottom:840px;letter-spacing:-0.12px;}
#ty_782{left:316px;bottom:840px;letter-spacing:-0.12px;}
#tz_782{left:75px;bottom:816px;letter-spacing:-0.14px;}
#t10_782{left:235px;bottom:816px;letter-spacing:-0.12px;}
#t11_782{left:316px;bottom:816px;letter-spacing:-0.12px;}
#t12_782{left:75px;bottom:791px;letter-spacing:-0.17px;}
#t13_782{left:235px;bottom:791px;letter-spacing:-0.12px;}
#t14_782{left:316px;bottom:791px;letter-spacing:-0.12px;}
#t15_782{left:70px;bottom:764px;letter-spacing:-0.14px;}
#t16_782{left:69px;bottom:745px;letter-spacing:-0.11px;}
#t17_782{left:234px;bottom:548px;letter-spacing:0.13px;word-spacing:0.02px;}
#t18_782{left:329px;bottom:548px;letter-spacing:0.13px;word-spacing:0.02px;}
#t19_782{left:293px;bottom:529px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1a_782{left:75px;bottom:507px;letter-spacing:-0.14px;}
#t1b_782{left:144px;bottom:507px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1c_782{left:234px;bottom:507px;letter-spacing:-0.13px;}
#t1d_782{left:382px;bottom:507px;letter-spacing:-0.12px;}
#t1e_782{left:75px;bottom:482px;letter-spacing:-0.17px;}
#t1f_782{left:144px;bottom:482px;letter-spacing:-0.14px;}
#t1g_782{left:234px;bottom:482px;letter-spacing:-0.16px;}
#t1h_782{left:382px;bottom:482px;letter-spacing:-0.11px;}
#t1i_782{left:75px;bottom:458px;letter-spacing:-0.12px;}
#t1j_782{left:75px;bottom:441px;letter-spacing:-0.13px;}
#t1k_782{left:75px;bottom:424px;letter-spacing:-0.12px;}
#t1l_782{left:144px;bottom:458px;letter-spacing:-0.15px;}
#t1m_782{left:234px;bottom:458px;letter-spacing:-0.12px;}
#t1n_782{left:294px;bottom:464px;}
#t1o_782{left:70px;bottom:265px;letter-spacing:-0.14px;}
#t1p_782{left:69px;bottom:246px;letter-spacing:-0.11px;}
#t1q_782{left:383px;bottom:458px;letter-spacing:-0.11px;}
#t1r_782{left:144px;bottom:433px;letter-spacing:-0.15px;}
#t1s_782{left:234px;bottom:433px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_782{left:272px;bottom:440px;}
#t1u_782{left:383px;bottom:433px;letter-spacing:-0.12px;}
#t1v_782{left:383px;bottom:416px;letter-spacing:-0.12px;}
#t1w_782{left:144px;bottom:392px;letter-spacing:-0.13px;}
#t1x_782{left:234px;bottom:392px;letter-spacing:-0.11px;}
#t1y_782{left:234px;bottom:375px;letter-spacing:-0.11px;}
#t1z_782{left:234px;bottom:358px;letter-spacing:-0.11px;}
#t20_782{left:317px;bottom:365px;}
#t21_782{left:383px;bottom:392px;letter-spacing:-0.12px;}
#t22_782{left:383px;bottom:375px;letter-spacing:-0.11px;}
#t23_782{left:75px;bottom:334px;letter-spacing:-0.09px;}
#t24_782{left:75px;bottom:317px;letter-spacing:-0.12px;}
#t25_782{left:144px;bottom:334px;letter-spacing:-0.12px;}
#t26_782{left:234px;bottom:334px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_782{left:291px;bottom:341px;}
#t28_782{left:383px;bottom:334px;letter-spacing:-0.12px;}
#t29_782{left:383px;bottom:317px;letter-spacing:-0.11px;}
#t2a_782{left:75px;bottom:293px;letter-spacing:-0.14px;}
#t2b_782{left:234px;bottom:293px;letter-spacing:-0.12px;}
#t2c_782{left:383px;bottom:293px;letter-spacing:-0.12px;}
#t2d_782{left:247px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2e_782{left:342px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t2f_782{left:291px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2g_782{left:75px;bottom:1045px;letter-spacing:-0.16px;word-spacing:0.08px;}
#t2h_782{left:235px;bottom:1045px;letter-spacing:-0.13px;}
#t2i_782{left:316px;bottom:1045px;letter-spacing:-0.12px;}

.s1_782{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_782{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_782{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_782{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_782{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_782{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_782{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_782{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts782" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg782Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg782" style="-webkit-user-select: none;"><object width="935" height="1210" data="782/782.svg" type="image/svg+xml" id="pdf782" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_782" class="t s1_782">20-68 </span><span id="t2_782" class="t s1_782">Vol. 3B </span>
<span id="t3_782" class="t s2_782">PERFORMANCE MONITORING </span>
<span id="t4_782" class="t s3_782">Ice Lake microarchitecture has added a new category of Response subtype, called a Combined Response Info. To </span>
<span id="t5_782" class="t s3_782">count a feature in this type, all the bits specified must be set to 1. </span>
<span id="t6_782" class="t s3_782">A valid response type must be a non-zero value of the following expression: </span>
<span id="t7_782" class="t s3_782">Any | ['OR' of Combined Response Info Bits | [('OR' of Supplier Info Bits) &amp; ('OR' of Snoop Info Bits)]] </span>
<span id="t8_782" class="t s3_782">If "ANY" bit[16] is set, other response type bits [17-39] are ignored. </span>
<span id="t9_782" class="t s3_782">Table 20-48 lists the supplier information field that applies to processors based on Ice Lake microarchitecture. </span>
<span id="ta_782" class="t s3_782">Table 20-49 lists the snoop information field that applies to processors based on Ice Lake microarchitecture. </span>
<span id="tb_782" class="t s4_782">HWPF_L2_DATA_RD </span><span id="tc_782" class="t s4_782">4 </span><span id="td_782" class="t s4_782">Counts hardware generated data read prefetches targeting the L2 cache. </span>
<span id="te_782" class="t s4_782">HWPF_L2_RFO </span><span id="tf_782" class="t s4_782">5 </span><span id="tg_782" class="t s4_782">Counts hardware generated prefetches for exclusive ownership (RFO) targeting the L2 </span>
<span id="th_782" class="t s4_782">cache. </span>
<span id="ti_782" class="t s4_782">Reserved </span><span id="tj_782" class="t s4_782">6 </span><span id="tk_782" class="t s4_782">Reserved </span>
<span id="tl_782" class="t s4_782">HWPF_L3 </span><span id="tm_782" class="t s4_782">9:7 and 13 </span>
<span id="tn_782" class="t s5_782">1 </span>
<span id="to_782" class="t s4_782">Counts hardware generated prefetches of any type targeting the L3 cache. </span>
<span id="tp_782" class="t s4_782">HWPF_L1D_AND_SWPF </span><span id="tq_782" class="t s4_782">10 </span><span id="tr_782" class="t s4_782">Counts hardware generated data read prefetches targeting the L1 data cache and the </span>
<span id="ts_782" class="t s4_782">following software prefetches (PREFETCHNTA, PREFETCHT0/1/2). </span>
<span id="tt_782" class="t s4_782">STREAMING_WR </span><span id="tu_782" class="t s4_782">11 </span><span id="tv_782" class="t s4_782">Counts streaming stores. </span>
<span id="tw_782" class="t s4_782">Reserved </span><span id="tx_782" class="t s4_782">12 </span><span id="ty_782" class="t s4_782">Reserved </span>
<span id="tz_782" class="t s4_782">Reserved </span><span id="t10_782" class="t s4_782">14 </span><span id="t11_782" class="t s4_782">Reserved </span>
<span id="t12_782" class="t s4_782">OTHER </span><span id="t13_782" class="t s4_782">15 </span><span id="t14_782" class="t s4_782">Counts miscellaneous requests, such as I/O and un-cacheable accesses. </span>
<span id="t15_782" class="t s6_782">NOTES: </span>
<span id="t16_782" class="t s4_782">1. All bits need to be set to 1 to count this type. </span>
<span id="t17_782" class="t s7_782">Table 20-48. </span><span id="t18_782" class="t s7_782">MSR_OFFCORE_RSP_x Supplier Info Field Definition </span>
<span id="t19_782" class="t s7_782">(Processors Based on Ice Lake Microarchitecture) </span>
<span id="t1a_782" class="t s8_782">Subtype </span><span id="t1b_782" class="t s8_782">Bit Name </span><span id="t1c_782" class="t s8_782">Offset </span><span id="t1d_782" class="t s8_782">Description </span>
<span id="t1e_782" class="t s4_782">Common </span><span id="t1f_782" class="t s4_782">Any </span><span id="t1g_782" class="t s4_782">16 </span><span id="t1h_782" class="t s4_782">Catch all value for any response types. </span>
<span id="t1i_782" class="t s4_782">Combined </span>
<span id="t1j_782" class="t s4_782">Response </span>
<span id="t1k_782" class="t s4_782">Info </span>
<span id="t1l_782" class="t s4_782">DRAM </span><span id="t1m_782" class="t s4_782">26, 31, 32 </span>
<span id="t1n_782" class="t s5_782">1 </span>
<span id="t1o_782" class="t s6_782">NOTES: </span>
<span id="t1p_782" class="t s4_782">1. All bits need to be set to 1 to count this type. </span>
<span id="t1q_782" class="t s4_782">Requests that are satisfied by DRAM. </span>
<span id="t1r_782" class="t s4_782">NON_DRAM </span><span id="t1s_782" class="t s4_782">26, 37 </span>
<span id="t1t_782" class="t s5_782">1 </span>
<span id="t1u_782" class="t s4_782">Requests that are satisfied by a NON_DRAM system component. This includes </span>
<span id="t1v_782" class="t s4_782">MMIO transactions. </span>
<span id="t1w_782" class="t s4_782">L3_MISS </span><span id="t1x_782" class="t s4_782">22, 23, 24, 25, 26, 27, </span>
<span id="t1y_782" class="t s4_782">28, 29, 30, 31, 32, 33, </span>
<span id="t1z_782" class="t s4_782">34, 35, 36, 37 </span>
<span id="t20_782" class="t s5_782">1 </span>
<span id="t21_782" class="t s4_782">Requests that were not supplied by the L3 Cache. The event includes some </span>
<span id="t22_782" class="t s4_782">currently reserved bits in anticipation of future memory designs. </span>
<span id="t23_782" class="t s4_782">Supplier </span>
<span id="t24_782" class="t s4_782">Info </span>
<span id="t25_782" class="t s4_782">L3_HIT </span><span id="t26_782" class="t s4_782">18,19, 20 </span>
<span id="t27_782" class="t s5_782">1 </span>
<span id="t28_782" class="t s4_782">Requests that hit in L3 cache. Depending on the snoop response the L3 cache </span>
<span id="t29_782" class="t s4_782">may have retrieved the cacheline from another core's cache. </span>
<span id="t2a_782" class="t s4_782">Reserved </span><span id="t2b_782" class="t s4_782">17, 21:25, 27:29 </span><span id="t2c_782" class="t s4_782">Reserved. </span>
<span id="t2d_782" class="t s7_782">Table 20-47. </span><span id="t2e_782" class="t s7_782">MSR_OFFCORE_RSP_x Request_Type Definition </span>
<span id="t2f_782" class="t s7_782">(Processors Based on Ice Lake Microarchitecture) </span>
<span id="t2g_782" class="t s8_782">Bit Name </span><span id="t2h_782" class="t s8_782">Offset </span><span id="t2i_782" class="t s8_782">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
