// Seed: 595679042
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  assign id_2 = 1;
  assign id_1 = id_3;
  logic
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16 = id_13 ? 1 + id_7 : 1;
  logic id_17;
endmodule
