Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot msim_behav xil_defaultlib.msim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'address' [F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/mhp.v:83]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/bram.v" Line 1. Module bram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/bram.v" Line 1. Module bram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bram
Compiling module xil_defaultlib.scs
Compiling module xil_defaultlib.mhp
Compiling module xil_defaultlib.task_manager
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.msim
Compiling module xil_defaultlib.glbl
Built simulation snapshot msim_behav
