

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 19:48:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.331|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  800|  800|        11|         10|          1|    80|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 12.0>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln29_21, %Row_Loop ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -48" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 19 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%f = add i5 1, %f_0" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 21 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %r_0, -3" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.98ns)   --->   "%select_ln29_20 = select i1 %icmp_ln13, i3 0, i3 %r_0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 23 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%select_ln29_21 = select i1 %icmp_ln13, i5 %f, i5 %f_0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 24 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln29_20, i1 false)" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i4 %shl_ln to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 26 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (4.35ns)   --->   "%mul_ln1494 = mul i13 176, %zext_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 27 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i13 %mul_ln1494 to i12" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 28 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i13 %mul_ln1494 to i5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 29 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%or_ln1494 = or i5 %trunc_ln1494_1, %select_ln29_21" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 30 'or' 'or_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i13.i32.i32(i13 %mul_ln1494, i32 5, i32 12)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 31 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_3, i5 %or_ln1494)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 32 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i13 %tmp_4 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 33 'sext' 'sext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 34 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.54ns)   --->   "%add_ln1494_1 = add i12 32, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 35 'add' 'add_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i12 %add_ln1494_1 to i5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 36 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%or_ln1494_2 = or i5 %trunc_ln1494_2, %select_ln29_21" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 37 'or' 'or_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %add_ln1494_1, i32 5, i32 11)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 38 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_5, i5 %or_ln1494_2)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 39 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i12 %tmp_6 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 40 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%conv_out_V_addr_4 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 41 'getelementptr' 'conv_out_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 42 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 43 'load' 'conv_out_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 3 <SV = 2> <Delay = 6.16>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%add_ln1494_4 = add i12 64, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 44 'add' 'add_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i12 %add_ln1494_4 to i5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 45 'trunc' 'trunc_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.78ns)   --->   "%or_ln1494_3 = or i5 %trunc_ln1494_3, %select_ln29_21" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 46 'or' 'or_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %add_ln1494_4, i32 5, i32 11)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 47 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_7, i5 %or_ln1494_3)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 48 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i12 %tmp_8 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 49 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%conv_out_V_addr_8 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 50 'getelementptr' 'conv_out_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.54ns)   --->   "%add_ln1494_7 = add i12 96, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 51 'add' 'add_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1494_4 = trunc i12 %add_ln1494_7 to i5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 52 'trunc' 'trunc_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.78ns)   --->   "%or_ln1494_4 = or i5 %trunc_ln1494_4, %select_ln29_21" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 53 'or' 'or_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %add_ln1494_7, i32 5, i32 11)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 54 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_9, i5 %or_ln1494_4)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 55 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i12 %tmp_10 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 56 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_V_addr_12 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 57 'getelementptr' 'conv_out_V_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 58 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1494_6 = trunc i14 %conv_out_V_load to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 59 'trunc' 'trunc_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_V_load, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 60 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494_6, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 61 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln26 = or i4 %shl_ln, 1" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 62 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i4 %or_ln26 to i12" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 63 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (4.35ns)   --->   "%mul_ln1494_1 = mul i12 176, %zext_ln1494_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 64 'mul' 'mul_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 65 'load' 'conv_out_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1494_7 = trunc i14 %conv_out_V_load_4 to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 66 'trunc' 'trunc_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.20ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %conv_out_V_load_4, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 67 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln29_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln1494_7, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 68 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%conv_out_V_load_8 = load i14* %conv_out_V_addr_8, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 69 'load' 'conv_out_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%conv_out_V_load_12 = load i14* %conv_out_V_addr_12, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 70 'load' 'conv_out_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 4 <SV = 3> <Delay = 6.16>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln29_21 to i12" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 71 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494)   --->   "%or_ln1494_1 = or i12 %trunc_ln1494, 16" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 72 'or' 'or_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln1494 = add i12 %zext_ln14, %or_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 73 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i12 %add_ln1494 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 74 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%conv_out_V_addr_1 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 75 'getelementptr' 'conv_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.54ns)   --->   "%add_ln1494_10 = add i12 128, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 76 'add' 'add_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1494_5 = trunc i12 %add_ln1494_10 to i5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 77 'trunc' 'trunc_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.78ns)   --->   "%or_ln1494_5 = or i5 %trunc_ln1494_5, %select_ln29_21" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 78 'or' 'or_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %add_ln1494_10, i32 5, i32 11)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 79 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_11, i5 %or_ln1494_5)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 80 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i12 %tmp_12 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 81 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%conv_out_V_addr_16 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_4" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 82 'getelementptr' 'conv_out_V_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 83 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%conv_out_V_load_8 = load i14* %conv_out_V_addr_8, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 84 'load' 'conv_out_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1494_8 = trunc i14 %conv_out_V_load_8 to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 85 'trunc' 'trunc_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (2.20ns)   --->   "%icmp_ln1494_8 = icmp sgt i14 %conv_out_V_load_8, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 86 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln29_8 = select i1 %icmp_ln1494_8, i13 %trunc_ln1494_8, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 87 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%conv_out_V_load_12 = load i14* %conv_out_V_addr_12, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 88 'load' 'conv_out_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1494_9 = trunc i14 %conv_out_V_load_12 to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 89 'trunc' 'trunc_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.20ns)   --->   "%icmp_ln1494_12 = icmp sgt i14 %conv_out_V_load_12, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 90 'icmp' 'icmp_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.69ns)   --->   "%select_ln29_12 = select i1 %icmp_ln1494_12, i13 %trunc_ln1494_9, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 91 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [2/2] (3.25ns)   --->   "%conv_out_V_load_16 = load i14* %conv_out_V_addr_16, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 92 'load' 'conv_out_V_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 93 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 94 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 95 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_V_load_1, %zext_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 95 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_V_load_1, i14 %zext_ln29" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 96 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.54ns)   --->   "%add_ln1494_13 = add i12 %zext_ln14, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 97 'add' 'add_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1494_6 = sext i12 %add_ln1494_13 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 98 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%conv_out_V_addr_2 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_6" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 99 'getelementptr' 'conv_out_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_14 = add i12 16, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 100 'add' 'add_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_15 = add i12 %zext_ln14, %add_ln1494_14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 101 'add' 'add_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i12 %add_ln1494_15 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 102 'sext' 'sext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%conv_out_V_addr_3 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_7" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 103 'getelementptr' 'conv_out_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 104 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 105 [2/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 105 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 106 [1/2] (3.25ns)   --->   "%conv_out_V_load_16 = load i14* %conv_out_V_addr_16, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 106 'load' 'conv_out_V_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1494_10 = trunc i14 %conv_out_V_load_16 to i13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 107 'trunc' 'trunc_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.20ns)   --->   "%icmp_ln1494_16 = icmp sgt i14 %conv_out_V_load_16, 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 108 'icmp' 'icmp_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.69ns)   --->   "%select_ln29_16 = select i1 %icmp_ln1494_16, i13 %trunc_ln1494_10, i13 0" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 109 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %select_ln29_21 to i10" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 110 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln29_20, i6 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 111 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i9 %tmp to i10" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 112 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln29_20, i4 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 113 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i7 %tmp_2 to i10" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 114 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln203 = add i10 %zext_ln203, %zext_ln203_1" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 115 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.73ns)   --->   "%add_ln203_1 = add i10 %zext_ln14_1, %add_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 116 'add' 'add_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i10 %add_ln203_1 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 117 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 118 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_2 = add i12 48, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 119 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_3 = add i12 %zext_ln14, %add_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 120 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i12 %add_ln1494_3 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 121 'sext' 'sext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%conv_out_V_addr_5 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 122 'getelementptr' 'conv_out_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_16 = add i12 32, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 123 'add' 'add_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_17 = add i12 %zext_ln14, %add_ln1494_16" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 124 'add' 'add_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1494_8 = sext i12 %add_ln1494_17 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 125 'sext' 'sext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%conv_out_V_addr_6 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_8" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 126 'getelementptr' 'conv_out_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 127 [1/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 127 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_6 : Operation 128 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_V_load_2, %select_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 128 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_V_load_2, i14 %select_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 129 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 130 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_6 : Operation 131 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_V_load_3, %select_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 131 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_V_load_3, i14 %select_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 132 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 133 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_6 : Operation 134 [2/2] (3.25ns)   --->   "%conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 134 'load' 'conv_out_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_6 : Operation 135 [2/2] (3.25ns)   --->   "%conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 135 'load' 'conv_out_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 7 <SV = 6> <Delay = 9.07>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_5 = add i12 80, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 136 'add' 'add_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_6 = add i12 %zext_ln14, %add_ln1494_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 137 'add' 'add_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i12 %add_ln1494_6 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 138 'sext' 'sext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%conv_out_V_addr_9 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 139 'getelementptr' 'conv_out_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_18 = add i12 48, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 140 'add' 'add_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 141 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_19 = add i12 %zext_ln14, %add_ln1494_18" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 141 'add' 'add_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1494_9 = sext i12 %add_ln1494_19 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 142 'sext' 'sext_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%conv_out_V_addr_7 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_9" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 143 'getelementptr' 'conv_out_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i13 %select_ln29_4 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 144 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 145 [1/2] (3.25ns)   --->   "%conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 145 'load' 'conv_out_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_7 : Operation 146 [1/1] (2.20ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %conv_out_V_load_5, %zext_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 146 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.70ns)   --->   "%select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_V_load_5, i14 %zext_ln29_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 147 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/2] (3.25ns)   --->   "%conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 148 'load' 'conv_out_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_7 : Operation 149 [1/1] (2.20ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %conv_out_V_load_6, %select_ln29_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 149 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.70ns)   --->   "%select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_V_load_6, i14 %select_ln29_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 150 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 151 [2/2] (3.25ns)   --->   "%conv_out_V_load_7 = load i14* %conv_out_V_addr_7, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 151 'load' 'conv_out_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_7 : Operation 152 [2/2] (3.25ns)   --->   "%conv_out_V_load_9 = load i14* %conv_out_V_addr_9, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 152 'load' 'conv_out_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 8 <SV = 7> <Delay = 9.41>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_2 = add i10 16, %add_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 153 'add' 'add_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i10 %zext_ln14_1, %add_ln203_2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 154 'add' 'add_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i10 %add_ln203_3 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 155 'sext' 'sext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_1 = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 156 'getelementptr' 'max_pool_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_20 = add i12 64, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 157 'add' 'add_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 158 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_21 = add i12 %zext_ln14, %add_ln1494_20" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 158 'add' 'add_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1494_10 = sext i12 %add_ln1494_21 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 159 'sext' 'sext_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%conv_out_V_addr_10 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_10" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 160 'getelementptr' 'conv_out_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_22 = add i12 80, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 161 'add' 'add_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 162 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_23 = add i12 %zext_ln14, %add_ln1494_22" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 162 'add' 'add_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1494_11 = sext i12 %add_ln1494_23 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 163 'sext' 'sext_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%conv_out_V_addr_11 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 164 'getelementptr' 'conv_out_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 165 [1/2] (3.25ns)   --->   "%conv_out_V_load_7 = load i14* %conv_out_V_addr_7, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 165 'load' 'conv_out_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_8 : Operation 166 [1/1] (2.20ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %conv_out_V_load_7, %select_ln29_6" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 166 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.70ns)   --->   "%select_ln29_7 = select i1 %icmp_ln1494_7, i14 %conv_out_V_load_7, i14 %select_ln29_6" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 167 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (3.25ns)   --->   "store i14 %select_ln29_7, i14* %max_pool_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 168 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %select_ln29_8 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 169 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 170 [1/2] (3.25ns)   --->   "%conv_out_V_load_9 = load i14* %conv_out_V_addr_9, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 170 'load' 'conv_out_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_8 : Operation 171 [1/1] (2.20ns)   --->   "%icmp_ln1494_9 = icmp sgt i14 %conv_out_V_load_9, %zext_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 171 'icmp' 'icmp_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.70ns)   --->   "%select_ln29_9 = select i1 %icmp_ln1494_9, i14 %conv_out_V_load_9, i14 %zext_ln29_2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 172 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [2/2] (3.25ns)   --->   "%conv_out_V_load_10 = load i14* %conv_out_V_addr_10, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 173 'load' 'conv_out_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_8 : Operation 174 [2/2] (3.25ns)   --->   "%conv_out_V_load_11 = load i14* %conv_out_V_addr_11, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 174 'load' 'conv_out_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_4 = add i10 32, %add_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 175 'add' 'add_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln203_5 = add i10 %zext_ln14_1, %add_ln203_4" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 176 'add' 'add_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i10 %add_ln203_5 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 177 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_2 = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_1" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 178 'getelementptr' 'max_pool_out_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_8 = add i12 112, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 179 'add' 'add_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_9 = add i12 %zext_ln14, %add_ln1494_8" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 180 'add' 'add_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i12 %add_ln1494_9 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 181 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%conv_out_V_addr_13 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_4" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 182 'getelementptr' 'conv_out_V_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_24 = add i12 96, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 183 'add' 'add_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 184 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_25 = add i12 %zext_ln14, %add_ln1494_24" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 184 'add' 'add_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1494_12 = sext i12 %add_ln1494_25 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 185 'sext' 'sext_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%conv_out_V_addr_14 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_12" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 186 'getelementptr' 'conv_out_V_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 187 [1/2] (3.25ns)   --->   "%conv_out_V_load_10 = load i14* %conv_out_V_addr_10, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 187 'load' 'conv_out_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_9 : Operation 188 [1/1] (2.20ns)   --->   "%icmp_ln1494_10 = icmp sgt i14 %conv_out_V_load_10, %select_ln29_9" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 188 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.70ns)   --->   "%select_ln29_10 = select i1 %icmp_ln1494_10, i14 %conv_out_V_load_10, i14 %select_ln29_9" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 189 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 190 [1/2] (3.25ns)   --->   "%conv_out_V_load_11 = load i14* %conv_out_V_addr_11, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 190 'load' 'conv_out_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_9 : Operation 191 [1/1] (2.20ns)   --->   "%icmp_ln1494_11 = icmp sgt i14 %conv_out_V_load_11, %select_ln29_10" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 191 'icmp' 'icmp_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.70ns)   --->   "%select_ln29_11 = select i1 %icmp_ln1494_11, i14 %conv_out_V_load_11, i14 %select_ln29_10" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 192 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (3.25ns)   --->   "store i14 %select_ln29_11, i14* %max_pool_out_V_addr_2, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 193 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_9 : Operation 194 [2/2] (3.25ns)   --->   "%conv_out_V_load_13 = load i14* %conv_out_V_addr_13, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 194 'load' 'conv_out_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_9 : Operation 195 [2/2] (3.25ns)   --->   "%conv_out_V_load_14 = load i14* %conv_out_V_addr_14, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 195 'load' 'conv_out_V_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 10 <SV = 9> <Delay = 9.07>
ST_10 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_11 = add i12 144, %trunc_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 196 'add' 'add_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 197 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_12 = add i12 %zext_ln14, %add_ln1494_11" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 197 'add' 'add_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i12 %add_ln1494_12 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 198 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%conv_out_V_addr_17 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_5" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 199 'getelementptr' 'conv_out_V_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_26 = add i12 112, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 200 'add' 'add_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 201 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_27 = add i12 %zext_ln14, %add_ln1494_26" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 201 'add' 'add_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1494_13 = sext i12 %add_ln1494_27 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 202 'sext' 'sext_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%conv_out_V_addr_15 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 203 'getelementptr' 'conv_out_V_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %select_ln29_12 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 204 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 205 [1/2] (3.25ns)   --->   "%conv_out_V_load_13 = load i14* %conv_out_V_addr_13, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 205 'load' 'conv_out_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_10 : Operation 206 [1/1] (2.20ns)   --->   "%icmp_ln1494_13 = icmp sgt i14 %conv_out_V_load_13, %zext_ln29_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 206 'icmp' 'icmp_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.70ns)   --->   "%select_ln29_13 = select i1 %icmp_ln1494_13, i14 %conv_out_V_load_13, i14 %zext_ln29_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 207 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 208 [1/2] (3.25ns)   --->   "%conv_out_V_load_14 = load i14* %conv_out_V_addr_14, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 208 'load' 'conv_out_V_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_10 : Operation 209 [1/1] (2.20ns)   --->   "%icmp_ln1494_14 = icmp sgt i14 %conv_out_V_load_14, %select_ln29_13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 209 'icmp' 'icmp_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.70ns)   --->   "%select_ln29_14 = select i1 %icmp_ln1494_14, i14 %conv_out_V_load_14, i14 %select_ln29_13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 210 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 211 [2/2] (3.25ns)   --->   "%conv_out_V_load_15 = load i14* %conv_out_V_addr_15, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 211 'load' 'conv_out_V_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_10 : Operation 212 [2/2] (3.25ns)   --->   "%conv_out_V_load_17 = load i14* %conv_out_V_addr_17, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 212 'load' 'conv_out_V_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>

State 11 <SV = 10> <Delay = 9.41>
ST_11 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_6 = add i10 48, %add_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 213 'add' 'add_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 214 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln203_7 = add i10 %zext_ln14_1, %add_ln203_6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 214 'add' 'add_ln203_7' <Predicate = (!icmp_ln10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i10 %add_ln203_7 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 215 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_3 = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 216 'getelementptr' 'max_pool_out_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_8 = add i10 64, %add_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 217 'add' 'add_ln203_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 218 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln203_9 = add i10 %zext_ln14_1, %add_ln203_8" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 218 'add' 'add_ln203_9' <Predicate = (!icmp_ln10)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_28 = add i12 128, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 219 'add' 'add_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_29 = add i12 %zext_ln14, %add_ln1494_28" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 220 'add' 'add_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1494_14 = sext i12 %add_ln1494_29 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 221 'sext' 'sext_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%conv_out_V_addr_18 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 222 'getelementptr' 'conv_out_V_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_30 = add i12 144, %mul_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 223 'add' 'add_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 224 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_31 = add i12 %zext_ln14, %add_ln1494_30" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 224 'add' 'add_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1494_15 = sext i12 %add_ln1494_31 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 225 'sext' 'sext_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%conv_out_V_addr_19 = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_15" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 226 'getelementptr' 'conv_out_V_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 227 [1/2] (3.25ns)   --->   "%conv_out_V_load_15 = load i14* %conv_out_V_addr_15, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 227 'load' 'conv_out_V_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_11 : Operation 228 [1/1] (2.20ns)   --->   "%icmp_ln1494_15 = icmp sgt i14 %conv_out_V_load_15, %select_ln29_14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 228 'icmp' 'icmp_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.70ns)   --->   "%select_ln29_15 = select i1 %icmp_ln1494_15, i14 %conv_out_V_load_15, i14 %select_ln29_14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 229 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (3.25ns)   --->   "store i14 %select_ln29_15, i14* %max_pool_out_V_addr_3, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 230 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %select_ln29_16 to i14" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 231 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 232 [1/2] (3.25ns)   --->   "%conv_out_V_load_17 = load i14* %conv_out_V_addr_17, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 232 'load' 'conv_out_V_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_11 : Operation 233 [1/1] (2.20ns)   --->   "%icmp_ln1494_17 = icmp sgt i14 %conv_out_V_load_17, %zext_ln29_4" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 233 'icmp' 'icmp_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.70ns)   --->   "%select_ln29_17 = select i1 %icmp_ln1494_17, i14 %conv_out_V_load_17, i14 %zext_ln29_4" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 234 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 235 [2/2] (3.25ns)   --->   "%conv_out_V_load_18 = load i14* %conv_out_V_addr_18, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 235 'load' 'conv_out_V_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_11 : Operation 236 [2/2] (3.25ns)   --->   "%conv_out_V_load_19 = load i14* %conv_out_V_addr_19, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 236 'load' 'conv_out_V_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_11 : Operation 237 [1/1] (1.65ns)   --->   "%r = add i3 1, %select_ln29_20" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 237 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 238 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 239 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 240 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 241 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cnn_ap_lp/max_pool_2.cpp:15]   --->   Operation 242 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i10 %add_ln203_9 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 243 'sext' 'sext_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_4 = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_3" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 244 'getelementptr' 'max_pool_out_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 245 [1/2] (3.25ns)   --->   "%conv_out_V_load_18 = load i14* %conv_out_V_addr_18, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 245 'load' 'conv_out_V_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_12 : Operation 246 [1/1] (2.20ns)   --->   "%icmp_ln1494_18 = icmp sgt i14 %conv_out_V_load_18, %select_ln29_17" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 246 'icmp' 'icmp_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.70ns)   --->   "%select_ln29_18 = select i1 %icmp_ln1494_18, i14 %conv_out_V_load_18, i14 %select_ln29_17" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 247 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 248 [1/2] (3.25ns)   --->   "%conv_out_V_load_19 = load i14* %conv_out_V_addr_19, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 248 'load' 'conv_out_V_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_12 : Operation 249 [1/1] (2.20ns)   --->   "%icmp_ln1494_19 = icmp sgt i14 %conv_out_V_load_19, %select_ln29_18" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 249 'icmp' 'icmp_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.70ns)   --->   "%select_ln29_19 = select i1 %icmp_ln1494_19, i14 %conv_out_V_load_19, i14 %select_ln29_18" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 250 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (3.25ns)   --->   "store i14 %select_ln29_19, i14* %max_pool_out_V_addr_4, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 251 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1)" [cnn_ap_lp/max_pool_2.cpp:38]   --->   Operation 252 'specregionend' 'empty_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 253 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_2.cpp:40]   --->   Operation 254 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/max_pool_2.cpp:10) with incoming values : ('add_ln10', cnn_ap_lp/max_pool_2.cpp:10) [5]  (1.77 ns)

 <State 2>: 12ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn_ap_lp/max_pool_2.cpp:13) [7]  (0 ns)
	'icmp' operation ('icmp_ln13', cnn_ap_lp/max_pool_2.cpp:13) [15]  (1.13 ns)
	'select' operation ('select_ln29_20', cnn_ap_lp/max_pool_2.cpp:29) [16]  (0.98 ns)
	'mul' operation ('mul_ln1494', cnn_ap_lp/max_pool_2.cpp:29) [49]  (4.35 ns)
	'add' operation ('add_ln1494_1', cnn_ap_lp/max_pool_2.cpp:29) [61]  (1.55 ns)
	'or' operation ('or_ln1494_2', cnn_ap_lp/max_pool_2.cpp:29) [63]  (0.782 ns)
	'getelementptr' operation ('conv_out_V_addr_4', cnn_ap_lp/max_pool_2.cpp:29) [67]  (0 ns)
	'load' operation ('conv_out_V_load_4', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [162]  (3.25 ns)

 <State 3>: 6.16ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [105]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', cnn_ap_lp/max_pool_2.cpp:29) [107]  (2.21 ns)
	'select' operation ('select_ln29', cnn_ap_lp/max_pool_2.cpp:29) [108]  (0.7 ns)

 <State 4>: 6.16ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_8', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [177]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_8', cnn_ap_lp/max_pool_2.cpp:29) [179]  (2.21 ns)
	'select' operation ('select_ln29_8', cnn_ap_lp/max_pool_2.cpp:29) [180]  (0.7 ns)

 <State 5>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln1494_14', cnn_ap_lp/max_pool_2.cpp:29) [119]  (0 ns)
	'add' operation ('add_ln1494_15', cnn_ap_lp/max_pool_2.cpp:29) [120]  (3.79 ns)
	'getelementptr' operation ('conv_out_V_addr_3', cnn_ap_lp/max_pool_2.cpp:29) [122]  (0 ns)
	'load' operation ('conv_out_V_load_3', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [158]  (3.25 ns)

 <State 6>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_2', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [155]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_2', cnn_ap_lp/max_pool_2.cpp:29) [156]  (2.21 ns)
	'select' operation ('select_ln29_2', cnn_ap_lp/max_pool_2.cpp:29) [157]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_3', cnn_ap_lp/max_pool_2.cpp:29) [159]  (2.21 ns)
	'select' operation ('select_ln29_3', cnn_ap_lp/max_pool_2.cpp:29) [160]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_3', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' [161]  (3.25 ns)

 <State 7>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_5', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [167]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_5', cnn_ap_lp/max_pool_2.cpp:29) [168]  (2.21 ns)
	'select' operation ('select_ln29_5', cnn_ap_lp/max_pool_2.cpp:29) [169]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_6', cnn_ap_lp/max_pool_2.cpp:29) [171]  (2.21 ns)
	'select' operation ('select_ln29_6', cnn_ap_lp/max_pool_2.cpp:29) [172]  (0.702 ns)

 <State 8>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_7', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [173]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_7', cnn_ap_lp/max_pool_2.cpp:29) [174]  (2.21 ns)
	'select' operation ('select_ln29_7', cnn_ap_lp/max_pool_2.cpp:29) [175]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_7', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' [176]  (3.25 ns)

 <State 9>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_10', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [185]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_10', cnn_ap_lp/max_pool_2.cpp:29) [186]  (2.21 ns)
	'select' operation ('select_ln29_10', cnn_ap_lp/max_pool_2.cpp:29) [187]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_11', cnn_ap_lp/max_pool_2.cpp:29) [189]  (2.21 ns)
	'select' operation ('select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29) [190]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' [191]  (3.25 ns)

 <State 10>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_13', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [197]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_13', cnn_ap_lp/max_pool_2.cpp:29) [198]  (2.21 ns)
	'select' operation ('select_ln29_13', cnn_ap_lp/max_pool_2.cpp:29) [199]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_14', cnn_ap_lp/max_pool_2.cpp:29) [201]  (2.21 ns)
	'select' operation ('select_ln29_14', cnn_ap_lp/max_pool_2.cpp:29) [202]  (0.702 ns)

 <State 11>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_15', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [203]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_15', cnn_ap_lp/max_pool_2.cpp:29) [204]  (2.21 ns)
	'select' operation ('select_ln29_15', cnn_ap_lp/max_pool_2.cpp:29) [205]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_15', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' [206]  (3.25 ns)

 <State 12>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_18', cnn_ap_lp/max_pool_2.cpp:29) on array 'conv_out_V' [215]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_18', cnn_ap_lp/max_pool_2.cpp:29) [216]  (2.21 ns)
	'select' operation ('select_ln29_18', cnn_ap_lp/max_pool_2.cpp:29) [217]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_19', cnn_ap_lp/max_pool_2.cpp:29) [219]  (2.21 ns)
	'select' operation ('select_ln29_19', cnn_ap_lp/max_pool_2.cpp:29) [220]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_19', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' [221]  (3.25 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
