{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 22 10:22:17 2018 " "Info: Processing started: Mon Oct 22 10:22:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_Hard -c Projeto_Hard " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Hard -c Projeto_Hard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file store.v" { { "Info" "ISGN_ENTITY_NAME" "1 Store " "Info: Found entity 1: Store" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file load.v" { { "Info" "ISGN_ENTITY_NAME" "1 Load " "Info: Found entity 1: Load" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusourcea.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusourcea.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSourceA " "Info: Found entity 1: MuxALUSourceA" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusourceb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusourceb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSourceB " "Info: Found entity 1: MuxALUSourceB" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxiord.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIorD " "Info: Found entity 1: MuxIorD" {  } { { "MuxIorD.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiore.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxiore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIorE " "Info: Found entity 1: MuxIorE" {  } { { "MuxIorE.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjumpcond.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxjumpcond.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxJumpCond " "Info: Found entity 1: MuxJumpCond" {  } { { "MuxJumpCond.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxJumpCond.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Info: Found entity 1: MuxMemToReg" {  } { { "MuxMemToReg.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxMemToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "MuxPCSource.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxPCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Info: Found entity 1: MuxRegDst" {  } { { "MuxRegDst.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxRegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxselentdesl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxselentdesl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSelEntDesl " "Info: Found entity 1: MuxSelEntDesl" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxselerror.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxselerror.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSelError " "Info: Found entity 1: MuxSelError" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxselhi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxselhi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSelHi " "Info: Found entity 1: MuxSelHi" {  } { { "MuxSelHi.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelHi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsello.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxsello.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSelLo " "Info: Found entity 1: MuxSelLo" {  } { { "MuxSelLo.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelLo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxselshift.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxselshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxSelectShift " "Info: Found entity 1: MuxSelectShift" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controle.v(267) " "Warning (10268): Verilog HDL information at Controle.v(267): always construct contains both blocking and non-blocking assignments" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Controle.v(4) " "Info (10281): Verilog HDL Declaration information at Controle.v(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionJump " "Info: Found entity 1: InstructionJump" {  } { { "InstructionJump.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/InstructionJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arquitetura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Info: Found entity 1: arquitetura" {  } { { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_1to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend_1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_1to32 " "Info: Found entity 1: SignExtend_1to32" {  } { { "SignExtend_1to32.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/SignExtend_1to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_16to32 " "Info: Found entity 1: SignExtend_16to32" {  } { { "SignExtend_16to32.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/SignExtend_16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mult.v(25) " "Warning (10268): Verilog HDL information at Mult.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Mult.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Mult.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Info: Found entity 1: Mult" {  } { { "Mult.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Mult.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit Div.v(24) " "Warning (10463): Verilog HDL Declaration warning at Div.v(24): \"bit\" is SystemVerilog-2005 keyword" {  } { { "Div.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Div.v" 24 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Div.v(30) " "Warning (10268): Verilog HDL information at Div.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "Div.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Div.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Info: Found entity 1: Div" {  } { { "Div.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2c.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2C " "Info: Found entity 1: ShiftLeft2C" {  } { { "ShiftLeft2C.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ShiftLeft2C.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_j29 " "Info: Found entity 1: lpm_constant0_lpm_constant_j29" {  } { { "lpm_constant0.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/lpm_constant0.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Info: Found entity 2: lpm_constant0" {  } { { "lpm_constant0.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/lpm_constant0.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsignextend_16_to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unsignextend_16_to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnsignExtend_16_to32 " "Info: Found entity 1: UnsignExtend_16_to32" {  } { { "UnsignExtend_16_to32.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/UnsignExtend_16_to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitetura " "Info: Elaborating entity \"arquitetura\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Registrador Reg_MDR " "Warning: Block or symbol \"Registrador\" of instance \"Reg_MDR\" overlaps another block or symbol" {  } { { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 152 824 1008 280 "Reg_MDR" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador inst4 " "Warning: Port \"Clk\" of type Registrador and instance \"inst4\" is missing source signal" {  } { { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 208 3048 3232 320 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador inst19 " "Warning: Port \"Clk\" of type Registrador and instance \"inst19\" is missing source signal" {  } { { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 352 3048 3232 464 "inst19" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk SignExtend_1to32 inst34 " "Warning: Port \"clk\" of type SignExtend_1to32 and instance \"inst34\" is missing source signal" {  } { { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 408 2208 2328 504 "inst34" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:inst18 " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:inst18\"" {  } { { "arquitetura.bdf" "inst18" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -1208 1080 1312 -728 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "arquitetura.bdf" "ULA" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -200 2152 2312 -40 "ULA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSourceA MuxALUSourceA:inst20 " "Info: Elaborating entity \"MuxALUSourceA\" for hierarchy \"MuxALUSourceA:inst20\"" {  } { { "arquitetura.bdf" "inst20" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -200 1912 2104 -72 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC MuxALUSourceA.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(13): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSourceA.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(14): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR MuxALUSourceA.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(15): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSourceA.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSourceA.v(12): incomplete case statement has no default case item" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxOut MuxALUSourceA.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSourceA.v(9): inferring latch(es) for variable \"MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[0\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[0\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[1\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[1\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[2\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[2\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[3\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[3\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[4\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[4\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[5\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[5\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[6\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[6\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[7\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[7\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[8\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[8\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[9\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[9\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[10\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[10\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[11\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[11\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[12\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[12\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[13\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[13\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[14\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[14\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[15\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[15\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[16\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[16\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[17\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[17\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[18\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[18\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[19\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[19\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[20\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[20\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[21\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[21\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[22\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[22\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[23\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[23\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[24\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[24\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[25\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[25\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[26\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[26\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[27\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[27\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[28\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[28\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[29\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[29\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[30\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[30\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[31\] MuxALUSourceA.v(9) " "Info (10041): Inferred latch for \"MuxOut\[31\]\" at MuxALUSourceA.v(9)" {  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:Reg_A " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:Reg_A\"" {  } { { "arquitetura.bdf" "Reg_A" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -152 1632 1816 -40 "Reg_A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst3 " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst3\"" {  } { { "arquitetura.bdf" "inst3" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -104 1376 1568 88 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:inst1 " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:inst1\"" {  } { { "arquitetura.bdf" "inst1" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -72 824 1024 56 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst2 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst2\"" {  } { { "arquitetura.bdf" "inst2" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -24 584 776 104 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst2\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 144 0 0 } } { "arquitetura.bdf" "" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -24 584 776 104 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst2\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst2\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst2\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "8 44 0 1 1 " "Warning: 8 out of 44 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "36 43 " "Warning: Addresses ranging from 36 to 43 are not initialized" {  } { { "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/instrucoes.mif" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/instrucoes.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/instrucoes.mif" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/instrucoes.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 44 instrucoes.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (44) in the Memory Initialization File \"instrucoes.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Memoria.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Memoria.vhd" 144 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIorD MuxIorD:inst11 " "Info: Elaborating entity \"MuxIorD\" for hierarchy \"MuxIorD:inst11\"" {  } { { "arquitetura.bdf" "inst11" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -24 336 528 104 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC MuxIorD.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxIorD.v(14): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIorD.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorD.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOut MuxIorD.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxIorD.v(15): variable \"ALUOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIorD.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorD.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxIorD.v(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxIorD.v(16): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIorD.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorD.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Error MuxIorD.v(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxIorD.v(17): variable \"Error\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIorD.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorD.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSelError MuxSelError:inst12 " "Info: Elaborating entity \"MuxSelError\" for hierarchy \"MuxSelError:inst12\"" {  } { { "arquitetura.bdf" "inst12" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 128 -304 -160 224 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxSelError.v(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxSelError.v(9): incomplete case statement has no default case item" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxOut MuxSelError.v(6) " "Warning (10240): Verilog HDL Always Construct warning at MuxSelError.v(6): inferring latch(es) for variable \"MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[0\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[0\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[1\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[1\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[2\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[2\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[3\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[3\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[4\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[4\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[5\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[5\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[6\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[6\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[7\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[7\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[8\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[8\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[9\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[9\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[10\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[10\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[11\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[11\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[12\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[12\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[13\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[13\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[14\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[14\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[15\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[15\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[16\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[16\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[17\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[17\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[18\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[18\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[19\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[19\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[20\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[20\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[21\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[21\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[22\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[22\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[23\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[23\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[24\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[24\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[25\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[25\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[26\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[26\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[27\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[27\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[28\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[28\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[29\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[29\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[30\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[30\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[31\] MuxSelError.v(6) " "Info (10041): Inferred latch for \"MuxOut\[31\]\" at MuxSelError.v(6)" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxJumpCond MuxJumpCond:inst25 " "Info: Elaborating entity \"MuxJumpCond\" for hierarchy \"MuxJumpCond:inst25\"" {  } { { "arquitetura.bdf" "inst25" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -504 2480 2648 -376 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ET MuxJumpCond.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxJumpCond.v(14): variable \"ET\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxJumpCond.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxJumpCond.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NotEquals MuxJumpCond.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxJumpCond.v(15): variable \"NotEquals\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxJumpCond.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxJumpCond.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LE MuxJumpCond.v(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxJumpCond.v(16): variable \"LE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxJumpCond.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxJumpCond.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GT MuxJumpCond.v(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxJumpCond.v(17): variable \"GT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxJumpCond.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxJumpCond.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIorE MuxIorE:MuxIorE " "Info: Elaborating entity \"MuxIorE\" for hierarchy \"MuxIorE:MuxIorE\"" {  } { { "arquitetura.bdf" "MuxIorE" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 40 -128 40 136 "MuxIorE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC MuxIorE.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxIorE.v(12): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIorE.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorE.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxIorE.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxIorE.v(13): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIorE.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxIorE.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Load Load:inst7 " "Info: Elaborating entity \"Load\" for hierarchy \"Load:inst7\"" {  } { { "arquitetura.bdf" "inst7" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 368 816 1008 464 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR Load.v(11) " "Warning (10235): Verilog HDL Always Construct warning at Load.v(11): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR Load.v(12) " "Warning (10235): Verilog HDL Always Construct warning at Load.v(12): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR Load.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Load.v(13): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Load.v(10) " "Warning (10270): Verilog HDL Case Statement warning at Load.v(10): incomplete case statement has no default case item" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoadOut Load.v(8) " "Warning (10240): Verilog HDL Always Construct warning at Load.v(8): inferring latch(es) for variable \"LoadOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[0\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[0\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[1\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[1\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[2\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[2\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[3\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[3\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[4\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[4\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[5\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[5\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[6\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[6\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[7\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[7\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[8\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[8\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[9\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[9\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[10\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[10\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[11\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[11\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[12\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[12\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[13\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[13\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[14\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[14\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[15\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[15\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[16\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[16\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[17\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[17\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[18\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[18\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[19\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[19\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[20\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[20\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[21\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[21\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[22\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[22\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[23\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[23\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[24\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[24\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[25\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[25\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[26\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[26\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[27\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[27\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[28\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[28\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[29\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[29\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[30\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[30\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadOut\[31\] Load.v(8) " "Info (10041): Inferred latch for \"LoadOut\[31\]\" at Load.v(8)" {  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:inst24 " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:inst24\"" {  } { { "arquitetura.bdf" "inst24" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -504 2760 2968 -376 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUResult MuxPCSource.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.v(14): variable \"ALUResult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxPCSource.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUOut MuxPCSource.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.v(15): variable \"ALUOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxPCSource.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Jump MuxPCSource.v(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.v(16): variable \"Jump\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxPCSource.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC MuxPCSource.v(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.v(17): variable \"EPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxPCSource.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Store Store:inst6 " "Info: Elaborating entity \"Store\" for hierarchy \"Store:inst6\"" {  } { { "arquitetura.bdf" "inst6" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 448 568 752 544 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Store.v(12) " "Warning (10235): Verilog HDL Always Construct warning at Store.v(12): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR Store.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Store.v(13): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Store.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Store.v(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR Store.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Store.v(14): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Store.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Store.v(14): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Store.v(11) " "Warning (10270): Verilog HDL Case Statement warning at Store.v(11): incomplete case statement has no default case item" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StoreOut Store.v(8) " "Warning (10240): Verilog HDL Always Construct warning at Store.v(8): inferring latch(es) for variable \"StoreOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[0\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[0\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[1\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[1\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[2\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[2\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[3\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[3\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[4\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[4\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[5\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[5\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[6\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[6\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[7\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[7\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[8\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[8\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[9\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[9\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[10\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[10\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[11\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[11\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[12\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[12\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[13\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[13\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[14\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[14\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[15\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[15\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[16\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[16\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[17\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[17\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[18\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[18\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[19\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[19\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[20\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[20\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[21\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[21\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[22\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[22\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[23\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[23\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[24\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[24\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[25\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[25\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[26\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[26\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[27\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[27\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[28\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[28\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[29\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[29\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[30\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[30\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StoreOut\[31\] Store.v(8) " "Info (10041): Inferred latch for \"StoreOut\[31\]\" at Store.v(8)" {  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:inst15 " "Info: Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:inst15\"" {  } { { "arquitetura.bdf" "inst15" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 152 1144 1352 344 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSelHi MuxSelHi:inst16 " "Info: Elaborating entity \"MuxSelHi\" for hierarchy \"MuxSelHi:inst16\"" {  } { { "arquitetura.bdf" "inst16" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 256 2792 2968 352 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MultHi MuxSelHi.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelHi.v(12): variable \"MultHi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelHi.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelHi.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DivHi MuxSelHi.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelHi.v(13): variable \"DivHi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelHi.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelHi.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:inst22 " "Info: Elaborating entity \"Div\" for hierarchy \"Div:inst22\"" {  } { { "arquitetura.bdf" "inst22" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 416 2536 2688 544 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Div.v(81) " "Warning (10230): Verilog HDL assignment warning at Div.v(81): truncated value with size 32 to match size of target (6)" {  } { { "Div.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Div.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:inst21 " "Info: Elaborating entity \"Mult\" for hierarchy \"Mult:inst21\"" {  } { { "arquitetura.bdf" "inst21" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 256 2536 2688 384 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 65 Mult.v(47) " "Warning (10230): Verilog HDL assignment warning at Mult.v(47): truncated value with size 66 to match size of target (65)" {  } { { "Mult.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Mult.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mult.v(61) " "Info (10264): Verilog HDL Case Statement information at Mult.v(61): all case item expressions in this case statement are onehot" {  } { { "Mult.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Mult.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Mult.v(76) " "Warning (10230): Verilog HDL assignment warning at Mult.v(76): truncated value with size 32 to match size of target (6)" {  } { { "Mult.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Mult.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSelLo MuxSelLo:inst17 " "Info: Elaborating entity \"MuxSelLo\" for hierarchy \"MuxSelLo:inst17\"" {  } { { "arquitetura.bdf" "inst17" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 400 2792 2968 496 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MultLo MuxSelLo.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelLo.v(12): variable \"MultLo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelLo.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelLo.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DivLo MuxSelLo.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelLo.v(13): variable \"DivLo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelLo.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelLo.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:inst5 " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:inst5\"" {  } { { "arquitetura.bdf" "inst5" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 168 2184 2368 296 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSelEntDesl MuxSelEntDesl:inst30 " "Info: Elaborating entity \"MuxSelEntDesl\" for hierarchy \"MuxSelEntDesl:inst30\"" {  } { { "arquitetura.bdf" "inst30" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 168 1920 2112 296 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxSelEntDesl.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelEntDesl.v(14): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxSelEntDesl.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelEntDesl.v(15): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Immediate MuxSelEntDesl.v(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelEntDesl.v(16): variable \"Immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxSelEntDesl.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxSelEntDesl.v(12): incomplete case statement has no default case item" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxOut MuxSelEntDesl.v(9) " "Warning (10240): Verilog HDL Always Construct warning at MuxSelEntDesl.v(9): inferring latch(es) for variable \"MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[0\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[0\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[1\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[1\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[2\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[2\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[3\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[3\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[4\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[4\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[5\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[5\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[6\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[6\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[7\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[7\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[8\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[8\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[9\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[9\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[10\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[10\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[11\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[11\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[12\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[12\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[13\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[13\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[14\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[14\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[15\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[15\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[16\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[16\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[17\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[17\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[18\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[18\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[19\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[19\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[20\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[20\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[21\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[21\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[22\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[22\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[23\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[23\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[24\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[24\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[25\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[25\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[26\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[26\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[27\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[27\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[28\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[28\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[29\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[29\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[30\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[30\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[31\] MuxSelEntDesl.v(9) " "Info (10041): Inferred latch for \"MuxOut\[31\]\" at MuxSelEntDesl.v(9)" {  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend_16to32 SignExtend_16to32:inst32 " "Info: Elaborating entity \"SignExtend_16to32\" for hierarchy \"SignExtend_16to32:inst32\"" {  } { { "arquitetura.bdf" "inst32" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 216 1424 1544 296 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "In SignExtend_16to32.v(9) " "Warning (10235): Verilog HDL Always Construct warning at SignExtend_16to32.v(9): variable \"In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SignExtend_16to32.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/SignExtend_16to32.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSelectShift MuxSelectShift:inst31 " "Info: Elaborating entity \"MuxSelectShift\" for hierarchy \"MuxSelectShift:inst31\"" {  } { { "arquitetura.bdf" "inst31" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 320 1920 2104 416 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxSelShift.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelShift.v(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt MuxSelShift.v(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxSelShift.v(14): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxSelShift.v(11) " "Warning (10270): Verilog HDL Case Statement warning at MuxSelShift.v(11): incomplete case statement has no default case item" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxOut MuxSelShift.v(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxSelShift.v(8): inferring latch(es) for variable \"MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[0\] MuxSelShift.v(8) " "Info (10041): Inferred latch for \"MuxOut\[0\]\" at MuxSelShift.v(8)" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[1\] MuxSelShift.v(8) " "Info (10041): Inferred latch for \"MuxOut\[1\]\" at MuxSelShift.v(8)" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[2\] MuxSelShift.v(8) " "Info (10041): Inferred latch for \"MuxOut\[2\]\" at MuxSelShift.v(8)" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[3\] MuxSelShift.v(8) " "Info (10041): Inferred latch for \"MuxOut\[3\]\" at MuxSelShift.v(8)" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[4\] MuxSelShift.v(8) " "Info (10041): Inferred latch for \"MuxOut\[4\]\" at MuxSelShift.v(8)" {  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend_1to32 SignExtend_1to32:inst34 " "Info: Elaborating entity \"SignExtend_1to32\" for hierarchy \"SignExtend_1to32:inst34\"" {  } { { "arquitetura.bdf" "inst34" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 408 2208 2328 504 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LT SignExtend_1to32.v(9) " "Warning (10235): Verilog HDL Always Construct warning at SignExtend_1to32.v(9): variable \"LT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SignExtend_1to32.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/SignExtend_1to32.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst35 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst35\"" {  } { { "arquitetura.bdf" "inst35" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 272 984 1080 320 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_j29 lpm_constant0:inst35\|lpm_constant0_lpm_constant_j29:lpm_constant0_lpm_constant_j29_component " "Info: Elaborating entity \"lpm_constant0_lpm_constant_j29\" for hierarchy \"lpm_constant0:inst35\|lpm_constant0_lpm_constant_j29:lpm_constant0_lpm_constant_j29_component\"" {  } { { "lpm_constant0.v" "lpm_constant0_lpm_constant_j29_component" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/lpm_constant0.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:inst14 " "Info: Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:inst14\"" {  } { { "arquitetura.bdf" "inst14" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 8 1128 1312 104 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RT MuxRegDst.v(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.v(12): variable \"RT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxRegDst.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD MuxRegDst.v(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.v(13): variable \"RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxRegDst.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSourceB MuxALUSourceB:inst " "Info: Elaborating entity \"MuxALUSourceB\" for hierarchy \"MuxALUSourceB:inst\"" {  } { { "arquitetura.bdf" "inst" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -40 1912 2104 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSourceB.v(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(15): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Immediate MuxALUSourceB.v(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(17): variable \"Immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DestBranch MuxALUSourceB.v(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(18): variable \"DestBranch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ImmediateUns MuxALUSourceB.v(19) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(19): variable \"ImmediateUns\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSourceB.v(13) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSourceB.v(13): incomplete case statement has no default case item" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxOut MuxALUSourceB.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSourceB.v(10): inferring latch(es) for variable \"MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[0\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[0\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[1\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[1\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[2\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[2\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[3\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[3\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[4\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[4\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[5\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[5\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[6\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[6\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[7\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[7\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[8\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[8\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[9\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[9\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[10\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[10\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[11\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[11\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[12\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[12\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[13\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[13\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[14\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[14\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[15\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[15\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[16\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[16\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[17\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[17\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[18\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[18\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[19\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[19\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[20\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[20\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[21\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[21\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[22\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[22\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[23\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[23\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[24\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[24\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[25\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[25\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[26\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[26\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[27\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[27\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[28\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[28\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[29\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[29\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[30\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[30\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxOut\[31\] MuxALUSourceB.v(10) " "Info (10041): Inferred latch for \"MuxOut\[31\]\" at MuxALUSourceB.v(10)" {  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:inst33 " "Info: Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:inst33\"" {  } { { "arquitetura.bdf" "inst33" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 152 1608 1760 232 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SignExtend ShiftLeft2.v(9) " "Warning (10235): Verilog HDL Always Construct warning at ShiftLeft2.v(9): variable \"SignExtend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ShiftLeft2.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/ShiftLeft2.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnsignExtend_16_to32 UnsignExtend_16_to32:inst28 " "Info: Elaborating entity \"UnsignExtend_16_to32\" for hierarchy \"UnsignExtend_16_to32:inst28\"" {  } { { "arquitetura.bdf" "inst28" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 264 1560 1704 360 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "In UnsignExtend_16_to32.v(9) " "Warning (10235): Verilog HDL Always Construct warning at UnsignExtend_16_to32.v(9): variable \"In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UnsignExtend_16_to32.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/UnsignExtend_16_to32.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionJump InstructionJump:inst8 " "Info: Elaborating entity \"InstructionJump\" for hierarchy \"InstructionJump:inst8\"" {  } { { "arquitetura.bdf" "inst8" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -360 1144 1424 -264 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2C ShiftLeft2C:inst13 " "Info: Elaborating entity \"ShiftLeft2C\" for hierarchy \"ShiftLeft2C:inst13\"" {  } { { "arquitetura.bdf" "inst13" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { -360 1584 1752 -264 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "endMult\[0\] Mult Mult:inst21 " "Warning: Port \"endMult\[0\]\" does not exist in entity definition of \"Mult\".  The port's range differs between the entity definition and its actual instantiation, \"Mult:inst21\"." {  } { { "arquitetura.bdf" "inst21" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 256 2536 2688 384 "inst21" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "endMult\[1\] Mult Mult:inst21 " "Warning: Port \"endMult\[1\]\" does not exist in entity definition of \"Mult\".  The port's range differs between the entity definition and its actual instantiation, \"Mult:inst21\"." {  } { { "arquitetura.bdf" "inst21" { Schematic "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/arquitetura.bdf" { { 256 2536 2688 384 "inst21" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSelError:inst12\|MuxOut\[1\] " "Warning: LATCH primitive \"MuxSelError:inst12\|MuxOut\[1\]\" is permanently enabled" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSelError:inst12\|MuxOut\[0\] " "Warning: LATCH primitive \"MuxSelError:inst12\|MuxOut\[0\]\" is permanently enabled" {  } { { "MuxSelError.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelError.v" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[31\] " "Warning: Latch Load:inst7\|LoadOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[30\] " "Warning: Latch Load:inst7\|LoadOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[29\] " "Warning: Latch Load:inst7\|LoadOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[28\] " "Warning: Latch Load:inst7\|LoadOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[27\] " "Warning: Latch Load:inst7\|LoadOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[26\] " "Warning: Latch Load:inst7\|LoadOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[25\] " "Warning: Latch Load:inst7\|LoadOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[24\] " "Warning: Latch Load:inst7\|LoadOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[23\] " "Warning: Latch Load:inst7\|LoadOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[22\] " "Warning: Latch Load:inst7\|LoadOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[21\] " "Warning: Latch Load:inst7\|LoadOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[20\] " "Warning: Latch Load:inst7\|LoadOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[19\] " "Warning: Latch Load:inst7\|LoadOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[18\] " "Warning: Latch Load:inst7\|LoadOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[17\] " "Warning: Latch Load:inst7\|LoadOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[16\] " "Warning: Latch Load:inst7\|LoadOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[15\] " "Warning: Latch Load:inst7\|LoadOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[14\] " "Warning: Latch Load:inst7\|LoadOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[13\] " "Warning: Latch Load:inst7\|LoadOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[12\] " "Warning: Latch Load:inst7\|LoadOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[11\] " "Warning: Latch Load:inst7\|LoadOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[10\] " "Warning: Latch Load:inst7\|LoadOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[9\] " "Warning: Latch Load:inst7\|LoadOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Load:inst7\|LoadOut\[8\] " "Warning: Latch Load:inst7\|LoadOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelLoad\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelLoad\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Load.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Load.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[31\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[31\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[30\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[0\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[0\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[1\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[1\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[2\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[2\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[3\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[3\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[4\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[4\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[5\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[5\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[6\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[6\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[7\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[7\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[8\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[8\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[9\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[9\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[10\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[10\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[11\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[11\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[12\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[12\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[13\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[13\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[14\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[14\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[15\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[15\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[16\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[2\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[16\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[17\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[17\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[18\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[18\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[19\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[19\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[20\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[20\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[21\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[21\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[22\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[22\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[23\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[23\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[24\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[24\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[25\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[25\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[26\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[26\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[27\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[27\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[28\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[28\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[29\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceA:inst20\|MuxOut\[29\] " "Warning: Latch MuxALUSourceA:inst20\|MuxOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceA\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceA\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceA.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceA.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxALUSourceB:inst\|MuxOut\[30\] " "Warning: Latch MuxALUSourceB:inst\|MuxOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|ALUSourceB\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|ALUSourceB\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxALUSourceB.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxALUSourceB.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[31\] " "Warning: Latch Store:inst6\|StoreOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[30\] " "Warning: Latch Store:inst6\|StoreOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[29\] " "Warning: Latch Store:inst6\|StoreOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[28\] " "Warning: Latch Store:inst6\|StoreOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[27\] " "Warning: Latch Store:inst6\|StoreOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[26\] " "Warning: Latch Store:inst6\|StoreOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[25\] " "Warning: Latch Store:inst6\|StoreOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[24\] " "Warning: Latch Store:inst6\|StoreOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[23\] " "Warning: Latch Store:inst6\|StoreOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[22\] " "Warning: Latch Store:inst6\|StoreOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[21\] " "Warning: Latch Store:inst6\|StoreOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[20\] " "Warning: Latch Store:inst6\|StoreOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[19\] " "Warning: Latch Store:inst6\|StoreOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[18\] " "Warning: Latch Store:inst6\|StoreOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[17\] " "Warning: Latch Store:inst6\|StoreOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[16\] " "Warning: Latch Store:inst6\|StoreOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[1\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[15\] " "Warning: Latch Store:inst6\|StoreOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[14\] " "Warning: Latch Store:inst6\|StoreOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[13\] " "Warning: Latch Store:inst6\|StoreOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[12\] " "Warning: Latch Store:inst6\|StoreOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[11\] " "Warning: Latch Store:inst6\|StoreOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[10\] " "Warning: Latch Store:inst6\|StoreOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[9\] " "Warning: Latch Store:inst6\|StoreOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Store:inst6\|StoreOut\[8\] " "Warning: Latch Store:inst6\|StoreOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelStore\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelStore\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Store.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Store.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[31\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelectShift:inst31\|MuxOut\[0\] " "Warning: Latch MuxSelectShift:inst31\|MuxOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelectShift:inst31\|MuxOut\[1\] " "Warning: Latch MuxSelectShift:inst31\|MuxOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelectShift:inst31\|MuxOut\[2\] " "Warning: Latch MuxSelectShift:inst31\|MuxOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelectShift:inst31\|MuxOut\[3\] " "Warning: Latch MuxSelectShift:inst31\|MuxOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelectShift:inst31\|MuxOut\[4\] " "Warning: Latch MuxSelectShift:inst31\|MuxOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelShift.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelShift.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[30\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[29\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[28\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[27\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[26\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[25\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[24\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[23\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[22\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[21\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[20\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[19\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[18\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[17\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[16\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[15\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[14\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[13\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[12\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[11\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[10\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[9\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[8\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[7\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[6\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[5\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[4\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[3\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[2\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[1\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MuxSelEntDesl:inst30\|MuxOut\[0\] " "Warning: Latch MuxSelEntDesl:inst30\|MuxOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:inst18\|SelEntDesl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controle:inst18\|SelEntDesl\[0\]" {  } { { "Controle.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Controle.v" 267 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "MuxSelEntDesl.v" "" { Text "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/MuxSelEntDesl.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "174 174 " "Info: 174 registers lost all their fanouts during netlist optimizations. The first 174 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[23\] " "Info: Register \"Div:inst22\|tempB\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[22\] " "Info: Register \"Div:inst22\|tempB\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[21\] " "Info: Register \"Div:inst22\|tempB\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[20\] " "Info: Register \"Div:inst22\|tempB\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[19\] " "Info: Register \"Div:inst22\|tempB\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[18\] " "Info: Register \"Div:inst22\|tempB\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[17\] " "Info: Register \"Div:inst22\|tempB\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[16\] " "Info: Register \"Div:inst22\|tempB\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[15\] " "Info: Register \"Div:inst22\|tempB\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[14\] " "Info: Register \"Div:inst22\|tempB\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[13\] " "Info: Register \"Div:inst22\|tempB\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[12\] " "Info: Register \"Div:inst22\|tempB\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[11\] " "Info: Register \"Div:inst22\|tempB\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[10\] " "Info: Register \"Div:inst22\|tempB\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[9\] " "Info: Register \"Div:inst22\|tempB\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[8\] " "Info: Register \"Div:inst22\|tempB\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[7\] " "Info: Register \"Div:inst22\|tempB\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[6\] " "Info: Register \"Div:inst22\|tempB\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[5\] " "Info: Register \"Div:inst22\|tempB\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|sign " "Info: Register \"Div:inst22\|sign\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|bit\[5\] " "Info: Register \"Div:inst22\|bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|bit\[4\] " "Info: Register \"Div:inst22\|bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|bit\[3\] " "Info: Register \"Div:inst22\|bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|bit\[2\] " "Info: Register \"Div:inst22\|bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|bit\[1\] " "Info: Register \"Div:inst22\|bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|bit\[0\] " "Info: Register \"Div:inst22\|bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[31\] " "Info: Register \"Div:inst22\|outLo\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[30\] " "Info: Register \"Div:inst22\|outLo\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[29\] " "Info: Register \"Div:inst22\|outLo\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[28\] " "Info: Register \"Div:inst22\|outLo\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[27\] " "Info: Register \"Div:inst22\|outLo\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[26\] " "Info: Register \"Div:inst22\|outLo\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[25\] " "Info: Register \"Div:inst22\|outLo\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[24\] " "Info: Register \"Div:inst22\|outLo\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[23\] " "Info: Register \"Div:inst22\|outLo\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[22\] " "Info: Register \"Div:inst22\|outLo\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[21\] " "Info: Register \"Div:inst22\|outLo\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[20\] " "Info: Register \"Div:inst22\|outLo\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[19\] " "Info: Register \"Div:inst22\|outLo\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[18\] " "Info: Register \"Div:inst22\|outLo\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[17\] " "Info: Register \"Div:inst22\|outLo\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[16\] " "Info: Register \"Div:inst22\|outLo\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[15\] " "Info: Register \"Div:inst22\|outLo\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[14\] " "Info: Register \"Div:inst22\|outLo\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[13\] " "Info: Register \"Div:inst22\|outLo\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[12\] " "Info: Register \"Div:inst22\|outLo\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[11\] " "Info: Register \"Div:inst22\|outLo\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[10\] " "Info: Register \"Div:inst22\|outLo\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[4\] " "Info: Register \"Div:inst22\|tempB\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[3\] " "Info: Register \"Div:inst22\|tempB\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[2\] " "Info: Register \"Div:inst22\|tempB\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[1\] " "Info: Register \"Div:inst22\|tempB\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[9\] " "Info: Register \"Div:inst22\|outLo\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[8\] " "Info: Register \"Div:inst22\|outLo\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[7\] " "Info: Register \"Div:inst22\|outLo\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[6\] " "Info: Register \"Div:inst22\|outLo\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[5\] " "Info: Register \"Div:inst22\|outLo\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[4\] " "Info: Register \"Div:inst22\|outLo\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[3\] " "Info: Register \"Div:inst22\|outLo\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[2\] " "Info: Register \"Div:inst22\|outLo\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[1\] " "Info: Register \"Div:inst22\|outLo\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|outLo\[0\] " "Info: Register \"Div:inst22\|outLo\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[63\] " "Info: Register \"Div:inst22\|tempA\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[62\] " "Info: Register \"Div:inst22\|tempA\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[61\] " "Info: Register \"Div:inst22\|tempA\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[60\] " "Info: Register \"Div:inst22\|tempA\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[59\] " "Info: Register \"Div:inst22\|tempA\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[58\] " "Info: Register \"Div:inst22\|tempA\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[57\] " "Info: Register \"Div:inst22\|tempA\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[56\] " "Info: Register \"Div:inst22\|tempA\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[55\] " "Info: Register \"Div:inst22\|tempA\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[54\] " "Info: Register \"Div:inst22\|tempA\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[53\] " "Info: Register \"Div:inst22\|tempA\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[0\] " "Info: Register \"Div:inst22\|tempB\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[52\] " "Info: Register \"Div:inst22\|tempA\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[51\] " "Info: Register \"Div:inst22\|tempA\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[50\] " "Info: Register \"Div:inst22\|tempA\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[49\] " "Info: Register \"Div:inst22\|tempA\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[48\] " "Info: Register \"Div:inst22\|tempA\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[47\] " "Info: Register \"Div:inst22\|tempA\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[46\] " "Info: Register \"Div:inst22\|tempA\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[45\] " "Info: Register \"Div:inst22\|tempA\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[44\] " "Info: Register \"Div:inst22\|tempA\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[43\] " "Info: Register \"Div:inst22\|tempA\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[42\] " "Info: Register \"Div:inst22\|tempA\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[41\] " "Info: Register \"Div:inst22\|tempA\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[40\] " "Info: Register \"Div:inst22\|tempA\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[39\] " "Info: Register \"Div:inst22\|tempA\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[38\] " "Info: Register \"Div:inst22\|tempA\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[37\] " "Info: Register \"Div:inst22\|tempA\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[36\] " "Info: Register \"Div:inst22\|tempA\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[35\] " "Info: Register \"Div:inst22\|tempA\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[34\] " "Info: Register \"Div:inst22\|tempA\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[33\] " "Info: Register \"Div:inst22\|tempA\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[32\] " "Info: Register \"Div:inst22\|tempA\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[31\] " "Info: Register \"Div:inst22\|tempA\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[30\] " "Info: Register \"Div:inst22\|tempA\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[37\] " "Info: Register \"Div:inst22\|tempB\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[36\] " "Info: Register \"Div:inst22\|tempB\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[35\] " "Info: Register \"Div:inst22\|tempB\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[34\] " "Info: Register \"Div:inst22\|tempB\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[33\] " "Info: Register \"Div:inst22\|tempB\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[32\] " "Info: Register \"Div:inst22\|tempB\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[29\] " "Info: Register \"Div:inst22\|tempA\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[28\] " "Info: Register \"Div:inst22\|tempA\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[27\] " "Info: Register \"Div:inst22\|tempA\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[26\] " "Info: Register \"Div:inst22\|tempA\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[25\] " "Info: Register \"Div:inst22\|tempA\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[24\] " "Info: Register \"Div:inst22\|tempA\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[31\] " "Info: Register \"Div:inst22\|tempB\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[30\] " "Info: Register \"Div:inst22\|tempB\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[29\] " "Info: Register \"Div:inst22\|tempB\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[28\] " "Info: Register \"Div:inst22\|tempB\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[27\] " "Info: Register \"Div:inst22\|tempB\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[26\] " "Info: Register \"Div:inst22\|tempB\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[25\] " "Info: Register \"Div:inst22\|tempB\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[24\] " "Info: Register \"Div:inst22\|tempB\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[23\] " "Info: Register \"Div:inst22\|tempA\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[22\] " "Info: Register \"Div:inst22\|tempA\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[21\] " "Info: Register \"Div:inst22\|tempA\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[20\] " "Info: Register \"Div:inst22\|tempA\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[19\] " "Info: Register \"Div:inst22\|tempA\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[18\] " "Info: Register \"Div:inst22\|tempA\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[17\] " "Info: Register \"Div:inst22\|tempA\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[16\] " "Info: Register \"Div:inst22\|tempA\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[15\] " "Info: Register \"Div:inst22\|tempA\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[14\] " "Info: Register \"Div:inst22\|tempA\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[13\] " "Info: Register \"Div:inst22\|tempA\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[12\] " "Info: Register \"Div:inst22\|tempA\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[11\] " "Info: Register \"Div:inst22\|tempA\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[10\] " "Info: Register \"Div:inst22\|tempA\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[9\] " "Info: Register \"Div:inst22\|tempA\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[8\] " "Info: Register \"Div:inst22\|tempA\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[7\] " "Info: Register \"Div:inst22\|tempA\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[6\] " "Info: Register \"Div:inst22\|tempA\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[5\] " "Info: Register \"Div:inst22\|tempA\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[4\] " "Info: Register \"Div:inst22\|tempA\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[3\] " "Info: Register \"Div:inst22\|tempA\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[2\] " "Info: Register \"Div:inst22\|tempA\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[1\] " "Info: Register \"Div:inst22\|tempA\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempA\[0\] " "Info: Register \"Div:inst22\|tempA\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[63\] " "Info: Register \"Div:inst22\|tempB\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[62\] " "Info: Register \"Div:inst22\|tempB\[62\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[61\] " "Info: Register \"Div:inst22\|tempB\[61\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[60\] " "Info: Register \"Div:inst22\|tempB\[60\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[59\] " "Info: Register \"Div:inst22\|tempB\[59\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[58\] " "Info: Register \"Div:inst22\|tempB\[58\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[57\] " "Info: Register \"Div:inst22\|tempB\[57\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[56\] " "Info: Register \"Div:inst22\|tempB\[56\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[55\] " "Info: Register \"Div:inst22\|tempB\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[54\] " "Info: Register \"Div:inst22\|tempB\[54\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[53\] " "Info: Register \"Div:inst22\|tempB\[53\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[52\] " "Info: Register \"Div:inst22\|tempB\[52\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[51\] " "Info: Register \"Div:inst22\|tempB\[51\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[50\] " "Info: Register \"Div:inst22\|tempB\[50\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[49\] " "Info: Register \"Div:inst22\|tempB\[49\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[48\] " "Info: Register \"Div:inst22\|tempB\[48\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[47\] " "Info: Register \"Div:inst22\|tempB\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[46\] " "Info: Register \"Div:inst22\|tempB\[46\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[45\] " "Info: Register \"Div:inst22\|tempB\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[44\] " "Info: Register \"Div:inst22\|tempB\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[43\] " "Info: Register \"Div:inst22\|tempB\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[42\] " "Info: Register \"Div:inst22\|tempB\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[41\] " "Info: Register \"Div:inst22\|tempB\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[40\] " "Info: Register \"Div:inst22\|tempB\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[39\] " "Info: Register \"Div:inst22\|tempB\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Div:inst22\|tempB\[38\] " "Info: Register \"Div:inst22\|tempB\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:inst18\|State~60 " "Info: Register \"Controle:inst18\|State~60\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:inst18\|State~61 " "Info: Register \"Controle:inst18\|State~61\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:inst18\|State~62 " "Info: Register \"Controle:inst18\|State~62\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:inst18\|State~63 " "Info: Register \"Controle:inst18\|State~63\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:inst18\|State~64 " "Info: Register \"Controle:inst18\|State~64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:inst18\|State~65 " "Info: Register \"Controle:inst18\|State~65\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Controle:inst18\|State~66 " "Info: Register \"Controle:inst18\|State~66\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Projeto_Hard " "Warning: Ignored assignments for entity \"Projeto_Hard\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Projeto_Hard -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Projeto_Hard -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Projeto_Hard -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Projeto_Hard -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Projeto_Hard.map.smsg " "Info: Generated suppressed messages file C:/Users/mhcns/Desktop/processador-MIPS/Projeto/Projeto_Hard.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3394 " "Info: Implemented 3394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "325 " "Info: Implemented 325 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3035 " "Info: Implemented 3035 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 376 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 376 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 22 10:22:39 2018 " "Info: Processing ended: Mon Oct 22 10:22:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
