<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: light)">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 6.3.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">
  <link rel="manifest" href="/manifest.json">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"y006.github.io","root":"/","images":"/images","scheme":"Gemini","darkmode":true,"version":"8.10.0","exturl":false,"sidebar":{"position":"left","display":"always","padding":18,"offset":12},"copycode":true,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":{"disqus":{"text":"Load Disqus","order":-1},"gitalk":{"order":-2}}},"stickytabs":false,"motion":{"enable":false,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"}}</script><script src="/js/config.js"></script>

  <meta name="description" content="概述与特性 简介 VerilogHDL 不是编程语言，是硬件描述语言。学习 VerilogHDL 的过程中，我们应该从电路设计的角度去思考与 VerilogHDL 有关的问题而不是从如何编程的角度去思考。  书籍推荐： 轻松成为设计高手：VerilogHDL 使用精讲 MOOC 课程推荐： 芯动力——硬件加速设计方法  什么是 HDL？ HDL，全称是 Hardware D">
<meta property="og:type" content="website">
<meta property="og:title" content="《从电路设计的角度入门VerilogHDL》笔记">
<meta property="og:url" content="https://y006.github.io/2022/09/13/17-54-09/index.html">
<meta property="og:site_name" content="Blog">
<meta property="og:description" content="概述与特性 简介 VerilogHDL 不是编程语言，是硬件描述语言。学习 VerilogHDL 的过程中，我们应该从电路设计的角度去思考与 VerilogHDL 有关的问题而不是从如何编程的角度去思考。  书籍推荐： 轻松成为设计高手：VerilogHDL 使用精讲 MOOC 课程推荐： 芯动力——硬件加速设计方法  什么是 HDL？ HDL，全称是 Hardware D">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://y006.github.io/2022/09/13/17-54-09/image-20220913193245926.png">
<meta property="og:image" content="https://y006.github.io/2022/09/13/17-54-09/image-20220913193541195.png">
<meta property="og:image" content="https://y006.github.io/2022/09/13/17-54-09/image-20220913191735354-16630687321171.png">
<meta property="article:published_time" content="2022-09-13T09:54:09.000Z">
<meta property="article:modified_time" content="2023-08-26T01:00:34.068Z">
<meta property="article:author" content="邱金羽">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://y006.github.io/2022/09/13/17-54-09/image-20220913193245926.png">


<link rel="canonical" href="https://y006.github.io/2022/09/13/17-54-09/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://y006.github.io/2022/09/13/17-54-09/","path":"2022/09/13/17-54-09/","title":"《从电路设计的角度入门VerilogHDL》笔记"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>《从电路设计的角度入门VerilogHDL》笔记 | Blog</title>
  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
<!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --></head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">Blog</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">邱金羽的技术博客！</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li>
        <li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
  </ul>
</nav>




</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A6%82%E8%BF%B0%E4%B8%8E%E7%89%B9%E6%80%A7"><span class="nav-number">1.</span> <span class="nav-text">概述与特性</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%AE%80%E4%BB%8B"><span class="nav-number">1.1.</span> <span class="nav-text">简介</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#veriloghdl-%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B"><span class="nav-number">1.1.1.</span> <span class="nav-text">VerilogHDL 设计流程</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#veriloghdl-%E7%9A%84%E9%87%8D%E8%A6%81%E7%89%B9%E6%80%A7"><span class="nav-number">1.1.2.</span> <span class="nav-text">VerilogHDL 的重要特性：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#veriloghdl-%E7%9A%84%E5%B7%A5%E5%85%B7%E7%AE%80%E4%BB%8B"><span class="nav-number">1.1.3.</span> <span class="nav-text">VerilogHDL 的工具简介：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#veriloghdl-%E7%9A%84%E7%BC%BA%E7%82%B9"><span class="nav-number">1.1.4.</span> <span class="nav-text">VerilogHDL 的缺点：</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BC%96%E5%86%99%E6%96%B9%E6%B3%95"><span class="nav-number">2.</span> <span class="nav-text">编写方法</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%AE%BE%E8%AE%A1%E5%AF%B9%E8%B1%A1"><span class="nav-number">2.0.1.</span> <span class="nav-text">设计对象</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88%E5%B0%86%E6%95%B0%E6%8D%AE%E6%B5%81%E8%AE%BE%E8%AE%A1%E8%BD%AC%E5%8C%96%E4%B8%BA%E9%97%A8%E7%BA%A7%E7%BB%93%E6%9E%84"><span class="nav-number">2.0.2.</span> <span class="nav-text">逻辑综合：将数据流设计转化为门级结构</span></a></li></ol></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="邱金羽"
      src="/images/custom-logo.jpg">
  <p class="site-author-name" itemprop="name">邱金羽</p>
  <div class="site-description" itemprop="description">联系我：y006@henu.edu.cn</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">31</span>
          <span class="site-state-item-name">文章</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">9</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="https://space.bilibili.com/32844822/dynamic" title="Bilibili个人空间 → https:&#x2F;&#x2F;space.bilibili.com&#x2F;32844822&#x2F;dynamic" rel="noopener" target="_blank">Bilibili个人空间</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://www.zhihu.com/people/qiu-jin-yu-60" title="知乎 → https:&#x2F;&#x2F;www.zhihu.com&#x2F;people&#x2F;qiu-jin-yu-60" rel="noopener" target="_blank">知乎</a>
      </span>
  </div>
  <div class="cc-license site-overview-item animated" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="https://cdn.jsdelivr.net/npm/@creativecommons/vocabulary@2020.11.3/assets/license_badges/small/by_nc_sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll site-overview-item animated">
    <div class="links-of-blogroll-title"><i class="fa fa-globe fa-fw"></i>
      友链
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="https://uinika.github.io/" title="https:&#x2F;&#x2F;uinika.github.io&#x2F;" rel="noopener" target="_blank">UinIO</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://fazzie-key.cool/" title="https:&#x2F;&#x2F;fazzie-key.cool&#x2F;" rel="noopener" target="_blank">摸黑干活</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://eater.net/" title="https:&#x2F;&#x2F;eater.net&#x2F;" rel="noopener" target="_blank">Ben Eater</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://blog.52diy.com.cn/" title="https:&#x2F;&#x2F;blog.52diy.com.cn&#x2F;" rel="noopener" target="_blank">52diy</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://gaoyichao.com/Xiaotu/" title="https:&#x2F;&#x2F;gaoyichao.com&#x2F;Xiaotu&#x2F;" rel="noopener" target="_blank">小土的世界</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://stm32f4-discovery.net/" title="https:&#x2F;&#x2F;stm32f4-discovery.net&#x2F;" rel="noopener" target="_blank">Tilen Majerle</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://mculover666.blog.csdn.net/" title="https:&#x2F;&#x2F;mculover666.blog.csdn.net&#x2F;" rel="noopener" target="_blank">Mculover666</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://ssy1938010014.github.io/" title="https:&#x2F;&#x2F;ssy1938010014.github.io&#x2F;" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://bengoooo.github.io/" title="https:&#x2F;&#x2F;bengoooo.github.io&#x2F;" rel="noopener" target="_blank">BENgoooo</a>
        </li>
    </ul>
  </div>

        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

  <a href="https://github.com/yourname" class="github-corner" title="Follow me on GitHub" aria-label="Follow me on GitHub" rel="noopener" target="_blank"><svg width="80" height="80" viewBox="0 0 250 250" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://y006.github.io/2022/09/13/17-54-09/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/custom-logo.jpg">
      <meta itemprop="name" content="邱金羽">
      <meta itemprop="description" content="联系我：y006@henu.edu.cn">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          《从电路设计的角度入门VerilogHDL》笔记
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-09-13 17:54:09" itemprop="dateCreated datePublished" datetime="2022-09-13T17:54:09+08:00">2022-09-13</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2023-08-26 09:00:34" itemprop="dateModified" datetime="2023-08-26T09:00:34+08:00">2023-08-26</time>
    </span>

  
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Disqus：</span>
    
    <a title="disqus" href="/2022/09/13/17-54-09/#disqus_thread" itemprop="discussionUrl">
      <span class="post-comments-count disqus-comment-count" data-disqus-identifier="2022/09/13/17-54-09/" itemprop="commentCount"></span>
    </a>
  </span>
  
  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h2 id="概述与特性">概述与特性</h2>
<h3 id="简介">简介</h3>
<p>VerilogHDL 不是编程语言，是硬件描述语言。学习 VerilogHDL
的过程中，我们应该从电路设计的角度去思考与 VerilogHDL
有关的问题而不是从如何编程的角度去思考。</p>
<blockquote>
<p>书籍推荐：</p>
<p>轻松成为设计高手：VerilogHDL 使用精讲</p>
<p>MOOC 课程推荐：</p>
<p>芯动力——硬件加速设计方法</p>
</blockquote>
<p>什么是 HDL？</p>
<p>HDL，全称是 Hardware <strong>Description</strong>
Language，翻译过来是“硬件描述语言”。从名字可以看出进行 HDL
开发的过程不是设计的过程，而是描述事物的过程。对于 HDL
来说，我们是要将已经存在的电路用编程语言的方式描出来。因此，HDL
的开发过程是先设计硬件电路，然后使用 HDL 对于设计好的电路进行描述。</p>
<p>VerilogHDL 由 Cadence
发明，以全定制电路设计方法学的挑战者诞生。VerilogHDL
随着芯片规模进入数亿晶体管时代，近年来受到了 HLS、Chisel
等语言的挑战。但是目前 VerilogHDL
仍是描述数字电路和数字逻辑系统的主流语言。</p>
<h4 id="veriloghdl-设计流程">VerilogHDL 设计流程</h4>
<ol type="1">
<li><p>设计一个电路（RTL）</p></li>
<li><p>对设计的电路进行仿真和验证</p></li>
<li><p>进行逻辑综合</p></li>
<li><p>将综合好的电路进行布局布线</p>
<blockquote>
<p>逻辑综合使得我们由 VerilogHDL
得到了具体的电路，布局布线则是得到了芯片上各个器件在版图上的坐标</p>
</blockquote></li>
<li><p>布局布线后的网表可以去流片得到真正可以使用的芯片</p></li>
</ol>
<h4 id="veriloghdl-的重要特性">VerilogHDL 的重要特性：</h4>
<p>VerilogHDL 具备从 “抽象表达” 到 “门级连接”
的多层次表征的能力：既可以在较高层面进行电路行为级的描述，也可以在较低层面描述门级电路的连接关系。</p>
<p>因此说 VerilogHDL 的功能非常全面。</p>
<p>为了更加方便地描述超大规模集成电路，人们希望使用抽象程度更高的 HDL
来描述硬件。这是 HLS、Chisel 等语言的发展方向。</p>
<p>VerilogHDL
可以看作是一个大工具箱，可以将其中的工具分为两类：一类是真正用于生成硬件电路的可综合语句，另一类是构建测试环境的语句。</p>
<blockquote>
<p>数字硬件电路的描述方法：</p>
<p>两类：</p>
<ul>
<li>原理图：
<ul>
<li>早期方法</li>
<li>直观，便于理解</li>
</ul></li>
<li>HDL：
<ul>
<li>适合大型设计</li>
<li>HDL 的优势体现在超大规模集成电路的设计中。HDL
的可维护性强且模块的复用非常方便</li>
</ul></li>
</ul>
</blockquote>
<h4 id="veriloghdl-的工具简介">VerilogHDL 的工具简介：</h4>
<table>
<colgroup>
<col style="width: 14%">
<col style="width: 42%">
<col style="width: 43%">
</colgroup>
<thead>
<tr class="header">
<th>使用场景</th>
<th>开源工具解决方案</th>
<th>商业工具解决方案</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>代码编辑器</td>
<td>VScode、Vim等</td>
<td>Vivado、Quaruts</td>
</tr>
<tr class="even">
<td>仿真</td>
<td>Iverilog、verilator、GTK-Wave</td>
<td>VCS、Modelsim、Vivado、Quaruts</td>
</tr>
<tr class="odd">
<td>逻辑综合</td>
<td>Yosys</td>
<td>Vivado、Quaruts</td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h4 id="veriloghdl-的缺点">VerilogHDL 的缺点：</h4>
<ul>
<li>例化繁琐，需要手动连线</li>
<li>大量中间信号需要写声明</li>
<li>模块参数能力弱</li>
<li>对于错误的检查能力弱</li>
<li>基础电路需要重复写，电路的复用程度低</li>
<li>...</li>
</ul>
<h2 id="编写方法">编写方法</h2>
<h4 id="设计对象">设计对象</h4>
<p>我们以下图为例介绍：<img src="/2022/09/13/17-54-09/image-20220913193245926.png" alt="image-20220913193245926"></p>
<p>一个完整的数字电路工程称为一个
<strong>Design</strong>（设计），Design 由多个模块构成</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> TOP ( A,B,C,D,CLK,OUT1 );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span> A,B,C,D,CLK;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] OUT1;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> INV1,INV0;</span><br><span class="line">    </span><br><span class="line">    ENCODER U1 (<span class="variable">.AIN</span>(A),<span class="variable">.BIN</span>(B),<span class="variable">.CIN</span>(C),<span class="variable">.DIN</span>(D),<span class="variable">.Q0</span>(BUS0),<span class="variable">.Q1</span>(BUS1));</span><br><span class="line"></span><br><span class="line">    INV U2(<span class="variable">.A</span>(BUS0),<span class="variable">.Z</span>(INV0)),</span><br><span class="line">        U3(<span class="variable">.A</span>(BUS1),<span class="variable">.Z</span>(INV1));</span><br><span class="line"></span><br><span class="line">    REGFILE U4(<span class="variable">.D0</span>(INV0),<span class="variable">.D1</span>(INV1),<span class="variable">.CLK</span>(CLK),<span class="variable">.Q</span>(OUT1));</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="/2022/09/13/17-54-09/image-20220913193541195.png" alt="image-20220913193541195" style="zoom: 33%;"></p>
<p>这种情况的出现是因为我们使用了 Yosys 无法正确识别的
cells：ENCODER、INV 和 REGFILE。因为这三个 Cells
是我们自己定义的，因此我们需要自己来规定这些 cells
的输入和输出。因此我们创建三个新的 module。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ENCODER ( AIN,BIN,CIN,DIN,Q0,Q1 );</span><br><span class="line">    <span class="keyword">input</span> AIN,BIN,CIN,DIN;</span><br><span class="line">    <span class="keyword">output</span> Q0,Q1;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> REGFILE ( D0,D1,CLK,Q );</span><br><span class="line">    <span class="keyword">input</span> D0,D1,CLK;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] Q;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> INV ( A,Z );</span><br><span class="line">    <span class="keyword">input</span> A;</span><br><span class="line">    <span class="keyword">output</span> Z;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>创建并保存文件后，我们重新进入 yosys，然后导入这三个 module：</p>
<figure class="highlight shell"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">read_verilog ENCODER.v INV.v REGFILE.v</span><br><span class="line">show</span><br></pre></td></tr></table></figure>
<p>然后我们得到如下电路图：</p>
<figure>
<img src="/2022/09/13/17-54-09/image-20220913191735354-16630687321171.png" alt="image-20220913191735354">
<figcaption aria-hidden="true">image-20220913191735354</figcaption>
</figure>
<p>上述过程我们可以得知：</p>
<ul>
<li>在 TOP 层面进行描述的时候，我们不需要知道调用的 module
的内部实现，得到有意义的电路图只需要知道其端口中哪些是输入哪些是输出即可</li>
<li></li>
</ul>
<p>VerilogHDL 与 C 语言的区别：</p>
<p>与 C 语言相比，VerilogHDL 具备硬件设计的基本概念：</p>
<ul>
<li>互联（connectivity）：wire
类型变量可以描述各个模块之间的端口与网络的连接关系</li>
<li>并发（concurrency）：可以有效的描述并行的硬件系统</li>
<li>时间（time）：定义了绝对和相对的时间度量，可综合操作符具有物理延时</li>
</ul>
<p>VerilogHDL 中的并发执行：</p>
<p>以下方代码块所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> TOP;</span><br><span class="line">    <span class="keyword">always</span> @ (*) 	<span class="comment">//并行</span></span><br><span class="line">        <span class="keyword">begin</span>		<span class="comment">//串行</span></span><br><span class="line">            <span class="keyword">if</span>()</span><br><span class="line">            <span class="keyword">if</span>()</span><br><span class="line">        <span class="keyword">end</span>			<span class="comment">//串行</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">assign</span> a = b; 	<span class="comment">//并行</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>在 VerilogHDL 的 module 中，所有描述语句</p>
<ul>
<li>连续赋值语句（assign）</li>
<li>行为语句块（always、initial）</li>
<li>模块实例化</li>
</ul>
<p>都是并行发生的。</p>
<p>而 begin ... end 中的语句是顺序执行的。</p>
<ol type="1">
<li>门级建模：引用逻辑门实例并进行连接
<ul>
<li>优点：对于有数字逻辑基础的人来说非常直观</li>
<li>缺点：电路功能复杂时会变得非常繁琐且容易出错</li>
</ul></li>
<li>数据流建模：根据数据在寄存器之间的流动和处理过程对电路进行描述
<ul>
<li>优点：不用专注于电路结构的细节，更加灵活</li>
<li>缺点：这个建模层次不便于用来确定硬件设计的整体结构和算法</li>
<li>连续赋值语句：assign 语句——数据流建模的基本语句
<ul>
<li>使用运算符对 wire 或者 reg 变量进行运算，然后对 wire
变量进行赋值</li>
<li>建议工程中仅仅使用 assign 语句进行连线</li>
</ul></li>
</ul></li>
<li>行为级描述：从算法角度，或者说从电路外部行为角度进行描述
<ul>
<li>结构化过程语句：所有的行为级描述都出现在这两种结构化过程语句中
<ul>
<li>initial
语句：不可综合；用于仿真时进行初始化、信号监视、生成仿真波形；仿真期间仅执行一次</li>
<li>always
语句：可综合；反映了电路上电后反复执行的特点，只能使用断电（<code>$finish</code>）和中断（<code>$stop</code>）来停止</li>
<li>结构化过程语句如果包含多个行为语句，需要使用 <code>begin end</code>
构成一个语句块</li>
</ul></li>
<li>过程性赋值语句：阻塞赋值（=）和非阻塞赋值（&lt;=）
<ul>
<li>更新对象是：reg、real、integer、time</li>
<li>与连续赋值语句（assign）的区别：过程性赋值语句只有在执行到的时候才会起作用，连续性赋值语句是任何时刻的任何变化都会起作用。</li>
<li>阻塞赋值（=）：串行行为；建模组合逻辑的行为</li>
<li>非阻塞赋值（&lt;=）：并行行为；建模时序逻辑的行为</li>
</ul></li>
<li>行为级描述中的时序控制：
<ul>
<li>基于延时的时序控制：在结构化过程语句中加入延时</li>
<li>基于事件的时序控制：事件指 reg 或者 wire
变量发生了变化，可以使用事件来选择是哪些结构化过程语句在执行</li>
<li>电平敏感的时序控制：wait 语句</li>
</ul></li>
<li>行为语句：
<ul>
<li>条件语句：<code>if else</code></li>
<li>分支语句：<code>case</code></li>
<li>循环语句：<code>while</code>、<code>for</code>、<code>repeat</code>、<code>forever</code></li>
</ul></li>
<li></li>
</ul></li>
</ol>
<p>数字设计领域。RTL（寄存器传输级）通常是指数据流建模和行为级建模的结合</p>
<h4 id="逻辑综合将数据流设计转化为门级结构">逻辑综合：将数据流设计转化为门级结构</h4>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="reward-container">
  <div>如果有帮助请我喝杯咖啡吧(●'◡'●)</div>
  <button>
    赞赏
  </button>
  <div class="post-reward">
      <div>
        <img src="/images/wechatpay.png" alt="邱金羽 微信">
        <span>微信</span>
      </div>
      <div>
        <img src="/images/alipay.png" alt="邱金羽 支付宝">
        <span>支付宝</span>
      </div>

  </div>
</div>

          

<div class="post-copyright">
<ul>
  <li class="post-copyright-author">
      <strong>本文作者： </strong>邱金羽
  </li>
  <li class="post-copyright-link">
      <strong>本文链接：</strong>
      <a href="https://y006.github.io/2022/09/13/17-54-09/" title="《从电路设计的角度入门VerilogHDL》笔记">https://y006.github.io/2022/09/13/17-54-09/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/09/02/09-01-15/" rel="prev" title="verilog 开源工具链配置笔记">
                  <i class="fa fa-chevron-left"></i> verilog 开源工具链配置笔记
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/09/15/11-22-34/" rel="next" title="电力电子技术">
                  电力电子技术 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






    
  <div class="comments" id="disqus_thread">
    <noscript>Please enable JavaScript to view the comments powered by Disqus.</noscript>
  </div>
  
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">邱金羽</span>
</div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/next-boot.js"></script>

  





  




  

  <script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"all","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js","integrity":"sha256-r+3itOMtGGjap0x+10hu6jW/gZCzxHsoKrOd7gyRSGY="}}</script>
<script src="/js/third-party/math/mathjax.js"></script>


<script class="next-config" data-name="disqus" type="application/json">{"enable":true,"shortname":"Bolgqjy","count":true,"i18n":{"disqus":"disqus"}}</script>
<script src="/js/third-party/comments/disqus.js"></script>

</body>
</html>
