/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_iohs_d.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_iohs_d_H_
#define __p10_scom_iohs_d_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace iohs
{
#endif


//>> [AXON_EPS_DBG_DEBUG_TRACE_CONTROL]
static const uint64_t AXON_EPS_DBG_DEBUG_TRACE_CONTROL = 0x180107d0ull;

static const uint32_t AXON_EPS_DBG_DEBUG_TRACE_CONTROL_START = 0;
static const uint32_t AXON_EPS_DBG_DEBUG_TRACE_CONTROL_STOP = 1;
static const uint32_t AXON_EPS_DBG_DEBUG_TRACE_CONTROL_RESET = 2;
//<< [AXON_EPS_DBG_DEBUG_TRACE_CONTROL]
// iohs/reg00056.H

//>> [AXON_EPS_THERM_WSUB_DTS_RESULT0]
static const uint64_t AXON_EPS_THERM_WSUB_DTS_RESULT0 = 0x18050000ull;

static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT0_0_RESULT = 0;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT0_0_RESULT_LEN = 16;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT0_1_RESULT = 16;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT0_1_RESULT_LEN = 16;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT0_2_RESULT = 32;
static const uint32_t AXON_EPS_THERM_WSUB_DTS_RESULT0_2_RESULT_LEN = 16;
//<< [AXON_EPS_THERM_WSUB_DTS_RESULT0]
// iohs/reg00056.H

//>> [AXON_HOSTATTN_UNMASKED]
static const uint64_t AXON_HOSTATTN_UNMASKED = 0x18040014ull;

static const uint32_t AXON_HOSTATTN_UNMASKED_HOSTATTN_UNMASKED_IN = 1;
static const uint32_t AXON_HOSTATTN_UNMASKED_HOSTATTN_UNMASKED_IN_LEN = 53;
//<< [AXON_HOSTATTN_UNMASKED]
// iohs/reg00056.H

//>> [AXON_OPCG_REG2]
static const uint64_t AXON_OPCG_REG2 = 0x18030004ull;

static const uint32_t AXON_OPCG_REG2_OPCG_GO2 = 0;
static const uint32_t AXON_OPCG_REG2_PRPG_WEIGHTING = 1;
static const uint32_t AXON_OPCG_REG2_PRPG_WEIGHTING_LEN = 3;
static const uint32_t AXON_OPCG_REG2_PRPG_SEED = 4;
static const uint32_t AXON_OPCG_REG2_PRPG_SEED_LEN = 12;
static const uint32_t AXON_OPCG_REG2_PRPG_A_VAL = 16;
static const uint32_t AXON_OPCG_REG2_PRPG_A_VAL_LEN = 12;
static const uint32_t AXON_OPCG_REG2_PRPG_B_VAL = 28;
static const uint32_t AXON_OPCG_REG2_PRPG_B_VAL_LEN = 12;
static const uint32_t AXON_OPCG_REG2_PRPG_MODE = 40;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_WEIGHT_SEL_PRIM = 48;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_WEIGHT_SEL_PRIM_LEN = 4;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_WEIGHT_SEL_SEC_OR_APERTURE_MASK = 52;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_WEIGHT_SEL_SEC_OR_APERTURE_MASK_LEN = 4;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_MODE_SELECT = 56;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_PRPG_HOLD_MODE = 57;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_LOCAL_OVERRIDE = 58;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_LOAD_APERTURE_VALUE = 59;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_LOAD_APERTURE_SELECT = 60;
static const uint32_t AXON_OPCG_REG2_SM_LBIST_CTRL_LOAD_APERTURE_SELECT_LEN = 4;
//<< [AXON_OPCG_REG2]
// iohs/reg00056.H

//>> [DLP_LINK0_EDPL_STATUS]
static const uint64_t DLP_LINK0_EDPL_STATUS = 0x18011024ull;

static const uint32_t DLP_LINK0_EDPL_STATUS_0 = 0;
static const uint32_t DLP_LINK0_EDPL_STATUS_0_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_1 = 7;
static const uint32_t DLP_LINK0_EDPL_STATUS_1_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_2 = 14;
static const uint32_t DLP_LINK0_EDPL_STATUS_2_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_3 = 21;
static const uint32_t DLP_LINK0_EDPL_STATUS_3_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_4 = 28;
static const uint32_t DLP_LINK0_EDPL_STATUS_4_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_5 = 35;
static const uint32_t DLP_LINK0_EDPL_STATUS_5_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_6 = 42;
static const uint32_t DLP_LINK0_EDPL_STATUS_6_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_7 = 49;
static const uint32_t DLP_LINK0_EDPL_STATUS_7_LEN = 4;
static const uint32_t DLP_LINK0_EDPL_STATUS_8 = 56;
static const uint32_t DLP_LINK0_EDPL_STATUS_8_LEN = 4;
//<< [DLP_LINK0_EDPL_STATUS]
// iohs/reg00056.H

//>> [DLP_LINK1_QUALITY]
static const uint64_t DLP_LINK1_QUALITY = 0x18011027ull;

static const uint32_t DLP_LINK1_QUALITY_TX_BW = 1;
static const uint32_t DLP_LINK1_QUALITY_TX_BW_LEN = 11;
static const uint32_t DLP_LINK1_QUALITY_RX_BW = 13;
static const uint32_t DLP_LINK1_QUALITY_RX_BW_LEN = 11;
static const uint32_t DLP_LINK1_QUALITY_ERROR_RATE = 25;
static const uint32_t DLP_LINK1_QUALITY_ERROR_RATE_LEN = 23;
static const uint32_t DLP_LINK1_QUALITY_LINK_CAP_SLECC_SYN3 = 48;
static const uint32_t DLP_LINK1_QUALITY_LINK_CAP_SLECC_SYN3_LEN = 8;
static const uint32_t DLP_LINK1_QUALITY_SPARE_COUNTER_2 = 57;
static const uint32_t DLP_LINK1_QUALITY_SPARE_COUNTER_2_LEN = 7;
//<< [DLP_LINK1_QUALITY]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG = 0x8008980010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG_HIST_BIAS_THRESH = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG_HIST_BIAS_THRESH_LEN = 5;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG_N1_SAMPLES = 53;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG_N1_BIAS_THRESH = 54;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG_N1_BIAS_THRESH_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG_N2_SAMPLES = 58;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_MODE19_PG]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL8_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL8_PG = 0x8009c00010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL8_PG_RX_PSAVE_FENCE_STS_IO_DL_16_23 = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL8_PG_RX_PSAVE_FENCE_STS_IO_DL_16_23_LEN = 8;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL8_PG]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT8_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT8_PG = 0x800ac80010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT8_PG_RX_SCAN_P_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT8_PG_RX_SCAN_P_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT8_PG]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL = 0x8003d00a10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [IOO_RX0_RXCTL_DATASM_10_PLREGS_RX_MODE1_PL]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL = 0x8003c80c10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL =
    52;
//<< [IOO_RX0_RXCTL_DATASM_12_PLREGS_RX_CNTL2_PL]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_16_PLREGS_RX_CNTL3_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_16_PLREGS_RX_CNTL3_PL = 0x8003d81010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_16_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_16_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [IOO_RX0_RXCTL_DATASM_16_PLREGS_RX_CNTL3_PL]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_20_PLREGS_RX_CNTL3_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_20_PLREGS_RX_CNTL3_PL = 0x8003d81410012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_20_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_20_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [IOO_RX0_RXCTL_DATASM_20_PLREGS_RX_CNTL3_PL]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_CNTL1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_CNTL1_PL = 0x8003c00610012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_CNTL1_PL]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL = 0x8003e00610012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [IOO_RX0_RXCTL_DATASM_6_PLREGS_RX_STAT1_PL]
// iohs/reg00056.H

//>> [IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL = 0x8003d00910012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [IOO_RX0_RXCTL_DATASM_9_PLREGS_RX_MODE1_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_RX_BIT_REGS_FIR_PL]
static const uint64_t IOO_RX0_0_RD_RX_BIT_REGS_FIR_PL = 0x8003080010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
//<< [IOO_RX0_0_RD_RX_BIT_REGS_FIR_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a00010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f00010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001400010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001900010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b80010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL = 0x8003780110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A = 49;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A_LEN = 7;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B = 57;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B_LEN = 7;
//<< [IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL4_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL = 0x8003600110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
//<< [IOO_RX0_0_RD_1_RX_BIT_REGS_CNTLX1_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL = 0x8003280110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_EN = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_DIR = 49;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL_COARSE_MODE_EN = 50;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL_COARSE_UNLOCK_EN = 51;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL_LOCK_INVALID_EN = 52;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL_LOCK_RATIO = 53;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL_LOCK_RATIO_LEN = 10;
//<< [IOO_RX0_0_RD_1_RX_BIT_REGS_MODE2_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL = 0x8003a80110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL_LEN = 12;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_RO_SIGNAL = 60;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_B_RO_SIGNAL = 61;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL_ERR_TRAPPED_RO_SIGNAL = 62;
//<< [IOO_RX0_0_RD_1_RX_BIT_REGS_STAT4_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002180110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002680110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL18_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL18_PL = 0x8000900110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL18_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL = 0x8000280110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL5_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL = 0x8003700210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_IORESET = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_IODOM_IORESET = 49;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_A = 50;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_B = 51;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_A = 52;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_B = 53;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_BERPL_PRBS_SEED_MODE = 54;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_EN = 55;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK = 57;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK_LEN = 4;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR = 61;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR_LEN = 3;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL3_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_MODE5_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE5_PL = 0x8003400210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE_LEN = 7;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_MODE5_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_STAT3_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT3_PL = 0x8003a00210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_STAT3_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001180210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001680210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b80210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d80210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002280210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002780210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002900210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL = 0x8003e80310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX_LEN = 4;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE = 52;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL_MARGIN = 57;
//<< [IOO_RX0_0_RD_3_RX_BIT_REGS_MODE9_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f00310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002400310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c80310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTLX9_PL = 0x8000480310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTLX9_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a80410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f80410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001480410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001980410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b00410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
// iohs/reg00056.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL = 0x8000500410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL10_PL]
// iohs/reg00057.H

//>> [IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL = 0x8003800510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 54;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 55;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL = 61;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL = 62;
//<< [IOO_RX0_0_RD_5_RX_BIT_REGS_CNTLX5_PL]
// iohs/reg00057.H

//>> [IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL = 0x8003500510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL_LEN = 2;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO = 50;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO_LEN = 10;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL_SAVE_EN_DL_CLK_CONTROL = 61;
//<< [IOO_RX0_0_RD_5_RX_BIT_REGS_MODE7_PL]
// iohs/reg00057.H

//>> [IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL = 0x8003900510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_B_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL = 53;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_LOCKED_A_RO_SIGNAL = 54;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_LOCKED_B_RO_SIGNAL = 55;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_A_STICKY_RO_SIGNAL = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_B_STICKY_RO_SIGNAL = 57;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL = 58;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL = 59;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL_SIGNAL_DETECT_OUT_RO = 60;
//<< [IOO_RX0_0_RD_5_RX_BIT_REGS_STAT1_PL]
// iohs/reg00057.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d00510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
// iohs/reg00057.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002100510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
// iohs/reg00057.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002600510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
// iohs/reg00057.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL16_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL16_PL = 0x8000800510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL16_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL = 0x8003700610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_IORESET = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_IODOM_IORESET = 49;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_A = 50;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_B = 51;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_A = 52;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_B = 53;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_BERPL_PRBS_SEED_MODE = 54;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_EN = 55;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK = 57;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK_LEN = 4;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR = 61;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR_LEN = 3;
//<< [IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL3_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_0_RX_BIT_REGS_MODE5_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE5_PL = 0x8003400610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE_LEN = 7;
//<< [IOO_RX0_1_RD_0_RX_BIT_REGS_MODE5_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_0_RX_BIT_REGS_STAT3_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT3_PL = 0x8003a00610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_1_RD_0_RX_BIT_REGS_STAT3_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e00610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002300610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL18_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL18_PL = 0x8000900610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL18_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL]
static const uint64_t IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL = 0x8003e80710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX = 48;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE = 52;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL_MARGIN = 57;
//<< [IOO_RX0_1_RD_RX_BIT_REGS_MODE9_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d80710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001280710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001780710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c80710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002800710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d00710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL = 0x8000280710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_CNTL5_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_MASK_PL = 0x8003100810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
//<< [IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000980810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e80810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001380810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001880810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c80810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002080810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002580810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTLX9_PL = 0x8000480810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTLX9_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL = 0x8003781110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A = 49;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A_LEN = 7;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B = 57;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B_LEN = 7;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL4_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL = 0x8003281110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_EN = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_DIR = 49;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL_COARSE_MODE_EN = 50;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL_COARSE_UNLOCK_EN = 51;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL_LOCK_INVALID_EN = 52;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL_LOCK_RATIO = 53;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL_LOCK_RATIO_LEN = 10;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_MODE2_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL = 0x8003a81110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL_LEN = 12;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_RO_SIGNAL = 60;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_B_RO_SIGNAL = 61;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL_ERR_TRAPPED_RO_SIGNAL = 62;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_STAT4_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b01110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001001110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001501110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a01110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a81110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL = 0x8003881010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL_LEN = 2;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_A = 50;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_B = 51;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_A = 52;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_B = 53;
//<< [IOO_RX0_1_RD_4_RX_BIT_REGS_CNTL6_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_4_RX_BIT_REGS_STAT6_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT6_PL = 0x8003b81010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_1_RD_4_RX_BIT_REGS_STAT6_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003181010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
//<< [IOO_RX0_1_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e81010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002381010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL16_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL16_PL = 0x8000801010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL16_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_5_RX_BIT_REGS_FIR_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_BIT_REGS_FIR_PL = 0x8003080f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
//<< [IOO_RX0_1_RD_5_RX_BIT_REGS_FIR_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001200f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001700f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c00f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002880f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
// iohs/reg00057.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL = 0x8000500f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL10_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002180e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002680e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL = 0x8003500d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL_LEN = 2;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO = 50;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO_LEN = 10;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL_SAVE_EN_DL_CLK_CONTROL = 61;
//<< [IOO_RX0_2_RD_1_RX_BIT_REGS_MODE7_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL = 0x8003900d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_B_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL = 53;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_LOCKED_A_RO_SIGNAL = 54;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_LOCKED_B_RO_SIGNAL = 55;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_A_STICKY_RO_SIGNAL = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_B_STICKY_RO_SIGNAL = 57;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL = 58;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL = 59;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL_SIGNAL_DETECT_OUT_RO = 60;
//<< [IOO_RX0_2_RD_1_RX_BIT_REGS_STAT1_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a00d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f00d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001400d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001900d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b80d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL14_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL14_PL = 0x8000700d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL14_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL = 0x8003880c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL = 48;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL_LEN = 2;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_A = 50;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_B = 51;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_A = 52;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_B = 53;
//<< [IOO_RX0_2_RD_RX_BIT_REGS_CNTL6_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_RX_BIT_REGS_STAT6_PL]
static const uint64_t IOO_RX0_2_RD_RX_BIT_REGS_STAT6_PL = 0x8003b80c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_2_RD_RX_BIT_REGS_STAT6_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f00c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002400c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c80c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_CNTL15_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL15_PL = 0x8000780c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_CNTL15_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_CNTL1_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL1_PL = 0x8000080c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_CNTL1_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL = 0x8003800b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 54;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 55;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL = 61;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL = 62;
//<< [IOO_RX0_2_RD_3_RX_BIT_REGS_CNTLX5_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001180b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001680b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b80b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d80b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002280b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002780b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002900b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL = 0x8000680b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL13_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL4_PL = 0x8000200b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL4_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000000b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003180a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
//<< [IOO_RX0_2_RD_4_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d00a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002100a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002600a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL = 0x8000380a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL = 55;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL_LEN = 3;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC = 58;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC_LEN = 3;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC = 61;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC_LEN = 2;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL7_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL = 0x8003780910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A = 49;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A_LEN = 7;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B = 57;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B_LEN = 7;
//<< [IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL4_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL = 0x8003280910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_EN = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_DIR = 49;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL_COARSE_MODE_EN = 50;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL_COARSE_UNLOCK_EN = 51;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL_LOCK_INVALID_EN = 52;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL_LOCK_RATIO = 53;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL_LOCK_RATIO_LEN = 10;
//<< [IOO_RX0_2_RD_5_RX_BIT_REGS_MODE2_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL = 0x8003a80910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL_LEN = 12;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_RO_SIGNAL = 60;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_B_RO_SIGNAL = 61;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL_ERR_TRAPPED_RO_SIGNAL = 62;
//<< [IOO_RX0_2_RD_5_RX_BIT_REGS_STAT4_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a80910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f80910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001480910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001980910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b00910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
// iohs/reg00058.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL = 0x8000100910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL2_PL]
// iohs/reg00058.H

//>> [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL4_PG]
static const uint64_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL4_PG = 0x800cdc0010012c3full;

static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL4_PG_TX_PSAVE_FENCE_STS_IO_DL_16_23 = 48;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL4_PG_TX_PSAVE_FENCE_STS_IO_DL_16_23_LEN = 8;
//<< [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL4_PG]
// iohs/reg00058.H

//>> [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT4_PG]
static const uint64_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT4_PG = 0x800d5c0010012c3full;

static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT4_PG_TX_PSAVE_STS_PHY_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT4_PG_TX_PSAVE_STS_PHY_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT4_PG]
// iohs/reg00058.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL11_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL11_PL = 0x8004840110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL11_PL]
// iohs/reg00058.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL = 0x8004340110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL1G_PL]
// iohs/reg00058.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL21_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL21_PL = 0x8004d40110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL21_PL]
// iohs/reg00058.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL2_PL = 0x80043c0110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL2_PL]
// iohs/reg00058.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_STAT2_PL = 0x80052c0110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_STAT2_PL]
// iohs/reg00058.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL = 0x8004b40210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL17_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL6_PL = 0x80045c0210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL6_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL10_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL10_PL = 0x80047c0410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL10_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL20_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL20_PL = 0x8004cc0410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL20_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL30_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL30_PL = 0x80051c0410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL30_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL5_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL5_PL = 0x8004540410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL5_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004140410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL = 0x80042c0410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_MODE3_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL8_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL8_PL = 0x80046c0510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL8_PL]
// iohs/reg00059.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_MASK_PL = 0x80040c0510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL = 0x8005240610012c3full;

static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL = 50;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL_LEN = 2;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL_TDR_CAPT_VAL_RO_SIGNAL = 63;
//<< [IOO_TX0_1_DD_0_TX_BIT_REGS_STAT1_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_TX_BIT_REGS_CNTL10_PL]
static const uint64_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL10_PL = 0x80047c0710012c3full;

static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_1_DD_TX_BIT_REGS_CNTL10_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_TX_BIT_REGS_CNTL20_PL]
static const uint64_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL20_PL = 0x8004cc0710012c3full;

static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_TX_BIT_REGS_CNTL20_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_TX_BIT_REGS_CNTL30_PL]
static const uint64_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL30_PL = 0x80051c0710012c3full;

static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
//<< [IOO_TX0_1_DD_TX_BIT_REGS_CNTL30_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL = 0x8004ac0810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL16_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL26_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL26_PL = 0x8004fc0810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL26_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL8_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL8_PL = 0x80046c0810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL8_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL5_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL5_PL = 0x8004541110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL5_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL = 0x80042c1110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_MODE3_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL11_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL11_PL = 0x8004841010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL11_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL = 0x8004341010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL1G_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL21_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL21_PL = 0x8004d41010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL21_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_FIR_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_FIR_PL = 0x8004041010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL_LEN = 2;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_FIR_PL]
// iohs/reg00059.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL6_PL = 0x80045c0f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL6_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL22_PL]
static const uint64_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL22_PL = 0x8004dc0e10012c3full;

static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL22_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL22_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL22_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL22_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL22_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL18_PL]
static const uint64_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL18_PL = 0x8004bc0d10012c3full;

static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN = 48;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN_LEN = 16;
//<< [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL18_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL9_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL9_PL = 0x8004740c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL9_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_FIR_MASK_PL = 0x80040c0c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL = 0x80049c0b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL14_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL24_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL24_PL = 0x8004ec0b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL24_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL4_PL = 0x80044c0b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL4_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL4_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL4_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL4_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL4_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_PL = 0x8004040b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL_LEN = 2;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_FIR_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL = 0x8004240b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY_LEN = 3;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_CLK_DISABLE = 56;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL_RXCAL = 57;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL = 58;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_HOLD = 61;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_MODE2_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL19_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL19_PL = 0x8004c40a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL19_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL29_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL29_PL = 0x8005140a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL29_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL23_PL]
static const uint64_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL23_PL = 0x8004e40910012c3full;

static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL23_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL7_PL = 0x8004640910012c3full;

static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL7_PL]
// iohs/reg00059.H

//>> [IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL = 0x80041c0910012c3full;

static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 48;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 49;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 51;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 52;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 53;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 54;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 55;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
//<< [IOO_TX0_2_DD_5_TX_BIT_REGS_MODE1_PL]
// iohs/reg00059.H

//>> [PRIMARY_ADDRESS_REG]
static const uint64_t PRIMARY_ADDRESS_REG = 0x180f0000ull;

static const uint32_t PRIMARY_ADDRESS_REG_PRIMARY_ADDRESS = 0;
static const uint32_t PRIMARY_ADDRESS_REG_PRIMARY_ADDRESS_LEN = 6;
//<< [PRIMARY_ADDRESS_REG]
// iohs/reg00059.H

//>> [REGS_PRX1_DLR_APSR]
static const uint64_t REGS_PRX1_DLR_APSR = 0x1801103dull;

static const uint32_t REGS_PRX1_DLR_APSR_LINK_POPULATED = 0;
static const uint32_t REGS_PRX1_DLR_APSR_LINK_TYPE = 1;
static const uint32_t REGS_PRX1_DLR_APSR_LINK_TYPE_LEN = 3;
static const uint32_t REGS_PRX1_DLR_APSR_LINK_INFO = 4;
static const uint32_t REGS_PRX1_DLR_APSR_LINK_INFO_LEN = 6;
static const uint32_t REGS_PRX1_DLR_APSR_DL_ENABLE = 10;
static const uint32_t REGS_PRX1_DLR_APSR_FREEZE_PROXY = 11;
static const uint32_t REGS_PRX1_DLR_APSR_ACTIVITY_SAMPLE = 12;
static const uint32_t REGS_PRX1_DLR_APSR_ACTIVITY_SAMPLE_LEN = 8;
static const uint32_t REGS_PRX1_DLR_APSR_BASE_SAMPLE = 20;
static const uint32_t REGS_PRX1_DLR_APSR_BASE_SAMPLE_LEN = 8;
//<< [REGS_PRX1_DLR_APSR]
// iohs/reg00059.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "iohs/reg00056.H"
#include "iohs/reg00057.H"
#include "iohs/reg00058.H"
#include "iohs/reg00059.H"
#endif
#endif
