#ifndef __MOZART_I2S_H__
#define __MOZART_I2S_H__


#define I2S_MMR_IER				0x00000000
#define I2S_MMR_IRER			0x00000004
#define I2S_MMR_ITER			0x00000008
#define I2S_MMR_CER				0x0000000c
#define I2S_MMR_CCR				0x00000010
#define I2S_MMR_RXFFR			0x00000014
#define I2S_MMR_TXFFR			0x00000018
#define I2S_MMR_RER				0x00000028
#define I2S_MMR_TER				0x0000002C
#define I2S_MMR_RCR0			0x00000030
#define I2S_MMR_TCR0			0x00000034
#define I2S_MMR_ISR				0x00000038
#define I2S_MMR_IMR				0x0000003C
#define I2S_MMR_ROR				0x00000040
#define I2S_MMR_TOR				0x00000044
#define I2S_MMR_RFCR			0x00000048
#define I2S_MMR_TFCR			0x0000004C
#define I2S_MMR_RFF0			0x00000050
#define I2S_MMR_TFF0			0x00000054
#define I2S_MMR_RXDMA			0x000001C0
#define I2S_MMR_RRXDMA			0x000001C4
#define I2S_MMR_TXDMA			0x000001C8
#define I2S_MMR_RTXDMA			0x000001CC
#define I2S_MMR_COMP_PARAM_2	0x000001F0
#define I2S_MMR_COMP_PARAM_1	0x000001F4
#define I2S_MMR_COMP_VERSION	0x000001F8
#define I2S_MMR_COMP_TYPE		0x000001FC
#define I2S_MMR_LRBR0           0x00000020
#define I2S_MMR_LTHR0           I2S_MMR_LRBR0
#define I2S_MMR_RRBR0           0x00000024
#define I2S_MMR_RTHR0           I2S_MMR_RRBR0 

#define I2S0_BASE_ADDR VPL_I2S_0_MMR_BASE
#define I2S1_BASE_ADDR VPL_I2S_1_MMR_BASE
#define I2S2_BASE_ADDR VPL_I2S_2_MMR_BASE
#define I2S3_BASE_ADDR VPL_I2S_3_MMR_BASE
#define I2S4_BASE_ADDR VPL_I2S_4_MMR_BASE

//static unsigned long I2S_BASE_ARRAY[] = {I2S0_BASE_ADDR, I2S1_BASE_ADDR, I2S2_BASE_ADDR, I2S3_BASE_ADDR, I2S4_BASE_ADDR} ;

#endif
