\hypertarget{struct_d_m_a_m_u_x___channel_status___type_def}{}\doxysection{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a_m_u_x___channel_status___type_def}\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0}{CFR}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0}\label{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0}} 
\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CFR@{CFR}}
\index{CFR@{CFR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFR}{CFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def\+::\+CFR}

DMA Channel Clear Flag Register Address offset\+: 0x0084 ~\newline
 \mbox{\Hypertarget{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc}\label{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc}} 
\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def\+::\+CSR}

DMA Channel Status Register Address offset\+: 0x0080 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
