[2025-09-16 21:50:38] START suite=cs trace=classification_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3143023 heartbeat IPC: 3.182 cumulative IPC: 3.182 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5608741 cumulative IPC: 3.566 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5608741 cumulative IPC: 3.566 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5608742 heartbeat IPC: 4.056 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 13500391 heartbeat IPC: 1.267 cumulative IPC: 1.267 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 22435003 heartbeat IPC: 1.119 cumulative IPC: 1.189 (Simulation time: 00 hr 02 min 50 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 32358482 heartbeat IPC: 1.008 cumulative IPC: 1.122 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 43918254 heartbeat IPC: 0.8651 cumulative IPC: 1.044 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 56954039 heartbeat IPC: 0.7671 cumulative IPC: 0.9738 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 70469813 heartbeat IPC: 0.7399 cumulative IPC: 0.9251 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 84349457 heartbeat IPC: 0.7205 cumulative IPC: 0.889 (Simulation time: 00 hr 08 min 28 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 98234282 heartbeat IPC: 0.7202 cumulative IPC: 0.8637 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 112815023 heartbeat IPC: 0.6858 cumulative IPC: 0.8395 (Simulation time: 00 hr 11 min 05 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 120137689 cumulative IPC: 0.8324 (Simulation time: 00 hr 12 min 15 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 120137689 cumulative IPC: 0.8324 (Simulation time: 00 hr 12 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8324 instructions: 100000000 cycles: 120137689
CPU 0 Branch Prediction Accuracy: 99.88% MPKI: 0.00323 Average ROB Occupancy at Mispredict: 4.073e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00117
BRANCH_INDIRECT: 0.00194
BRANCH_CONDITIONAL: 0.00012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 406545
LQ_STALL: 4876
SQ_STALL: 115765


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 191.54889
REPLAY_LOAD: 89.063515
NON_REPLAY_LOAD: 13.276667

== Total ==
ADDR_TRANS: 60721
REPLAY_LOAD: 60296
NON_REPLAY_LOAD: 285528

== Counts ==
ADDR_TRANS: 317
REPLAY_LOAD: 677
NON_REPLAY_LOAD: 21506

cpu0->cpu0_STLB TOTAL        ACCESS:     672390 HIT:     485398 MISS:     186992 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     672390 HIT:     485398 MISS:     186992 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1210395 HIT:     339988 MISS:     870407 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     692005 HIT:     162733 MISS:     529272 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      44977 HIT:      23290 MISS:      21687 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      59747 HIT:      59378 MISS:        369 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     413666 HIT:      94587 MISS:     319079 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 51.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6613927 HIT:    6598215 MISS:      15712 MSHR_MERGE:       5379
cpu0->cpu0_L1I LOAD         ACCESS:    6613927 HIT:    6598215 MISS:      15712 MSHR_MERGE:       5379
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 88.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11328105 HIT:    9847326 MISS:    1480779 MSHR_MERGE:     340463
cpu0->cpu0_L1D LOAD         ACCESS:    9205066 HIT:    8326094 MISS:     878972 MSHR_MERGE:     197300
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1685079 HIT:    1497266 MISS:     187813 MSHR_MERGE:     142835
cpu0->cpu0_L1D TRANSLATION  ACCESS:     437960 HIT:      23966 MISS:     413994 MSHR_MERGE:        328
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 46.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5442524 HIT:    5439386 MISS:       3138 MSHR_MERGE:       1902
cpu0->cpu0_ITLB LOAD         ACCESS:    5442524 HIT:    5439386 MISS:       3138 MSHR_MERGE:       1902
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 156.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10828544 HIT:    9981546 MISS:     846998 MSHR_MERGE:     175844
cpu0->cpu0_DTLB LOAD         ACCESS:   10828544 HIT:    9981546 MISS:     846998 MSHR_MERGE:     175844
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 35.36 cycles
cpu0->LLC TOTAL        ACCESS:     901472 HIT:     641678 MISS:     259794 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     529272 HIT:     372667 MISS:     156605 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      21687 HIT:        770 MISS:      20917 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      31434 HIT:      31374 MISS:         60 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     319079 HIT:     236867 MISS:      82212 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6581
  ROW_BUFFER_MISS:     253146
  AVG DBUS CONGESTED CYCLE: 7.283
Channel 0 WQ ROW_BUFFER_HIT:       5382
  ROW_BUFFER_MISS:      24623
  FULL:          0
Channel 0 REFRESHES ISSUED:      10011

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       410553        48660        82509        23238
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1010         8463        30910        13060
  STLB miss resolved @ L2C                0         3235        28786        89462        33207
  STLB miss resolved @ LLC                0         2962        32114       190858        54587
  STLB miss resolved @ MEM                0          601         5219        56267        49272

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                468           30          376          189          483
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            1            1           57          149
  STLB miss resolved @ L2C                4            3            2           13           29
  STLB miss resolved @ LLC               10            2            4          246          144
  STLB miss resolved @ MEM               25            4           10          265          959
[2025-09-16 22:02:54] END   suite=cs trace=classification_phase2_core1 (rc=0)
