INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_5_gtye4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtye4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gtye4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtwizard_gtye4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gtwizard_gtye4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_cxs_remap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_cxs_remap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_16k_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_16k_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_32k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_4k_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_4k_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_msix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_msix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_rep_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_rep_int
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram_tph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram_tph
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_phy_ff_chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_phy_ff_chain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_phy_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_phy_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_cdr_ctrl_on_eidle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_cdr_ctrl_on_eidle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_receiver_detect_rxterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_receiver_detect_rxterm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_gt_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_gt_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pl_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_pl_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_vf_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_vf_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_vf_decode_attr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_vf_decode_attr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_seqnum_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_seqnum_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_sys_clk_gen_ps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pcie4c_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip_pcie4c_uscale_core_top
INFO: [VRFC 10-2458] undeclared symbol ccix_optimized_tlp_tx_and_rx_enable_i, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie4c_ip_pcie4c_uscale_core_top.v:2175]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_0/sim/xdma_0_pcie4c_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie4c_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_1/sim/xdma_v4_1_2_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/ip_2/sim/xdma_v4_1_2_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_2_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:309]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:310]
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4226]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4227]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4685]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.srcs/sources_1/ip/xdma_0/sim/xdma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/pcie_4_c_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_4_c_rp
INFO: [VRFC 10-2458] undeclared symbol cfg_ltr_enable, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/pcie_4_c_rp.v:1626]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/usp_pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xdma_app.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie4_uscale_rp
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_read_received, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:480]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_write_received, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:481]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_register_number, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:482]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_function_number, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:483]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_write_data, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:484]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_write_byte_enable, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:485]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_read_data, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:486]
INFO: [VRFC 10-2458] undeclared symbol cfg_ext_read_data_valid, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v:487]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xp4c_usp_smsw_model_core_top
INFO: [VRFC 10-2458] undeclared symbol mcap_rst_b, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v:3023]
INFO: [VRFC 10-2458] undeclared symbol mcap_rst_b, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v:4413]
INFO: [VRFC 10-2458] undeclared symbol mcap_rst_b, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xp4c_usp_smsw_model_core_top.v:4757]
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_phy_top
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_wrapper
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_cdr_ctrl_on_eidle
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_gt_channel
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_gt_common
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_clk
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_rst
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_rxeq
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_phy_txeq
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_gt_receiver_detect_rxterm
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_sync_cell
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_sync
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_sys_clk_gen_ps
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_init_ctrl
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_pipe
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_ccix_rx_fifo_bram
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_pl_eq
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_seqnum_fifo
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_vf_decode
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_model_tl_rx_ccix_fifo
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_phy_ff_chain
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_phy_pipeline
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_16k_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_16k
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_32k
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_4k_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_msix
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_rep_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_rep
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_bram_tph
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_intfc_int
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_async_fifo
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cc_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cc_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cq_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_cq_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rc_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rc_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rq_intfc
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_rq_output_mux
INFO: [VRFC 10-311] analyzing module xp4_usp_smsw_512b_sync_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2458] undeclared symbol m_axi_rlast, assumed default net type wire [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv:259]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/imports/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
