
*** Running vivado
    with args -log VGA_RGB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_RGB.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VGA_RGB.tcl -notrace
Command: synth_design -top VGA_RGB -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 408.965 ; gain = 96.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_RGB' [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_RGB.vhd:22]
INFO: [Synth 8-3491] module 'CLK_DIVIDER' declared at 'E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/CLK_DIVIDER.vhd:25' bound to instance 'UUT_CLK' of component 'CLK_DIVIDER' [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_RGB.vhd:48]
INFO: [Synth 8-638] synthesizing module 'CLK_DIVIDER' [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/CLK_DIVIDER.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'CLK_DIVIDER' (1#1) [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/CLK_DIVIDER.vhd:31]
INFO: [Synth 8-3491] module 'VGA_COUNTER' declared at 'E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_COUNTER.vhd:10' bound to instance 'UUT_COUNTER' of component 'VGA_COUNTER' [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_RGB.vhd:52]
INFO: [Synth 8-638] synthesizing module 'VGA_COUNTER' [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_COUNTER.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'VGA_COUNTER' (2#1) [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_COUNTER.vhd:23]
WARNING: [Synth 8-614] signal 'VIDEO_EN' is read in the process but is not in the sensitivity list [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_RGB.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'VGA_RGB' (3#1) [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/sources_1/new/VGA_RGB.vhd:22]
WARNING: [Synth 8-3917] design VGA_RGB has port RED[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port RED[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port RED[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port RED[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 464.379 ; gain = 151.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 464.379 ; gain = 151.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 464.379 ; gain = 151.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/constrs_1/new/TEST_V1.xdc]
Finished Parsing XDC File [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/constrs_1/new/TEST_V1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.srcs/constrs_1/new/TEST_V1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_RGB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_RGB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 807.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 807.301 ; gain = 494.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 807.301 ; gain = 494.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 807.301 ; gain = 494.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 807.301 ; gain = 494.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLK_DIVIDER 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VGA_COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design VGA_RGB has port RED[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port RED[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port RED[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port RED[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_RGB has port BLUE[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 807.301 ; gain = 494.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 820.738 ; gain = 508.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 820.812 ; gain = 508.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |     6|
|4     |LUT3 |     7|
|5     |LUT4 |     6|
|6     |LUT5 |     8|
|7     |LUT6 |    13|
|8     |FDRE |    24|
|9     |IBUF |     1|
|10    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |    84|
|2     |  UUT_CLK     |CLK_DIVIDER |     4|
|3     |  UUT_COUNTER |VGA_COUNTER |    64|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 840.387 ; gain = 185.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 840.387 ; gain = 527.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 843.598 ; gain = 544.184
INFO: [Common 17-1381] The checkpoint 'E:/Tai Lieu/2020.1/VIVADO/FILE/VGA_V4/VGA_V4.runs/synth_1/VGA_RGB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_RGB_utilization_synth.rpt -pb VGA_RGB_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 843.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 00:22:10 2020...
