--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml I2Disp.twx I2Disp.ncd -o I2Disp.twr I2Disp.pcf -ucf
I2Disp.ucf

Design file:              I2Disp.ncd
Physical constraint file: I2Disp.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4363 paths analyzed, 435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.814ns.
--------------------------------------------------------------------------------

Paths for end point M2/rst_counter_3 (SLICE_X104Y6.C2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_2 (FF)
  Destination:          M2/rst_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.774 - 0.744)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_2 to M2/rst_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y47.BQ      Tcko                  0.308   M2/sw_temp<3>
                                                       M2/sw_temp_2
    SLICE_X100Y44.A2     net (fanout=1)        0.809   M2/sw_temp<2>
    SLICE_X100Y44.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X104Y6.C2      net (fanout=44)       2.153   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X104Y6.CLK     Tas                  -0.020   M2/rst_counter<3>
                                                       M2/rst_counter_3_rstpot
                                                       M2/rst_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.847ns logic, 2.962ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_5 (FF)
  Destination:          M2/rst_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.774 - 0.745)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_5 to M2/rst_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y47.DQ      Tcko                  0.308   M2/sw_temp<5>
                                                       M2/sw_temp_5
    SLICE_X100Y44.B1     net (fanout=1)        0.685   M2/sw_temp<5>
    SLICE_X100Y44.COUT   Topcyb                0.377   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<1>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X104Y6.C2      net (fanout=44)       2.153   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X104Y6.CLK     Tas                  -0.020   M2/rst_counter<3>
                                                       M2/rst_counter_3_rstpot
                                                       M2/rst_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (0.858ns logic, 2.838ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_1 (FF)
  Destination:          M2/rst_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 3)
  Clock Path Skew:      0.152ns (1.479 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_1 to M2/rst_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y50.DQ      Tcko                  0.308   M2/sw_temp<1>
                                                       M2/sw_temp_1
    SLICE_X100Y44.A3     net (fanout=1)        0.750   M2/sw_temp<1>
    SLICE_X100Y44.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X104Y6.C2      net (fanout=44)       2.153   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X104Y6.CLK     Tas                  -0.020   M2/rst_counter<3>
                                                       M2/rst_counter_3_rstpot
                                                       M2/rst_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (0.847ns logic, 2.903ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point M2/SW_OK_14 (SLICE_X93Y45.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_2 (FF)
  Destination:          M2/SW_OK_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.136 - 0.159)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_2 to M2/SW_OK_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y47.BQ      Tcko                  0.308   M2/sw_temp<3>
                                                       M2/sw_temp_2
    SLICE_X100Y44.A2     net (fanout=1)        0.809   M2/sw_temp<2>
    SLICE_X100Y44.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X87Y39.D5      net (fanout=44)       0.922   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X87Y39.D       Tilo                  0.053   M2/_n0082_inv1_cepot_cepot
                                                       M2/_n0082_inv1_cepot_cepot_INV_0
    SLICE_X93Y45.CE      net (fanout=4)        0.836   M2/_n0082_inv1_cepot_cepot
    SLICE_X93Y45.CLK     Tceck                 0.244   M2/SW_OK<15>
                                                       M2/SW_OK_14
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.164ns logic, 2.567ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_5 (FF)
  Destination:          M2/SW_OK_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_5 to M2/SW_OK_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y47.DQ      Tcko                  0.308   M2/sw_temp<5>
                                                       M2/sw_temp_5
    SLICE_X100Y44.B1     net (fanout=1)        0.685   M2/sw_temp<5>
    SLICE_X100Y44.COUT   Topcyb                0.377   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<1>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X87Y39.D5      net (fanout=44)       0.922   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X87Y39.D       Tilo                  0.053   M2/_n0082_inv1_cepot_cepot
                                                       M2/_n0082_inv1_cepot_cepot_INV_0
    SLICE_X93Y45.CE      net (fanout=4)        0.836   M2/_n0082_inv1_cepot_cepot
    SLICE_X93Y45.CLK     Tceck                 0.244   M2/SW_OK<15>
                                                       M2/SW_OK_14
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.175ns logic, 2.443ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_1 (FF)
  Destination:          M2/SW_OK_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.093ns (1.420 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_1 to M2/SW_OK_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y50.DQ      Tcko                  0.308   M2/sw_temp<1>
                                                       M2/sw_temp_1
    SLICE_X100Y44.A3     net (fanout=1)        0.750   M2/sw_temp<1>
    SLICE_X100Y44.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X87Y39.D5      net (fanout=44)       0.922   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X87Y39.D       Tilo                  0.053   M2/_n0082_inv1_cepot_cepot
                                                       M2/_n0082_inv1_cepot_cepot_INV_0
    SLICE_X93Y45.CE      net (fanout=4)        0.836   M2/_n0082_inv1_cepot_cepot
    SLICE_X93Y45.CLK     Tceck                 0.244   M2/SW_OK<15>
                                                       M2/SW_OK_14
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.164ns logic, 2.508ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point M2/SW_OK_15 (SLICE_X93Y45.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_2 (FF)
  Destination:          M2/SW_OK_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.136 - 0.159)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_2 to M2/SW_OK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y47.BQ      Tcko                  0.308   M2/sw_temp<3>
                                                       M2/sw_temp_2
    SLICE_X100Y44.A2     net (fanout=1)        0.809   M2/sw_temp<2>
    SLICE_X100Y44.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X87Y39.D5      net (fanout=44)       0.922   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X87Y39.D       Tilo                  0.053   M2/_n0082_inv1_cepot_cepot
                                                       M2/_n0082_inv1_cepot_cepot_INV_0
    SLICE_X93Y45.CE      net (fanout=4)        0.836   M2/_n0082_inv1_cepot_cepot
    SLICE_X93Y45.CLK     Tceck                 0.244   M2/SW_OK<15>
                                                       M2/SW_OK_15
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.164ns logic, 2.567ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_5 (FF)
  Destination:          M2/SW_OK_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_5 to M2/SW_OK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y47.DQ      Tcko                  0.308   M2/sw_temp<5>
                                                       M2/sw_temp_5
    SLICE_X100Y44.B1     net (fanout=1)        0.685   M2/sw_temp<5>
    SLICE_X100Y44.COUT   Topcyb                0.377   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<1>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X87Y39.D5      net (fanout=44)       0.922   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X87Y39.D       Tilo                  0.053   M2/_n0082_inv1_cepot_cepot
                                                       M2/_n0082_inv1_cepot_cepot_INV_0
    SLICE_X93Y45.CE      net (fanout=4)        0.836   M2/_n0082_inv1_cepot_cepot
    SLICE_X93Y45.CLK     Tceck                 0.244   M2/SW_OK<15>
                                                       M2/SW_OK_15
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.175ns logic, 2.443ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_1 (FF)
  Destination:          M2/SW_OK_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.093ns (1.420 - 1.327)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_1 to M2/SW_OK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y50.DQ      Tcko                  0.308   M2/sw_temp<1>
                                                       M2/sw_temp_1
    SLICE_X100Y44.A3     net (fanout=1)        0.750   M2/sw_temp<1>
    SLICE_X100Y44.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X100Y45.BMUX   Tcinb                 0.193   M2/btn_temp[4]_sw_temp[15]_OR_20_o
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X87Y39.D5      net (fanout=44)       0.922   M2/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X87Y39.D       Tilo                  0.053   M2/_n0082_inv1_cepot_cepot
                                                       M2/_n0082_inv1_cepot_cepot_INV_0
    SLICE_X93Y45.CE      net (fanout=4)        0.836   M2/_n0082_inv1_cepot_cepot
    SLICE_X93Y45.CLK     Tceck                 0.244   M2/SW_OK<15>
                                                       M2/SW_OK_15
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.164ns logic, 2.508ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M2/counter_0 (SLICE_X93Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/counter_0 (FF)
  Destination:          M2/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/counter_0 to M2/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y34.AQ      Tcko                  0.100   M2/counter<3>
                                                       M2/counter_0
    SLICE_X93Y34.A6      net (fanout=2)        0.109   M2/counter<0>
    SLICE_X93Y34.CLK     Tah         (-Th)     0.032   M2/counter<3>
                                                       M2/counter_0_rstpot
                                                       M2/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.068ns logic, 0.109ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point M2/counter_3 (SLICE_X93Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/counter_3 (FF)
  Destination:          M2/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/counter_3 to M2/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y34.DQ      Tcko                  0.100   M2/counter<3>
                                                       M2/counter_3
    SLICE_X93Y34.D3      net (fanout=2)        0.141   M2/counter<3>
    SLICE_X93Y34.CLK     Tah         (-Th)     0.033   M2/counter<3>
                                                       M2/counter_3_rstpot
                                                       M2/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.067ns logic, 0.141ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point M2/counter_4 (SLICE_X93Y35.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/counter_4 (FF)
  Destination:          M2/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/counter_4 to M2/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y35.AQ      Tcko                  0.100   M2/counter<7>
                                                       M2/counter_4
    SLICE_X93Y35.A3      net (fanout=2)        0.140   M2/counter<4>
    SLICE_X93Y35.CLK     Tah         (-Th)     0.032   M2/counter<7>
                                                       M2/counter_4_rstpot
                                                       M2/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.068ns logic, 0.140ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X70Y59.SR
  Clock network: M2/rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X70Y59.SR
  Clock network: M2/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.814|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4363 paths, 0 nets, and 702 connections

Design statistics:
   Minimum period:   3.814ns{1}   (Maximum frequency: 262.192MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 16 10:50:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 477 MB



