INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_7/project_7.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [C:/Users/wingk/Desktop/Vivado/project_7/project_7.srcs/sources_1/new/dff.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_7/project_7.srcs/sim_1/new/dff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wingk/Desktop/Vivado/project_7/project_7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
