{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548750563832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548750563848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 29 17:29:23 2019 " "Processing started: Tue Jan 29 17:29:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548750563848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548750563848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L19_BCD_Decorder -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off L19_BCD_Decorder -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548750563848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548750565858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548750565858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548750581760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548750581760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decorder.v 6 6 " "Found 6 design units, including 6 entities, in source file bcd_decorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_bcd_decorder " "Found entity 1: m_bcd_decorder" {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548750581760 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_bcd_table_l " "Found entity 2: m_bcd_table_l" {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548750581760 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_bcd_table_h " "Found entity 3: m_bcd_table_h" {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548750581760 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_bcd_add " "Found entity 4: m_bcd_add" {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548750581760 ""} { "Info" "ISGN_ENTITY_NAME" "5 m_bcd_add4 " "Found entity 5: m_bcd_add4" {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548750581760 ""} { "Info" "ISGN_ENTITY_NAME" "6 m_seven_segment " "Found entity 6: m_seven_segment" {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548750581760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548750581760 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data_b BCD_Decorder.v(68) " "Verilog HDL error at BCD_Decorder.v(68): object \"data_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1548750581760 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data_b BCD_Decorder.v(69) " "Verilog HDL error at BCD_Decorder.v(69): object \"data_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 69 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1548750581760 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data_b BCD_Decorder.v(70) " "Verilog HDL error at BCD_Decorder.v(70): object \"data_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1548750581760 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_Decorder.v(7) " "Verilog HDL Instantiation warning at BCD_Decorder.v(7): instance has no name" {  } { { "BCD_Decorder.v" "" { Text "C:/MyPrj/L19_BCD_Decorder/BCD_Decorder.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1548750581760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548750581892 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 29 17:29:41 2019 " "Processing ended: Tue Jan 29 17:29:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548750581892 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548750581892 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548750581892 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548750581892 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548750582613 ""}
