#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Feb  7 22:12:37 2020
# Process ID: 4984
# Current directory: C:/Users/11986/Desktop/Dilation_erosion
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8812 C:\Users\11986\Desktop\Dilation_erosion\OV7670_VGA_Dispaly.xpr
# Log file: C:/Users/11986/Desktop/Dilation_erosion/vivado.log
# Journal file: C:/Users/11986/Desktop/Dilation_erosion\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/vivado-library-master/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/vivado-library-master/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.4)' for IP 'rgb2dvi_0' (customized with software release 2019.2) was not found in the IP Catalog. * Current project part 'xc7z020clg400-1' and the part 'xc7z010clg400-1' used to customize the IP 'rgb2dvi_0' do not match.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 871.363 ; gain = 254.844
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4144] IP run rgb2dvi_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci

Top: ov7670_top
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-2611] redeclaration of ansi port flag is not allowed [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:273]
WARNING: [Synth 8-976] flag has already been declared [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:273]
WARNING: [Synth 8-2654] second declaration of flag ignored [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:273]
INFO: [Synth 8-994] flag is declared here [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port pclk is not allowed [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_n is not allowed [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:44]
WARNING: [Synth 8-976] post_clken has already been declared [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:93]
WARNING: [Synth 8-2654] second declaration of post_clken ignored [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:93]
INFO: [Synth 8-994] post_clken is declared here [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:45]
WARNING: [Synth 8-976] x_min has already been declared [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:103]
WARNING: [Synth 8-2654] second declaration of x_min ignored [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:103]
INFO: [Synth 8-994] x_min is declared here [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:71]
WARNING: [Synth 8-976] x_max has already been declared [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:104]
WARNING: [Synth 8-2654] second declaration of x_max ignored [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:104]
INFO: [Synth 8-994] x_max is declared here [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:72]
WARNING: [Synth 8-976] y_min has already been declared [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:105]
WARNING: [Synth 8-2654] second declaration of y_min ignored [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:105]
INFO: [Synth 8-994] y_min is declared here [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:73]
WARNING: [Synth 8-976] y_max has already been declared [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:106]
WARNING: [Synth 8-2654] second declaration of y_max ignored [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:106]
INFO: [Synth 8-994] y_max is declared here [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1495.520 ; gain = 125.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov7670_top' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (2#1) [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA_Dispay' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/VGA_Display.v:29]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'application' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:23]
WARNING: [Synth 8-6014] Unused sequential element block_en_reg was removed.  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:81]
WARNING: [Synth 8-5788] Register x_loc_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:121]
WARNING: [Synth 8-5788] Register y_loc_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:122]
WARNING: [Synth 8-5788] Register disx_a_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:124]
WARNING: [Synth 8-5788] Register disx_p_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:127]
WARNING: [Synth 8-5788] Register disy_p_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:128]
WARNING: [Synth 8-5788] Register disx_p2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:130]
WARNING: [Synth 8-5788] Register disy_p2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:131]
WARNING: [Synth 8-5788] Register disx_l_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:133]
WARNING: [Synth 8-5788] Register disy_l_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:134]
WARNING: [Synth 8-5788] Register disx_i_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:136]
WARNING: [Synth 8-5788] Register disy_i_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:137]
WARNING: [Synth 8-5788] Register disx_c_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:139]
WARNING: [Synth 8-5788] Register disy_c_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:140]
WARNING: [Synth 8-5788] Register disx_a2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:142]
WARNING: [Synth 8-5788] Register disy_a2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:143]
WARNING: [Synth 8-5788] Register disx_t_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:145]
WARNING: [Synth 8-5788] Register disy_t_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:146]
WARNING: [Synth 8-5788] Register disx_i2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:148]
WARNING: [Synth 8-5788] Register disy_i2_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:149]
WARNING: [Synth 8-5788] Register disx_o_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:151]
WARNING: [Synth 8-5788] Register disy_o_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:152]
WARNING: [Synth 8-5788] Register disx_n_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:155]
WARNING: [Synth 8-5788] Register disy_n_reg in module application is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:156]
WARNING: [Synth 8-3848] Net disy_a in module/entity application does not have driver. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:46]
INFO: [Synth 8-6155] done synthesizing module 'application' (3#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/application.v:23]
INFO: [Synth 8-6157] synthesizing module 'track' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:23]
WARNING: [Synth 8-5788] Register x_loc_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:72]
WARNING: [Synth 8-5788] Register y_loc_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:73]
WARNING: [Synth 8-5788] Register disx_e_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:75]
WARNING: [Synth 8-5788] Register disy_e_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:76]
WARNING: [Synth 8-5788] Register disx_i_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:78]
WARNING: [Synth 8-5788] Register disy_i_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:79]
WARNING: [Synth 8-5788] Register disx_o_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:81]
WARNING: [Synth 8-5788] Register disy_o_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:82]
WARNING: [Synth 8-5788] Register disx_u_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:84]
WARNING: [Synth 8-5788] Register disy_u_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:85]
WARNING: [Synth 8-5788] Register disx_p_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:87]
WARNING: [Synth 8-5788] Register disy_p_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:88]
WARNING: [Synth 8-5788] Register disx_l_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:90]
WARNING: [Synth 8-5788] Register disy_l_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:91]
WARNING: [Synth 8-5788] Register disx_c_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:93]
WARNING: [Synth 8-5788] Register disy_c_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:94]
WARNING: [Synth 8-5788] Register disx_t_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:96]
WARNING: [Synth 8-5788] Register disy_t_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:97]
WARNING: [Synth 8-5788] Register disx_n_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:99]
WARNING: [Synth 8-5788] Register disy_n_reg in module track is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:100]
INFO: [Synth 8-6155] done synthesizing module 'track' (4#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/track.v:23]
INFO: [Synth 8-6157] synthesizing module 'position' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/position.v:23]
	Parameter ROW_CNT bound to: 440 - type: integer 
	Parameter COL_CNT bound to: 280 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element per_frame_clken_r_reg was removed.  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/position.v:190]
WARNING: [Synth 8-6014] Unused sequential element per_frame_href_r_reg was removed.  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/position.v:191]
WARNING: [Synth 8-6014] Unused sequential element per_img_r_reg was removed.  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/position.v:193]
INFO: [Synth 8-6155] done synthesizing module 'position' (5#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/position.v:23]
WARNING: [Synth 8-5788] Register lcd_data_r0_reg in module VGA_Dispay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/VGA_Display.v:337]
WARNING: [Synth 8-5788] Register vga_hsync_reg in module VGA_Dispay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/VGA_Display.v:359]
WARNING: [Synth 8-5788] Register vga_vsync_reg in module VGA_Dispay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/VGA_Display.v:364]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Dispay' (6#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/VGA_Display.v:29]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ov7670_capture' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'Img_Processor' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Median_Filter' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Median_Filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_RAM_3X3' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Shift_RAM_3X3.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shift_RAM_3X3_8bit' [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/Shift_RAM_3X3_8bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Shift_RAM_3X3_8bit' (8#1) [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/Shift_RAM_3X3_8bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Shift_RAM_3X3' (9#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Shift_RAM_3X3.v:23]
INFO: [Synth 8-6157] synthesizing module 'Median_filter_3x3' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Median_Filter_3x3.v:23]
INFO: [Synth 8-6157] synthesizing module 'sort' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Sort.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sort' (10#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Sort.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Median_filter_3x3' (11#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Median_Filter_3x3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Median_Filter' (12#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Median_Filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'dilation' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/dilation.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dilation' (13#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/dilation.v:23]
INFO: [Synth 8-6157] synthesizing module 'erosion' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/erosion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'erosion' (14#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/erosion.v:23]
WARNING: [Synth 8-3848] Net ram_addr in module/entity Img_Processor does not have driver. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:33]
WARNING: [Synth 8-3848] Net x_min in module/entity Img_Processor does not have driver. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:35]
WARNING: [Synth 8-3848] Net x_max in module/entity Img_Processor does not have driver. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:36]
WARNING: [Synth 8-3848] Net y_min in module/entity Img_Processor does not have driver. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:37]
WARNING: [Synth 8-3848] Net y_max in module/entity Img_Processor does not have driver. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:38]
WARNING: [Synth 8-3848] Net points in module/entity Img_Processor does not have driver. [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Img_Processor' (15#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/Img_Processor.v:23]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:62]
WARNING: [Synth 8-6014] Unused sequential element address_next_reg was removed.  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:63]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_capture' (16#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'I2C_AV_Config' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 167 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:104]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config' (17#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller' [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller' (18#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_AV_Config' (19#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/I2C_AV_Config.v:16]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (20#1) [C:/Users/11986/Desktop/Dilation_erosion/.Xil/Vivado-4984-DESKTOP-QCQ218O/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_top' (21#1) [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/new/ov7670_top.v:23]
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_PWDN driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port OV7670_RESET driven by constant 1
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[16]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[15]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[14]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[13]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[12]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[11]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[10]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[1]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port ram_addr[0]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[11]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[10]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[1]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_min[0]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[11]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[10]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[1]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port x_max[0]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[11]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[10]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[1]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_min[0]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[11]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[10]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[1]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port y_max[0]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[15]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[14]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[13]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[12]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[11]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[10]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[1]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port points[0]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[1]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_x[0]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[9]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[8]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[7]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[6]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[5]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[4]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[3]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[2]
WARNING: [Synth 8-3331] design Img_Processor has unconnected port lcd_y[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.910 ; gain = 192.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.910 ; gain = 192.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.910 ; gain = 192.984
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.dcp' for cell 'clock_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'frame_buffer_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.dcp' for cell 'capture/processor/Median_Filter_inst/u_Shift_RAM_3X3/u1_Shift_RAM_3X3_8bit'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1562.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clock_inst/inst/clkin1_ibufg, from the path connected to top-level port: clk_125M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb_to_hdmi/U0'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb_to_hdmi/U0'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock_board.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock_board.xdc] for cell 'clock_inst/inst'
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.xdc] for cell 'clock_inst/inst'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.xdc] for cell 'clock_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/clock/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov7670_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov7670_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc]
Finished Parsing XDC File [C:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/constrs_1/new/OV7670_top.xdc]
Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb_to_hdmi/U0'
Finished Parsing XDC File [c:/Users/11986/Desktop/Dilation_erosion/OV7670_VGA_Dispaly.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb_to_hdmi/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1695.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1736.047 ; gain = 366.121
65 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1736.047 ; gain = 640.480
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 22:42:05 2020...
