// Seed: 2580587512
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    output wor id_4,
    output tri1 id_5
);
  assign id_4 = id_1;
  wire id_7;
  tri1 id_8 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    output wand id_7,
    output wire id_8,
    input wire id_9,
    input wire id_10,
    output tri0 id_11,
    output supply0 id_12,
    output tri1 id_13,
    input wand id_14,
    output uwire id_15,
    input tri0 id_16
    , id_18
);
  assign id_13 = 1 == id_3;
  module_0(
      id_4, id_16, id_6, id_2, id_2, id_13
  );
endmodule
