<profile>

<section name = "Vitis HLS Report for 'backward_input_2_1_ap_fixed_16_6_4_0_0_s'" level="0">
<item name = "Date">Mon Nov  3 04:37:56 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">eclair</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.420 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 33, 0.165 us, 0.165 us, 33, 33, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 664, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 10901, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 299, -</column>
<column name="Register">-, -, 172, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 2, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_8ns_24_1_1_U1">mul_16s_8ns_24_1_1, 0, 1, 0, 5, 0</column>
<column name="sparsemux_513_8_10_1_1_U3">sparsemux_513_8_10_1_1, 0, 0, 0, 1362, 0</column>
<column name="sparsemux_513_8_10_1_1_U4">sparsemux_513_8_10_1_1, 0, 0, 0, 1362, 0</column>
<column name="sparsemux_513_8_10_1_1_U7">sparsemux_513_8_10_1_1, 0, 0, 0, 1362, 0</column>
<column name="sparsemux_513_8_10_1_1_U8">sparsemux_513_8_10_1_1, 0, 0, 0, 1362, 0</column>
<column name="sparsemux_513_8_8_1_1_U2">sparsemux_513_8_8_1_1, 0, 0, 0, 1362, 0</column>
<column name="sparsemux_513_8_8_1_1_U5">sparsemux_513_8_8_1_1, 0, 0, 0, 1362, 0</column>
<column name="sparsemux_513_8_8_1_1_U6">sparsemux_513_8_8_1_1, 0, 0, 0, 1362, 0</column>
<column name="sparsemux_513_8_8_1_1_U9">sparsemux_513_8_8_1_1, 0, 0, 0, 1362, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_mulsub_16s_10ns_26s_27_4_1_U11">mac_mulsub_16s_10ns_26s_27_4_1, i0 - i1 * i2</column>
<column name="mac_mulsub_16s_10ns_26s_27_4_1_U12">mac_mulsub_16s_10ns_26s_27_4_1, i0 - i1 * i2</column>
<column name="mac_mulsub_16s_10ns_26s_27_4_1_U15">mac_mulsub_16s_10ns_26s_27_4_1, i0 - i1 * i2</column>
<column name="mac_mulsub_16s_10ns_26s_27_4_1_U16">mac_mulsub_16s_10ns_26s_27_4_1, i0 - i1 * i2</column>
<column name="mac_mulsub_16s_8ns_26s_27_4_1_U10">mac_mulsub_16s_8ns_26s_27_4_1, i0 - i1 * i2</column>
<column name="mac_mulsub_16s_8ns_26s_27_4_1_U13">mac_mulsub_16s_8ns_26s_27_4_1, i0 - i1 * i2</column>
<column name="mac_mulsub_16s_8ns_26s_27_4_1_U14">mac_mulsub_16s_8ns_26s_27_4_1, i0 - i1 * i2</column>
<column name="mac_mulsub_16s_8ns_26s_27_4_1_U17">mac_mulsub_16s_8ns_26s_27_4_1, i0 - i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln95_1_fu_7238_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln95_fu_2408_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln96_1_fu_3608_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln96_2_fu_8354_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln96_3_fu_8438_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln96_fu_3524_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln97_1_fu_4808_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln97_2_fu_9554_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln97_3_fu_9638_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln97_fu_4724_p2">+, 0, 0, 12, 4, 2</column>
<column name="add_ln98_1_fu_6008_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln98_2_fu_10754_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln98_3_fu_10838_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln98_fu_5924_p2">+, 0, 0, 12, 4, 2</column>
<column name="delta_1_fu_1219_p2">+, 0, 0, 22, 15, 15</column>
<column name="and_ln85_1_fu_1264_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln85_fu_1209_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln95_1_fu_2459_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln95_2_fu_2477_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln95_3_fu_7228_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln95_4_fu_7289_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln95_5_fu_7307_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln95_fu_2398_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln96_1_fu_3659_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln96_2_fu_3677_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln96_3_fu_8428_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln96_4_fu_8489_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln96_5_fu_8507_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln96_fu_3598_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln97_1_fu_4859_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln97_2_fu_4877_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln97_3_fu_9628_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln97_4_fu_9689_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln97_5_fu_9707_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln97_fu_4798_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln98_1_fu_6059_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln98_2_fu_6077_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln98_3_fu_10828_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln98_4_fu_10889_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln98_5_fu_10907_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln98_fu_5998_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln85_fu_1189_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln95_1_fu_7202_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln95_fu_2372_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln96_1_fu_8402_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln96_fu_3572_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln97_1_fu_9602_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln97_fu_4772_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln98_1_fu_10802_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="icmp_ln98_fu_5972_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="or_ln85_1_fu_1258_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln85_2_fu_1241_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln85_fu_1203_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_1_fu_2453_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_2_fu_2483_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_3_fu_7222_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_4_fu_7283_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_5_fu_7313_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_6_fu_2429_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_7_fu_7259_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_8_fu_2465_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_9_fu_7295_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_fu_2392_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_1_fu_3653_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_2_fu_3683_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_3_fu_8422_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_4_fu_8483_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_5_fu_8513_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_6_fu_3629_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_7_fu_8459_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_8_fu_3665_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_9_fu_8495_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln96_fu_3592_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_1_fu_4853_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_2_fu_4883_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_3_fu_9622_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_4_fu_9683_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_5_fu_9713_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_6_fu_4829_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_7_fu_9659_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_8_fu_4865_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_9_fu_9695_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln97_fu_4792_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_1_fu_6053_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_2_fu_6083_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_3_fu_10822_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_4_fu_10883_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_5_fu_10913_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_6_fu_6029_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_7_fu_10859_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_8_fu_6065_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_9_fu_10895_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln98_fu_5992_p2">or, 0, 0, 2, 1, 1</column>
<column name="delta_2_fu_1270_p3">select, 0, 0, 16, 1, 15</column>
<column name="xor_ln85_1_fu_1247_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln85_2_fu_1252_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln85_fu_1236_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_10_fu_7141_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_1_fu_2441_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_2_fu_2435_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln95_3_fu_2447_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_4_fu_2471_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_5_fu_7253_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_6_fu_7265_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln95_7_fu_7271_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_8_fu_7277_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_9_fu_7301_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_fu_2423_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_1_fu_3641_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_2_fu_3635_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln96_3_fu_3647_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_4_fu_3671_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_5_fu_8453_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_6_fu_8465_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln96_7_fu_8471_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_8_fu_8477_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_9_fu_8501_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln96_fu_3623_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_1_fu_4841_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_2_fu_4835_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln97_3_fu_4847_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_4_fu_4871_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_5_fu_9653_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_6_fu_9665_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln97_7_fu_9671_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_8_fu_9677_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_9_fu_9701_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln97_fu_4823_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_1_fu_6041_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_2_fu_6035_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln98_3_fu_6047_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_4_fu_6071_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_5_fu_10853_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_6_fu_10865_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln98_7_fu_10871_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_8_fu_10877_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_9_fu_10901_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln98_fu_6023_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="P_0_address0_local">81, 17, 4, 68</column>
<column name="P_0_d0_local">59, 11, 16, 176</column>
<column name="ap_NS_fsm">159, 35, 1, 35</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="P_0_addr_10_reg_11148">4, 0, 4, 0</column>
<column name="P_0_addr_11_reg_11181">4, 0, 4, 0</column>
<column name="P_0_addr_12_reg_11208">4, 0, 4, 0</column>
<column name="P_0_addr_13_reg_11235">4, 0, 4, 0</column>
<column name="P_0_addr_14_reg_11262">4, 0, 4, 0</column>
<column name="P_0_addr_8_reg_11094">4, 0, 4, 0</column>
<column name="P_0_addr_9_reg_11121">4, 0, 4, 0</column>
<column name="P_0_addr_reg_11059">4, 0, 4, 0</column>
<column name="and_ln95_1_reg_11077">1, 0, 1, 0</column>
<column name="and_ln95_2_reg_11081">1, 0, 1, 0</column>
<column name="and_ln95_4_reg_11191">1, 0, 1, 0</column>
<column name="and_ln95_5_reg_11195">1, 0, 1, 0</column>
<column name="and_ln96_1_reg_11104">1, 0, 1, 0</column>
<column name="and_ln96_2_reg_11108">1, 0, 1, 0</column>
<column name="and_ln96_4_reg_11218">1, 0, 1, 0</column>
<column name="and_ln96_5_reg_11222">1, 0, 1, 0</column>
<column name="and_ln97_1_reg_11131">1, 0, 1, 0</column>
<column name="and_ln97_2_reg_11135">1, 0, 1, 0</column>
<column name="and_ln97_4_reg_11245">1, 0, 1, 0</column>
<column name="and_ln97_5_reg_11249">1, 0, 1, 0</column>
<column name="and_ln98_1_reg_11158">1, 0, 1, 0</column>
<column name="and_ln98_2_reg_11162">1, 0, 1, 0</column>
<column name="and_ln98_4_reg_11272">1, 0, 1, 0</column>
<column name="and_ln98_5_reg_11276">1, 0, 1, 0</column>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="delta_1_reg_11030">15, 0, 15, 0</column>
<column name="delta_2_reg_11035">16, 0, 16, 0</column>
<column name="or_ln95_2_reg_11085">1, 0, 1, 0</column>
<column name="or_ln95_5_reg_11199">1, 0, 1, 0</column>
<column name="or_ln96_2_reg_11112">1, 0, 1, 0</column>
<column name="or_ln96_5_reg_11226">1, 0, 1, 0</column>
<column name="or_ln97_2_reg_11139">1, 0, 1, 0</column>
<column name="or_ln97_5_reg_11253">1, 0, 1, 0</column>
<column name="or_ln98_2_reg_11166">1, 0, 1, 0</column>
<column name="or_ln98_5_reg_11280">1, 0, 1, 0</column>
<column name="sext_ln91_1_reg_11040">24, 0, 24, 0</column>
<column name="sext_ln91_reg_11069">26, 0, 26, 0</column>
<column name="tmp_reg_11024">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backward_input&lt;2, 1, ap_fixed&lt;16, 6, 4, 0, 0&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backward_input&lt;2, 1, ap_fixed&lt;16, 6, 4, 0, 0&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backward_input&lt;2, 1, ap_fixed&lt;16, 6, 4, 0, 0&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backward_input&lt;2, 1, ap_fixed&lt;16, 6, 4, 0, 0&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backward_input&lt;2, 1, ap_fixed&lt;16, 6, 4, 0, 0&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backward_input&lt;2, 1, ap_fixed&lt;16, 6, 4, 0, 0&gt; &gt;, return value</column>
<column name="dL_dy_val">in, 16, ap_none, dL_dy_val, scalar</column>
<column name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0">in, 4, ap_none, eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0, pointer</column>
<column name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0">in, 8, ap_none, eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0, pointer</column>
<column name="P_0_address0">out, 4, ap_memory, P_0, array</column>
<column name="P_0_ce0">out, 1, ap_memory, P_0, array</column>
<column name="P_0_we0">out, 1, ap_memory, P_0, array</column>
<column name="P_0_d0">out, 16, ap_memory, P_0, array</column>
<column name="P_0_q0">in, 16, ap_memory, P_0, array</column>
<column name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1">in, 4, ap_none, eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1, pointer</column>
<column name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1">in, 8, ap_none, eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1, pointer</column>
</table>
</item>
</section>
</profile>
