--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1932 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.869ns.
--------------------------------------------------------------------------------
Slack:                  13.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.822ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.DMUX    Tshcko                0.518   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_5
    SLICE_X15Y47.C1      net (fanout=4)        1.021   M_beta_game_boardout[5]
    SLICE_X15Y47.C       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y48.BX      net (fanout=4)        0.729   beta_game/M_alu_a[5]
    SLICE_X18Y48.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.822ns (2.208ns logic, 4.614ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  13.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.711ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_9 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.AQ      Tcko                  0.430   beta_game/M_level_out[10]
                                                       beta_game/level/M_regs_q_9
    SLICE_X21Y49.C3      net (fanout=3)        0.974   beta_game/M_level_out[9]
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/Mmux_M_alu_a161
    SLICE_X18Y49.BX      net (fanout=3)        0.902   beta_game/M_alu_a[9]
    SLICE_X18Y49.CMUX    Taxc                  0.340   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.711ns (1.974ns logic, 4.737ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  13.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.709ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.DQ      Tcko                  0.430   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_3
    SLICE_X15Y47.B1      net (fanout=4)        1.017   M_beta_game_boardout[3]
    SLICE_X15Y47.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y47.DX      net (fanout=5)        0.690   beta_game/M_alu_a[3]
    SLICE_X18Y47.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.709ns (2.135ns logic, 4.574ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[3]
                                                       beta_game/level/M_regs_q_0
    SLICE_X17Y46.B1      net (fanout=7)        0.556   beta_game/M_levels_mux_out[3]
    SLICE_X17Y46.B       Tilo                  0.259   beta_game/M_levels_mux_out[3]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y47.A2      net (fanout=6)        0.758   beta_game/M_alu_a[0]
    SLICE_X18Y47.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (2.509ns logic, 4.181ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  13.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.687ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AMUX    Tshcko                0.518   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_9
    SLICE_X21Y49.C5      net (fanout=4)        0.862   M_beta_game_boardout[9]
    SLICE_X21Y49.C       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/Mmux_M_alu_a161
    SLICE_X18Y49.BX      net (fanout=3)        0.902   beta_game/M_alu_a[9]
    SLICE_X18Y49.CMUX    Taxc                  0.340   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (2.062ns logic, 4.625ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  13.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.DQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_8
    SLICE_X21Y49.A3      net (fanout=3)        1.010   M_beta_game_boardout[8]
    SLICE_X21Y49.A       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X18Y49.AX      net (fanout=4)        0.708   beta_game/M_alu_a[8]
    SLICE_X18Y49.CMUX    Taxc                  0.410   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (2.044ns logic, 4.579ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  13.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.545ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.BQ      Tcko                  0.430   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y46.C5      net (fanout=3)        0.425   M_beta_game_boardout[0]
    SLICE_X17Y46.C       Tilo                  0.259   beta_game/M_levels_mux_out[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y47.A1      net (fanout=1)        0.767   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.545ns (2.486ns logic, 4.059ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  13.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[3]
                                                       beta_game/level/M_regs_q_0
    SLICE_X17Y46.C3      net (fanout=7)        0.393   beta_game/M_levels_mux_out[3]
    SLICE_X17Y46.C       Tilo                  0.259   beta_game/M_levels_mux_out[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y47.A1      net (fanout=1)        0.767   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (2.486ns logic, 4.027ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  13.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.BQ      Tcko                  0.430   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y46.B6      net (fanout=3)        0.367   M_beta_game_boardout[0]
    SLICE_X17Y46.B       Tilo                  0.259   beta_game/M_levels_mux_out[3]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y47.A2      net (fanout=6)        0.758   beta_game/M_alu_a[0]
    SLICE_X18Y47.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.501ns (2.509ns logic, 3.992ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  13.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y49.BQ      Tcko                  0.430   beta_game/M_level_out[8]
                                                       beta_game/level/M_regs_q_8
    SLICE_X21Y49.A5      net (fanout=2)        0.807   beta_game/M_level_out[8]
    SLICE_X21Y49.A       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X18Y49.AX      net (fanout=4)        0.708   beta_game/M_alu_a[8]
    SLICE_X18Y49.CMUX    Taxc                  0.410   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.420ns (2.044ns logic, 4.376ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.447ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.DMUX    Tshcko                0.518   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_4
    SLICE_X17Y48.C2      net (fanout=4)        0.800   M_beta_game_boardout[4]
    SLICE_X17Y48.C       Tilo                  0.259   beta_game/M_alu_a[6]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X18Y48.AX      net (fanout=3)        0.491   beta_game/M_alu_a[4]
    SLICE_X18Y48.COUT    Taxcy                 0.281   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (2.292ns logic, 4.155ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  13.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.380ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.CQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_7
    SLICE_X19Y49.D1      net (fanout=4)        1.028   M_beta_game_boardout[7]
    SLICE_X19Y49.D       Tilo                  0.259   beta_game/M_level_out[8]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X18Y48.DX      net (fanout=3)        0.444   beta_game/M_alu_a[7]
    SLICE_X18Y48.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.380ns (2.044ns logic, 4.336ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  13.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.195 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_6
    SLICE_X17Y48.D4      net (fanout=4)        0.704   M_beta_game_boardout[6]
    SLICE_X17Y48.D       Tilo                  0.259   beta_game/M_alu_a[6]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y48.CX      net (fanout=3)        0.677   beta_game/M_alu_a[6]
    SLICE_X18Y48.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (2.057ns logic, 4.245ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  13.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.275ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.DMUX    Tshcko                0.518   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_5
    SLICE_X18Y48.B3      net (fanout=4)        1.211   M_beta_game_boardout[5]
    SLICE_X18Y48.COUT    Topcyb                0.448   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (2.200ns logic, 4.075ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  13.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.229ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.CMUX    Tshcko                0.518   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_1
    SLICE_X19Y45.C5      net (fanout=4)        0.420   M_beta_game_boardout[1]
    SLICE_X19Y45.C       Tilo                  0.259   beta_game/M_level_out[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y47.BX      net (fanout=4)        0.643   beta_game/M_alu_a[1]
    SLICE_X18Y47.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (2.299ns logic, 3.930ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  13.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.194ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.CMUX    Tshcko                0.518   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_1
    SLICE_X18Y47.B1      net (fanout=4)        1.036   M_beta_game_boardout[1]
    SLICE_X18Y47.COUT    Topcyb                0.448   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<1>
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (2.291ns logic, 3.903ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  13.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_7 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y49.AQ      Tcko                  0.430   beta_game/M_level_out[8]
                                                       beta_game/level/M_regs_q_7
    SLICE_X19Y49.D2      net (fanout=3)        0.743   beta_game/M_level_out[7]
    SLICE_X19Y49.D       Tilo                  0.259   beta_game/M_level_out[8]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X18Y48.DX      net (fanout=3)        0.444   beta_game/M_alu_a[7]
    SLICE_X18Y48.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.095ns (2.044ns logic, 4.051ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  13.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.DMUX    Tshcko                0.518   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_5
    SLICE_X15Y47.C1      net (fanout=4)        1.021   M_beta_game_boardout[5]
    SLICE_X15Y47.C       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y48.BX      net (fanout=4)        0.729   beta_game/M_alu_a[5]
    SLICE_X18Y48.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X19Y49.A3      net (fanout=1)        1.341   beta_game/alu/M_add_out[9]
    SLICE_X19Y49.AMUX    Tilo                  0.337   beta_game/M_level_out[8]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y48.A4      net (fanout=1)        0.480   beta_game/alu/N56
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out175
    SLICE_X19Y47.A4      net (fanout=1)        0.482   beta_game/M_alu_out[9]
    SLICE_X19Y47.CLK     Tas                   0.264   M_beta_game_boardout[8]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (2.111ns logic, 4.056ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  13.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_3 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.430   beta_game/M_level_out[4]
                                                       beta_game/level/M_regs_q_3
    SLICE_X15Y47.B5      net (fanout=3)        0.459   beta_game/M_level_out[3]
    SLICE_X15Y47.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y47.DX      net (fanout=5)        0.690   beta_game/M_alu_a[3]
    SLICE_X18Y47.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (2.135ns logic, 4.016ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  13.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.AQ      Tcko                  0.430   beta_game/M_level_out[1]
                                                       beta_game/level/M_regs_q_1
    SLICE_X19Y45.C3      net (fanout=7)        0.384   beta_game/M_level_out[1]
    SLICE_X19Y45.C       Tilo                  0.259   beta_game/M_level_out[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y47.BX      net (fanout=4)        0.643   beta_game/M_alu_a[1]
    SLICE_X18Y47.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (2.211ns logic, 3.894ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  13.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.BQ      Tcko                  0.476   beta_game/M_level_out[6]
                                                       beta_game/level/M_regs_q_5
    SLICE_X15Y47.C4      net (fanout=3)        0.338   beta_game/M_level_out[5]
    SLICE_X15Y47.C       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y48.BX      net (fanout=4)        0.729   beta_game/M_alu_a[5]
    SLICE_X18Y48.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (2.166ns logic, 3.931ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  13.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.054ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.DQ      Tcko                  0.430   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_3
    SLICE_X15Y47.B1      net (fanout=4)        1.017   M_beta_game_boardout[3]
    SLICE_X15Y47.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y47.DX      net (fanout=5)        0.690   beta_game/M_alu_a[3]
    SLICE_X18Y47.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X19Y49.A3      net (fanout=1)        1.341   beta_game/alu/M_add_out[9]
    SLICE_X19Y49.AMUX    Tilo                  0.337   beta_game/M_level_out[8]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y48.A4      net (fanout=1)        0.480   beta_game/alu/N56
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out175
    SLICE_X19Y47.A4      net (fanout=1)        0.482   beta_game/M_alu_out[9]
    SLICE_X19Y47.CLK     Tas                   0.264   M_beta_game_boardout[8]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (2.038ns logic, 4.016ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  13.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.DQ      Tcko                  0.476   beta_game/M_level_out[6]
                                                       beta_game/level/M_regs_q_6
    SLICE_X17Y48.D6      net (fanout=3)        0.396   beta_game/M_level_out[6]
    SLICE_X17Y48.D       Tilo                  0.259   beta_game/M_alu_a[6]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y48.CX      net (fanout=3)        0.677   beta_game/M_alu_a[6]
    SLICE_X18Y48.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (2.103ns logic, 3.937ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  13.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.966ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.602 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.AQ      Tcko                  0.430   beta_game/M_level_out[13]
                                                       beta_game/level/M_regs_q_11
    SLICE_X18Y45.B3      net (fanout=2)        1.080   beta_game/M_level_out[11]
    SLICE_X18Y45.B       Tilo                  0.235   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_alu_a31
    SLICE_X16Y49.D1      net (fanout=5)        1.401   beta_game/M_alu_a[11]
    SLICE_X16Y49.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y50.BMUX    Tcinb                 0.286   N26
                                                       beta_game/alu/Mmux_out29_SW1_cy1
    SLICE_X15Y46.A4      net (fanout=1)        0.777   beta_game/alu/a[15]_b[15]_equal_1_o
    SLICE_X15Y46.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/Mmux_out29_SW2
    SLICE_X19Y46.B1      net (fanout=4)        0.810   N27
    SLICE_X19Y46.CLK     Tas                   0.373   M_beta_game_boardout[3]
                                                       beta_game/Mmux_M_board_data15
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (1.895ns logic, 4.071ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.298 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.430   beta_game/M_levels_mux_out[3]
                                                       beta_game/level/M_regs_q_0
    SLICE_X17Y46.B1      net (fanout=7)        0.556   beta_game/M_levels_mux_out[3]
    SLICE_X17Y46.B       Tilo                  0.259   beta_game/M_levels_mux_out[3]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y47.A2      net (fanout=6)        0.758   beta_game/M_alu_a[0]
    SLICE_X18Y47.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X19Y49.A3      net (fanout=1)        1.341   beta_game/alu/M_add_out[9]
    SLICE_X19Y49.AMUX    Tilo                  0.337   beta_game/M_level_out[8]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y48.A4      net (fanout=1)        0.480   beta_game/alu/N56
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out175
    SLICE_X19Y47.A4      net (fanout=1)        0.482   beta_game/M_alu_out[9]
    SLICE_X19Y47.CLK     Tas                   0.264   M_beta_game_boardout[8]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (2.412ns logic, 3.623ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  13.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.CQ      Tcko                  0.430   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_2
    SLICE_X18Y46.A1      net (fanout=3)        0.553   M_beta_game_boardout[2]
    SLICE_X18Y46.A       Tilo                  0.235   beta_game/M_level_out[2]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y47.CX      net (fanout=6)        0.457   beta_game/M_alu_a[2]
    SLICE_X18Y47.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (2.124ns logic, 3.877ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  14.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.476   beta_game/M_level_out[2]
                                                       beta_game/level/M_regs_q_2
    SLICE_X18Y47.C2      net (fanout=2)        0.946   beta_game/M_level_out[2]
    SLICE_X18Y47.COUT    Topcyc                0.325   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<2>
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (2.126ns logic, 3.813ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  14.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.905ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.430   beta_game/M_level_out[4]
                                                       beta_game/level/M_regs_q_4
    SLICE_X17Y48.C6      net (fanout=3)        0.346   beta_game/M_level_out[4]
    SLICE_X17Y48.C       Tilo                  0.259   beta_game/M_alu_a[6]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X18Y48.AX      net (fanout=3)        0.491   beta_game/M_alu_a[4]
    SLICE_X18Y48.COUT    Taxcy                 0.281   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (2.204ns logic, 3.701ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  14.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.900ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_3 to beta_game/board/M_regs_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.430   beta_game/M_level_out[4]
                                                       beta_game/level/M_regs_q_3
    SLICE_X18Y47.D4      net (fanout=3)        0.988   beta_game/M_level_out[3]
    SLICE_X18Y47.COUT    Topcyd                0.290   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<3>
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X17Y47.D2      net (fanout=1)        1.176   beta_game/alu/M_add_out[10]
    SLICE_X17Y47.DMUX    Tilo                  0.337   beta_game/M_level_out[4]
                                                       beta_game/alu/Mmux_out36_SW0
    SLICE_X19Y48.C1      net (fanout=1)        0.937   beta_game/alu/N54
    SLICE_X19Y48.C       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out36
    SLICE_X18Y45.A3      net (fanout=1)        0.748   beta_game/M_alu_out[10]
    SLICE_X18Y45.CLK     Tas                   0.349   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data21
                                                       beta_game/board/M_regs_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (2.045ns logic, 3.855ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  14.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.BQ      Tcko                  0.430   M_beta_game_boardout[3]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y46.C5      net (fanout=3)        0.425   M_beta_game_boardout[0]
    SLICE_X17Y46.C       Tilo                  0.259   beta_game/M_levels_mux_out[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y47.A1      net (fanout=1)        0.767   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X18Y49.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X19Y49.A3      net (fanout=1)        1.341   beta_game/alu/M_add_out[9]
    SLICE_X19Y49.AMUX    Tilo                  0.337   beta_game/M_level_out[8]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X19Y48.A4      net (fanout=1)        0.480   beta_game/alu/N56
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_level_out[10]
                                                       beta_game/alu/Mmux_out175
    SLICE_X19Y47.A4      net (fanout=1)        0.482   beta_game/M_alu_out[9]
    SLICE_X19Y47.CLK     Tas                   0.264   M_beta_game_boardout[8]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (2.389ns logic, 3.501ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_beta_game_boardout[10]/SR
  Logical resource: beta_game/board/M_regs_q_11/SR
  Location pin: SLICE_X18Y45.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_level_out[6]/CLK
  Logical resource: beta_game/level/M_regs_q_5/CK
  Location pin: SLICE_X14Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_level_out[6]/CLK
  Logical resource: beta_game/level/M_regs_q_6/CK
  Location pin: SLICE_X14Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_regs_q_15/CLK
  Logical resource: beta_game/board/M_regs_q_14/CK
  Location pin: SLICE_X14Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_regs_q_15/CLK
  Logical resource: beta_game/board/M_regs_q_15/CK
  Location pin: SLICE_X14Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[10]/CLK
  Logical resource: beta_game/board/M_regs_q_11/CK
  Location pin: SLICE_X18Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[10]/CLK
  Logical resource: beta_game/board/M_regs_q_10/CK
  Location pin: SLICE_X18Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta_game/M_level_out[2]/CLK
  Logical resource: beta_game/level/M_regs_q_2/CK
  Location pin: SLICE_X18Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X9Y38.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.869|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1932 paths, 0 nets, and 320 connections

Design statistics:
   Minimum period:   6.869ns{1}   (Maximum frequency: 145.582MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 00:58:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



