#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 18 14:59:37 2018
# Process ID: 6980
# Current directory: C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.runs/synth_1
# Command line: vivado.exe -log up_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source up_counter.tcl
# Log file: C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.runs/synth_1/up_counter.vds
# Journal file: C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source up_counter.tcl -notrace
Command: synth_design -top up_counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 335.336 ; gain = 99.813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'up_counter' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/new/up_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'slower_clock_gen' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/new/slower_clock_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slower_clock_gen' (1#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/new/slower_clock_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'T_Flip_Flop' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/new/T_Flip_Flop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'T_Flip_Flop' (2#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/new/T_Flip_Flop.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_decoder' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/imports/new/display_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/imports/new/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (3#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/imports/new/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_decoder' (4#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/imports/new/display_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (5#1) [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/new/up_counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 390.488 ; gain = 154.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 390.488 ; gain = 154.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 390.488 ; gain = 154.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'slow_signal'. [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/constrs_1/imports/ECE 3300L/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/up_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/up_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 708.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 708.121 ; gain = 472.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 708.121 ; gain = 472.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 708.121 ; gain = 472.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 708.121 ; gain = 472.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slower_clock_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module T_Flip_Flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module display_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element TFF2/QBar_reg was removed.  [C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.srcs/sources_1/new/T_Flip_Flop.v:34]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 708.121 ; gain = 472.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 728.195 ; gain = 492.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 728.270 ; gain = 492.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     4|
|4     |LUT2   |     1|
|5     |LUT3   |    17|
|6     |LUT5   |     1|
|7     |LUT6   |     4|
|8     |FDRE   |    33|
|9     |IBUF   |     2|
|10    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |    92|
|2     |  DD0       |display_decoder  |    11|
|3     |  TFF0      |T_Flip_Flop      |     4|
|4     |  TFF1      |T_Flip_Flop_0    |     5|
|5     |  TFF2      |T_Flip_Flop_1    |     3|
|6     |  clockGen0 |slower_clock_gen |    51|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 738.301 ; gain = 502.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 738.301 ; gain = 185.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 738.301 ; gain = 502.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 752.008 ; gain = 529.492
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Colin Keenan/OneDrive/Vivado_Workspace/ECE_3300L/week_3/week_3.runs/synth_1/up_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file up_counter_utilization_synth.rpt -pb up_counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 752.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 18 15:00:24 2018...
