<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>VArchC</title>
    <link>/</link>
    <description>Recent content on VArchC</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Sat, 15 Sep 2018 10:41:40 -0300</lastBuildDate>
    
	<atom:link href="/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Introduction to VArchC</title>
      <link>/docs/introduction/</link>
      <pubDate>Sat, 15 Sep 2018 10:41:40 -0300</pubDate>
      
      <guid>/docs/introduction/</guid>
      <description>What is VArchC? VArchC is a framework specially designed to represent computer architectures subjected to Approximate Computing. VArchC works as an extension to the ArchC Architecture Description Language, enabling its tools to automatically generate processor models that implement approximation techniques. Using VArchC, all a designer needs to inject approximations in a target architecture is an ArchC CPU model, specific high-level software models of the desired approximation behaviors, and a high-level configuration file that links them.</description>
    </item>
    
    <item>
      <title>The CPU Model</title>
      <link>/docs/simulator/cpu/</link>
      <pubDate>Thu, 20 Sep 2018 12:21:00 -0300</pubDate>
      
      <guid>/docs/simulator/cpu/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Instruction Model</title>
      <link>/docs/adele/models/instruction/</link>
      <pubDate>Thu, 20 Sep 2018 11:09:00 -0300</pubDate>
      
      <guid>/docs/adele/models/instruction/</guid>
      <description> Implementation modifiers Data Modifiers </description>
    </item>
    
    <item>
      <title>ADeLe Design Overview</title>
      <link>/docs/adele/overview/</link>
      <pubDate>Thu, 20 Sep 2018 11:07:00 -0300</pubDate>
      
      <guid>/docs/adele/overview/</guid>
      <description>An ADeLe use case Our example targets a designer who wants to evaluate the impact of a new register bank design, powered by an adjustable supply voltage. In the typical hardware development flow, the designer would model the hardware using a Hardware Description Language (HDL), evaluate it in a Register Transfer Level (RTL) simulator and synthesize it to obtain power and timing data, back annotating this information to the netlist for further simulation.</description>
    </item>
    
    <item>
      <title>Installing VArchC</title>
      <link>/docs/installation/</link>
      <pubDate>Thu, 13 Sep 2018 15:24:38 -0300</pubDate>
      
      <guid>/docs/installation/</guid>
      <description>Dependencies  GNU autotools:
 m4 autoconf automake libtool  Build tools:
 GCC GNU Make  GNU Bison
 GNU Flex
 SystemC (installation steps included below)
  Build and Install  Create a directory to store VArchC and access it
 Build and install SystemC
wget http://www.accellera.org/images/downloads/standards/systemc/systemc-2.3.1.tgz tar -xvf systemc-2.3.1.tgz cd systemc-2.3.1 ./configure --prefix=$(pwd)/../SystemC/ make make install cd ../  Build and install ArchC
git clone https://github.</description>
    </item>
    
    <item>
      <title>Describing the approximations</title>
      <link>/docs/simulator/adf/</link>
      <pubDate>Thu, 20 Sep 2018 12:22:00 -0300</pubDate>
      
      <guid>/docs/simulator/adf/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Energy Model</title>
      <link>/docs/adele/models/energy/</link>
      <pubDate>Thu, 20 Sep 2018 11:09:00 -0300</pubDate>
      
      <guid>/docs/adele/models/energy/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Implementing ADeLe models</title>
      <link>/docs/simulator/models/</link>
      <pubDate>Thu, 20 Sep 2018 12:23:00 -0300</pubDate>
      
      <guid>/docs/simulator/models/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Probability Model</title>
      <link>/docs/adele/models/probability/</link>
      <pubDate>Thu, 20 Sep 2018 11:09:00 -0300</pubDate>
      
      <guid>/docs/adele/models/probability/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The ADeLe Description File</title>
      <link>/docs/adele/adf/</link>
      <pubDate>Thu, 20 Sep 2018 11:07:00 -0300</pubDate>
      
      <guid>/docs/adele/adf/</guid>
      <description></description>
    </item>
    
    <item>
      <title>VArchC @ WSCAD 2018</title>
      <link>/blog/wscad2018/</link>
      <pubDate>Thu, 20 Sep 2018 13:37:00 -0300</pubDate>
      
      <guid>/blog/wscad2018/</guid>
      <description>In 1 October 2018 we presented our study on how approximated memories impact the energy efficiency of applications in various domains.
Abstract Approximate memories can lower energy consumption at expense of incurring errors in some of the read/write operations. While these errors may be tolerated in some cases, in general, parts of the application must be re-executed to achieve usable results when a large number of errors occur. Frequent re-executions may, in turn, attenuate or negate energy benefits obtained from using approximate memories.</description>
    </item>
    
    <item>
      <title>ADeLe @ SBAC-PAD 2018</title>
      <link>/blog/sbac-pad2018/</link>
      <pubDate>Thu, 20 Sep 2018 13:36:00 -0300</pubDate>
      
      <guid>/blog/sbac-pad2018/</guid>
      <description>In 25 September 2018 we presented our first paper presenting the ADeLe language and the VArchC framework. Our paper, ADeLe: Rapid Architectural Simulation for Approximate Hardware focuses on how our framework represents approximations in a high-level architecture level.
Abstract Recent research has introduced approximate hardware units that produce incorrect outputs deterministically or probabilistically for some small subset of inputs but allow significantly higher throughput or lower power than their error-free counterparts.</description>
    </item>
    
    <item>
      <title>This is VArchC</title>
      <link>/blog/first/</link>
      <pubDate>Thu, 20 Sep 2018 13:35:00 -0300</pubDate>
      
      <guid>/blog/first/</guid>
      <description>What is VArchC? VArchC is a framework specially designed to represent computer architectures subjected to Approximate Computing. VArchC works as an extension to the ArchC Architecture Description Language, enabling its tools to automatically generate processor models that implement approximation techniques. Using VArchC, alla designer needs to inject approximations in a target architecture is an ArchC CPU model, specific high-level software models of the desired approximation behaviors, and a high-level configuration file that links them.</description>
    </item>
    
    <item>
      <title>Running an application</title>
      <link>/docs/app/</link>
      <pubDate>Thu, 20 Sep 2018 12:25:00 -0300</pubDate>
      
      <guid>/docs/app/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Group Abstraction</title>
      <link>/docs/adele/models/group/</link>
      <pubDate>Thu, 20 Sep 2018 11:11:00 -0300</pubDate>
      
      <guid>/docs/adele/models/group/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Collecting energy statistics</title>
      <link>/docs/output/</link>
      <pubDate>Thu, 20 Sep 2018 12:27:00 -0300</pubDate>
      
      <guid>/docs/output/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Approximation Abstraction</title>
      <link>/docs/adele/models/approximation/</link>
      <pubDate>Thu, 20 Sep 2018 11:12:00 -0300</pubDate>
      
      <guid>/docs/adele/models/approximation/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Publications</title>
      <link>/publications/</link>
      <pubDate>Thu, 20 Sep 2018 12:57:23 -0300</pubDate>
      
      <guid>/publications/</guid>
      <description>Publications from our group  ADeLe: Rapid Architectural Simulation for Approximate Hardware
Isaías B. Felzmann, Matheus M. Susin, Liana Duenha, Rodolfo Azevedo and Lucas Wanner
30th International Symposium on Computer Architecture and High Performance Computing &amp;ndash; SBAC-PAD 2018
More information | BibTeX | PDF (soon) | Proceedings (soon)
 Impacto de memórias aproximadas na eficiência energética (In Portuguese)
Isaías B. Felzmann, João Fabrício Filho, Rodolfo Azevedo and Lucas Wanner</description>
    </item>
    
  </channel>
</rss>