######################################################################
#
# File name : testbench_top_compile.do
# Created on: Sun Nov 27 23:17:33 +0800 2022
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xil_defaultlib

vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib

vcom  -93 -work xil_defaultlib  \
"../../../../kt7.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

vlog  -incr -mfcu -work xil_defaultlib  \
"../../../../../../design/vlg_cal.v" \
"../../../../../../design/vlg_design.v" \
"../../../../../../design/vlg_echo.v" \
"../../../../../../design/vlg_en.v" \
"../../../../../../design/vlg_trig.v" \
"../../../../../../testbench/testbench_top.v" \

# compile glbl module
vlog -work xil_defaultlib "glbl.v"

quit -force

