# RISC-V 5-Stage Pipelined Processor
A complete implementation of a 32-bit RISC-V processor with 5-stage pipeline architecture, featuring advanced hazard detection, data forwarding, and unified memory design. This project demonstrates comprehensive understanding of computer architecture principles and modern processor design techniques.
## File Structure

