static int F_1 ( T_1 V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase V_2 :\r\ncase V_3 :\r\nreturn 1 ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int F_2 ( T_1 V_1 )\r\n{\r\nif ( F_1 ( V_1 ) ) {\r\nV_4 = V_1 ;\r\nreturn 0 ;\r\n}\r\nreturn - V_5 ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nstruct V_6 * V_7 ;\r\nconst struct V_8 V_9 [] = {\r\n{ . V_10 = L_1 , } ,\r\n{ . V_10 = L_2 , } ,\r\n{ . type = L_3 , . V_10 = L_4 , } ,\r\n{ . type = L_5 , . V_10 = L_4 , } ,\r\n{}\r\n} ;\r\nT_2 V_11 = 0 ;\r\nconst T_3 * V_12 ;\r\nif ( V_4 == V_2 )\r\nreturn F_4 () ;\r\nif ( V_4 != V_3 )\r\nreturn - V_5 ;\r\nV_7 = F_5 ( NULL , V_9 ) ;\r\nV_12 = F_6 ( V_7 , 0 , NULL , NULL ) ;\r\nif ( V_12 )\r\nV_11 = F_7 ( V_7 , V_12 ) ;\r\nF_8 ( V_7 ) ;\r\nV_13 = F_9 ( ( T_3 ) V_11 , 0xC000 ) ;\r\nif ( ! V_13 ) {\r\nF_10 ( V_14 L_6 , V_15 , __LINE__ ) ;\r\nreturn - V_16 ;\r\n}\r\nV_17 = V_13 + 0x200 ;\r\nV_18 = V_13 + 0x500 ;\r\nV_19 = V_13 + 0xb00 ;\r\nV_20 = V_13 + 0xc00 ;\r\nV_21 = V_13 + 0xd00 ;\r\nV_22 = V_13 + 0x1200 ;\r\nV_23 = V_13 + 0x1f00 ;\r\nV_24 = V_13 + 0x8000 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nF_12 ( & V_25 , V_18 , sizeof( * V_18 ) ) ;\r\nF_12 ( & V_26 , V_22 , sizeof( * V_22 ) ) ;\r\nF_12 ( & V_27 , V_17 , sizeof( * V_17 ) ) ;\r\nF_12 ( & V_28 , V_23 , sizeof( * V_23 ) ) ;\r\nF_12 ( & V_29 , V_19 , sizeof( * V_19 ) ) ;\r\nF_12 ( & V_30 , V_20 , sizeof( * V_20 ) ) ;\r\nF_12 ( V_31 , V_21 , 0x200 ) ;\r\nF_12 ( V_32 , V_24 , V_33 ) ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nint V_34 ;\r\nF_14 ( V_24 , V_32 , V_33 ) ;\r\nF_14 ( V_21 , V_31 , 0x200 ) ;\r\nF_14 ( V_20 , & V_30 , sizeof( * V_20 ) ) ;\r\nF_14 ( V_19 , & V_29 , sizeof( * V_19 ) ) ;\r\nF_15 ( & V_23 -> V_35 , V_28 . V_35 ) ;\r\nF_15 ( & V_23 -> V_36 , V_28 . V_36 ) ;\r\nF_15 ( & V_23 -> V_37 , V_28 . V_37 ) ;\r\nF_15 ( & V_23 -> V_38 , V_28 . V_38 ) ;\r\nF_15 ( & V_23 -> V_39 , V_28 . V_39 ) ;\r\nF_16 ( & V_17 -> V_40 , V_27 . V_40 ) ;\r\nF_16 ( & V_17 -> V_41 , V_27 . V_41 ) ;\r\nF_16 ( & V_17 -> V_42 , V_27 . V_42 ) ;\r\nF_16 ( & V_17 -> V_43 , V_27 . V_43 ) ;\r\nF_17 ( & V_17 -> V_44 , V_27 . V_44 ) ;\r\nF_15 ( & V_17 -> V_45 , V_27 . V_45 ) ;\r\nF_16 ( & V_17 -> V_46 , V_27 . V_46 ) ;\r\nF_17 ( & V_17 -> V_47 , V_27 . V_47 ) ;\r\nF_17 ( & V_17 -> V_48 , V_27 . V_48 ) ;\r\nF_17 ( & V_17 -> V_49 , V_27 . V_49 ) ;\r\nF_17 ( & V_17 -> V_50 , V_27 . V_50 ) ;\r\nF_15 ( & V_22 -> V_51 , V_26 . V_51 ) ;\r\nF_15 ( & V_22 -> V_52 , V_26 . V_52 ) ;\r\nF_15 ( & V_22 -> V_53 , V_26 . V_53 ) ;\r\nF_15 ( & V_22 -> V_54 , V_26 . V_54 ) ;\r\nF_16 ( & V_22 -> V_55 , V_26 . V_55 ) ;\r\nF_16 ( & V_22 -> V_56 , V_26 . V_56 ) ;\r\nF_17 ( & V_22 -> V_57 , V_26 . V_57 ) ;\r\nfor ( V_34 = 0 ; V_34 < 32 ; V_34 ++ )\r\nF_16 ( & V_22 -> V_58 [ V_34 ] , V_26 . V_58 [ V_34 ] ) ;\r\nF_15 ( & V_22 -> V_59 , V_26 . V_59 ) ;\r\nF_15 ( & V_22 -> V_60 , V_26 . V_60 ) ;\r\nF_15 ( & V_22 -> V_61 , V_26 . V_61 ) ;\r\nF_15 ( & V_22 -> V_62 , V_26 . V_62 ) ;\r\nF_15 ( & V_22 -> V_63 , V_26 . V_63 ) ;\r\nF_15 ( & V_22 -> V_64 , V_26 . V_64 ) ;\r\nF_15 ( & V_22 -> V_65 , V_26 . V_65 ) ;\r\nF_15 ( & V_22 -> V_66 , V_26 . V_66 ) ;\r\nF_15 ( & V_22 -> V_67 , V_26 . V_67 ) ;\r\nF_15 ( & V_22 -> V_68 , V_26 . V_68 ) ;\r\nfor ( V_34 = 0 ; V_34 < 16 ; V_34 ++ )\r\nF_17 ( & V_22 -> V_69 [ V_34 ] , V_26 . V_69 [ V_34 ] ) ;\r\nF_15 ( & V_22 -> V_70 , V_26 . V_70 ) ;\r\nF_15 ( & V_22 -> V_71 , V_26 . V_71 ) ;\r\nF_15 ( & V_18 -> V_72 , V_25 . V_72 ) ;\r\nF_15 ( & V_18 -> V_73 , V_25 . V_73 ) ;\r\nF_15 ( & V_18 -> V_74 , V_25 . V_74 ) ;\r\nF_15 ( & V_18 -> V_75 , V_25 . V_75 ) ;\r\nF_15 ( & V_18 -> V_76 , V_25 . V_76 ) ;\r\nF_15 ( & V_18 -> V_77 , V_25 . V_77 ) ;\r\nF_15 ( & V_18 -> V_78 , V_25 . V_78 ) ;\r\nF_15 ( & V_18 -> V_79 , V_25 . V_79 ) ;\r\nF_15 ( & V_18 -> V_80 , V_25 . V_80 ) ;\r\n}\r\nstatic int F_18 ( T_1 V_1 )\r\n{\r\nif ( V_1 == V_2 ) {\r\nreturn F_19 ( V_1 ) ;\r\n}\r\nF_11 () ;\r\nF_20 () ;\r\nF_21 ( V_24 , V_13 ) ;\r\nF_13 () ;\r\nF_22 ( V_13 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_23 ( void )\r\n{\r\nif ( V_4 == V_2 )\r\nF_24 () ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nV_4 = V_81 ;\r\n}\r\nint T_4 F_26 ( void )\r\n{\r\nF_27 ( & V_82 ) ;\r\nreturn 0 ;\r\n}
