# riscv-5stage-branch-predictor
A 5-stage pipelined RV32I RISC-V processor core implemented in Verilog, featuring IF–ID–EX–MEM–WB pipeline stages, hazard handling, and an integrated branch predictor to reduce control hazards. Designed for educational use, FPGA experimentation, and Computer Architecture projects.
