Verilator Tree Dump (format 0x3900) from <e675> to <e678>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a6960 <e348> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561acf70 <e512> {c2al} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561ad0f0 <e236> {c2aq} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__clr [VSTATIC]  PORT
    1:2: VAR 0x5555561ad270 <e244> {c2av} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__load [VSTATIC]  PORT
    1:2: VAR 0x5555561ad3f0 <e252> {c3ar} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561ad570 <e324> {c4aw} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit__DOT__outp [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561b0be0 <e597> {c1ai}
    1:2:2: SCOPE 0x5555561b0ae0 <e595> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a6960]
    1:2:2:1: VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0dc0 <e602> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->clr -> VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0ee0 <e605> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->load -> VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b1000 <e608> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->inp -> VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b23a0 <e618> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->LogicShifter_Right_4Bit__DOT__clk -> VAR 0x5555561acf70 <e512> {c2al} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__clk [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b24c0 <e621> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->LogicShifter_Right_4Bit__DOT__clr -> VAR 0x5555561ad0f0 <e236> {c2aq} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__clr [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b25e0 <e624> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->LogicShifter_Right_4Bit__DOT__load -> VAR 0x5555561ad270 <e244> {c2av} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__load [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b2700 <e627> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->LogicShifter_Right_4Bit__DOT__inp -> VAR 0x5555561ad3f0 <e252> {c3ar} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit__DOT__inp [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b2820 <e630> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->LogicShifter_Right_4Bit__DOT__outp -> VAR 0x5555561ad570 <e324> {c4aw} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit__DOT__outp [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b1240 <e474> {c2al} @dt=0x5555561a2920@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b1300 <e471> {c2al} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b1420 <e472> {c2al} @dt=0x5555561a2920@(G/w1)  clk [LV] => VARSCOPE 0x5555561b23a0 <e618> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->LogicShifter_Right_4Bit__DOT__clk -> VAR 0x5555561acf70 <e512> {c2al} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__clk [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b15c0 <e612> {c2aq} @dt=0x5555561a2920@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b1680 <e480> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [RV] <- VARSCOPE 0x5555561b0dc0 <e602> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->clr -> VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b17a0 <e481> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [LV] => VARSCOPE 0x5555561b24c0 <e621> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->LogicShifter_Right_4Bit__DOT__clr -> VAR 0x5555561ad0f0 <e236> {c2aq} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__clr [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b1960 <e613> {c2av} @dt=0x5555561a2920@(G/w1)
    1:2:2:2:1: VARREF 0x5555561b1a20 <e489> {c2av} @dt=0x5555561a2920@(G/w1)  load [RV] <- VARSCOPE 0x5555561b0ee0 <e605> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->load -> VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b1b40 <e490> {c2av} @dt=0x5555561a2920@(G/w1)  load [LV] => VARSCOPE 0x5555561b25e0 <e624> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->LogicShifter_Right_4Bit__DOT__load -> VAR 0x5555561ad270 <e244> {c2av} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit__DOT__load [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b1ca0 <e614> {c3ar} @dt=0x55555619a460@(G/w4)
    1:2:2:2:1: VARREF 0x5555561b1d60 <e498> {c3ar} @dt=0x55555619a460@(G/w4)  inp [RV] <- VARSCOPE 0x5555561b1000 <e608> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->inp -> VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b1e80 <e499> {c3ar} @dt=0x55555619a460@(G/w4)  inp [LV] => VARSCOPE 0x5555561b2700 <e627> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->LogicShifter_Right_4Bit__DOT__inp -> VAR 0x5555561ad3f0 <e252> {c3ar} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit__DOT__inp [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x5555561b2020 <e615> {c4aw} @dt=0x55555619a460@(G/w4)
    1:2:2:2:1: VARREF 0x5555561b20e0 <e507> {c4aw} @dt=0x55555619a460@(G/w4)  outp [RV] <- VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x5555561b2200 <e508> {c4aw} @dt=0x55555619a460@(G/w4)  outp [LV] => VARSCOPE 0x5555561b2820 <e630> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->LogicShifter_Right_4Bit__DOT__outp -> VAR 0x5555561ad570 <e324> {c4aw} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit__DOT__outp [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x5555561b2940 <e631> {c6af}
    1:2:2:2:1: SENTREE 0x5555561b2a00 <e158> {c6am}
    1:2:2:2:1:1: SENITEM 0x5555561b2ac0 <e80> {c6ao} [POS]
    1:2:2:2:1:1:1: VARREF 0x5555561b2b80 <e261> {c6aw} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNDLY 0x5555561b2ca0 <e431> {c9as} @dt=0x55555619a460@(G/w4)
    1:2:2:2:2:1: COND 0x5555561b2d60 <e422> {c9av} @dt=0x55555619a460@(G/w4)
    1:2:2:2:2:1:1: VARREF 0x5555561b2e20 <e418> {c8am} @dt=0x5555561a2920@(G/w1)  load [RV] <- VARSCOPE 0x5555561b0ee0 <e605> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->load -> VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: VARREF 0x5555561b2f40 <e419> {c9av} @dt=0x55555619a460@(G/w4)  inp [RV] <- VARSCOPE 0x5555561b1000 <e608> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->inp -> VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3: COND 0x5555561b3060 <e420> {c11av} @dt=0x55555619a460@(G/w4)
    1:2:2:2:2:1:3:1: VARREF 0x5555561b3120 <e402> {c10as} @dt=0x5555561a2920@(G/w1)  clr [RV] <- VARSCOPE 0x5555561b0dc0 <e602> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->clr -> VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:2: CONST 0x5555561b3240 <e403> {c11av} @dt=0x55555619a460@(G/w4)  4'h0
    1:2:2:2:2:1:3:3: EXTEND 0x5555561b3380 <e404> {c13ba} @dt=0x55555619a460@(G/w4)
    1:2:2:2:2:1:3:3:1: SEL 0x5555561b3440 <e384> {c13bg} @dt=0x5555561a5800@(G/w3) decl[3:0]]
    1:2:2:2:2:1:3:3:1:1: VARREF 0x5555561b3510 <e331> {c13bc} @dt=0x55555619a460@(G/w4)  outp [RV] <- VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:3:3:1:2: CONST 0x5555561b3630 <e305> {c13bj} @dt=0x5555561a58e0@(G/sw2)  2'h1
    1:2:2:2:2:1:3:3:1:3: CONST 0x5555561b3770 <e340> {c13bh} @dt=0x5555561a60e0@(G/w32)  32'h3
    1:2:2:2:2:2: VARREF 0x5555561b38b0 <e325> {c9an} @dt=0x55555619a460@(G/w4)  outp [LV] => VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a2920 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a58e0 <e297> {c13bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5555561a5800 <e285> {c13bg} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55555619a460 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5555561a60e0 <e335> {c13bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a2920 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a460 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a5800 <e285> {c13bg} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a58e0 <e297> {c13bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a60e0 <e335> {c13bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556189960]
