Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Oct 30 13:30:48 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file m_main_control_sets_placed.rpt
| Design       : m_main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              15 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------+----------------------------+------------------+----------------+
|     Clock Signal     |   Enable Signal   |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+-------------------+----------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | m_7segcon/r_digit |                            |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG |                   | m_7segcon/r_cnt[0]_i_1_n_0 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG |                   |                            |               25 |             42 |
+----------------------+-------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 15     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


