.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
100000000000000001
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000010
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 0
110000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000001000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
010000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000100000
000010000000000000
000111010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000100000000000000
000000000000000000
000000000000011001
000000000000100010
000000000000110000
001000000000000000
000000000000100000
000000000000000000
000000000000000000
000001011000110010
000000001000010000
000010000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000001
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
100000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000010
000100000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000010
000100000000100000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000001011000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 0
010000000000000000
000100000000010000
000001010000000000
100000001000000001
000000000000000000
000000000000000000
001000000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
010000000000000000
010100000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000100000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001011000000000
000000001000000000
000000000000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000110000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 0
010000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000010110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000011110000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000010000000000000000000100000000
000000000000000000000011111001000000000010000000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000000000000000000000001100000100000100000100
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100110000000
000000000000000000000000000000001111000000000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101101000000000010000001000000
000000001110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000100100000001
000010000000000000000010110000001001000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000011100001010000000000000000001100000100000100000000
000011000000100000000000000000010000000000000000000000
000000000000000000000000000000011110000100000100000100
000000000000000000000010110000010000000000000000000100
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000100000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000101
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000010000000000000000111000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000010000000000001111000000000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000010011100000000000000100000000
000000000000000000000011100000100000000001000001000000
011000000000001000000010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
010000001000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 16 1
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000100
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000001
110000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000000001101101100001010000000000
000000000000000000000010100101101000010000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000111011001100000010000000000
000000000000000000000000001011111000010100000000000000
000000000000000000000011000000000001000000100100000000
000000000000000111000111110000001110000000000010000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010010000100000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000101000000001101111011001001000000000000
000000000000000000000000001111011100001010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000011100000010011100000000000000100000000
000000000000000000100011010000100000000001000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001111001001000000010000000000
000000000000000101000011101111111000000010110000000000

.logic_tile 3 2
000000000000000000000110110000011110000100000100000000
000000000000000101000111110000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000001000010010100000000000
010000000000000000000000000001011101000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000011110000000000000001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011110000100000100000000
000000000000000000000110000000010000000000000000000100

.logic_tile 4 2
000000000000001000000000010000000000000000100100000000
000000000000000101000011110000001111000000000000000000
011000000000000000000000011111111010111000000000000000
000000000000000000000010001111001101100000000000000000
010000000000001111100000001000000000000000000100000000
010000000000000101100000001101000000000010000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111000111001110000001110000000000
000000000000000000000010000001011010000000100000000000
000000000000000000000000000011111110100000000000000000
000000000000000000000010010111101111110000010000000000
000000000000000000000010101101011110000000100000000000
000000000000000001000010000101011010101000010000000000
000010000000000111100000000011011000000000000000000000
000001000000000000100010000011110000000001000000100000

.logic_tile 5 2
000000000000101000000000001101011100100001010000000000
000000000000000101000010110011101000100000000000000000
011000000000100000000000000000001010000100000100000000
000000000001000000000000000000010000000000000000000100
110000000101001000000010100000000000000000000000000000
000000000000100001010111110000000000000000000000000000
000000000000100000000000011000000000000000000100000100
000000000001010000010011011101000000000010000000000000
000000000000000011000011101011001100100001010000000000
000000000110000000000000000011101000100000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001001110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001001000010000000000000
000000000000001011000000000101011110000000000000000000

.logic_tile 6 2
000000000000000000000000000000001110000100000101000000
000000000000000000000000000000010000000000000000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000110000011000000000000000000000000
110000000001000000000100000000100000000001000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 7 2
000000000000001000000110000111101000000000000000000000
000000000000001111000000000000011101000000010000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
000000000000000001000000000000001100000000000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000010000000000000000000000000000000
000000001000000000000011001111101100100000000000000000
000000000000000001000000000111111001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000001000000000000000100000001
100000000000000001000000000000000000000001000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000011100000000000000000000000000000000000

.logic_tile 9 2
000000000000000001000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000010000000

.logic_tile 10 2
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000010000000000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000
011000000000000000000000001111011100101001000000000000
000000000110000000000000000101011101100000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000010000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000001000000000000000011011011100100000000000000001
000000000000000000000010000101011110110000100000000000
000000000000000001000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000001000010101111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
011000000000000000000000000001101011100001010000000000
000000000000001111000000000101001111110101010000000000
010000000010000111000011100000000000000000000000000000
110010100000001111000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000001001010110000010000000000
000000000110000000000000000001001100010000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001011000000000000000000

.logic_tile 14 2
000000000000000111100011110101101101001000000000000000
000000000000000000100111111001001010001110000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110001000000000000000000000001001110000000010000000000
010000000000010000000000001001001110000010110000000000
000000000000001111000110011101111111101000010000000000
000000000000000111100111111001011010001000000000000000
000000000000000101000010000000000000000000000000000000
000000000000010000100111110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000100
000000000001010101000000001111011011011100000000000001
000000000000000001100000001111011011011101010000000000
000000000000000000000010000000000000000000000100000100
000000000000000000000000001001000000000010000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000111100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110001000000001000000011100111011110110000010000000000
110000000000001111000100001011101000010000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000011100000000000000000000000000000000000000000000000
000001100000000000000010100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000001
000110100000000000000010000111101010101000000000000000
000000000000000000000010011011001011011000000000000000
000000000000001000000000001000000000000000000000000000
000001000000001001000000000001000000000010000000000000

.logic_tile 16 2
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000001100000100000100000000
000000000001010000000000000000000000000000000000000000
010100000000000000000111101111101111100001010000000000
110000000000000000000100001101101111100000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000110100011000000000000000110000000
000000000000000000000010000000100000000001000000000010
000000000000000111000000010011101001110000010000000000
000000000000000001000010010111111101100000000000000000
000000000000000000000110100000000000000000100000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 17 2
000000000000101000000000001101011100101000000000000000
000000000000000001000000001111101110011000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000010011000000000000000000000000000000
000000000000000000000011100001011110000001110000000000
000000000000000000010100001011001100000011110000000000
000000000110000101000111011101011101100000000000000000
000000000000000000000111001101111001110000010000000000
000000001100000011000010100011100000000000000100000100
000000000000001001000100000000000000000001000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010011100010111000000000000000000100000000
000000000000000000100111101111000000000010000000000000

.logic_tile 18 2
000000001010000000000111100111111011100001010000000000
000000000000000001000010101001111100100000000000000100
011000000000000111100000001000000000000000000100000000
000000000000100000000000000111000000000010000000100000
010000000100000000000111100000001000000100000100000000
110000000001000000000110100000010000000000000000100000
000000100000000000000111110000000000000000000100000000
000001000000000000000011110111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100000000000001101011000100000000000000000
000000000000011001000000001101101000110000010000000000
000000001110001000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000100000

.logic_tile 20 2
000000000000000000000000001001111011100000010000000000
000000000000010000000000000111101010010100000000000000
011000000000000101000111100011101111101000010000000000
000000000000000000000111101111011011010110100000000100
010000000000000000000011101011101100000110000000000000
110010100000000000000111111111101101010111110000100000
000000000000001001100010111111011011100000010000000000
000000000000001001000110001001011000101000000000000000
000000000000000001100000011111111011100000010000000000
000000000000000000100011001111101010010100000000000000
000000000000001111000110000000000000000000000100000000
000000000000000011100000001101000000000010000000000000
000000000000000111000110000001111101000000010000000000
000000000000000000100010011011101001000010110000000000
000000000000000111000010001111111011100000010000000000
000000000000000000100011101111111000111110100000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100111101101101101010101000000000000
000000000000000000100000001011101000111101000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100111001101111101101000000000000000
000000000000000000100100001011001100011000000000000000
000000000000000000000000000001100000000000000100000000
000000000000001001000000000000100000000001000000000000
000000000000001111000110100000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000010011101101110000001110000000000
000000000000000001000010001001001111000000010000000000
011000000000000111000011101011001111000100000000000000
000000000000000000000110010101111100010100100010000000
010000000001000101000010100001100000000000000000000000
100000000000000000000011110001001011000001000000000000
000000000000001111000110000000000000000000000100000000
000000000000001001000100001001000000000010000000000000
000000000000001101100010111001101101010100100000000000
000000000000000101000011000101111111010110100000000000
000000000000000011100110001001001101101110000000000100
000000000000000000000000001011101110101101010000000000
000000000000000001000110000011001010101001010000000000
000000000000001011000000000101011110101001000000000000
000000000000001101100110101101111111101001010000000000
000000000000000001000000001001101000010110000000000000

.logic_tile 2 3
000000000000000101000110001111101011010100000000000000
000000000000001111000011101001111011100000010000000000
011000000000000011100111110101001001000001110000000000
000000000000001111100111011001011010000011110000000000
010000000010001111000111110001011010110000110000000000
110000000000001111000110010101011001110000010000000000
000000000000000101000010110101101100100000000000000000
000000000000001101000110000101001110110000010000000000
000000000001100000000111000011000000000000000100000000
000000000110000101000000000000100000000001000000000000
000000000000000000000010111001111101101000010000000000
000000000000000001000011001001011000000000010000000000
000000000000001000000000001101001110100000000000000000
000000001010000011000000000011001000110100000000000000
000010100000000000000000011001111011100000010000000000
000001000000000000000011001111001101101000000000000000

.logic_tile 3 3
000000000000000001000000010001000000000000000100000000
000000000000000000100010010000000000000001000000000010
011010000000000101000000000000000000000000000000000000
000001000000001111100000001101000000000010000000000000
010000000000000000000000010011011001001000000000000000
100000000000000000000010011011101010001110000010000000
000000000000000111100000001111111100001101000000000000
000000000000000000100000000111001110000100000000000000
000000000000000001000111001001101110000001110000000000
000000000000000000000010100111001101000000010000000000
000000000000001000000011100111100000000000000100000000
000000000000000011000100000000100000000001000000000001
000100000000000000000110101011001110100000000000000000
000000000000001111000010000111001001111000000000000000
000000000000001111000111001111011000010100100000000000
000000000000001101100100001011101111101001010000000000

.logic_tile 4 3
000000000000000000000110100001111101110011110000000001
000000000000000111000000001101101011010010100000000000
011000000000000101000110100001111101010100100000000000
000000000100000101000011100101111010010110100000000000
110000000000000101000111001001101100101100000000000000
010000000000000111100000000001001000111100000000000000
000000000000001000000110000011111111100000010000000000
000000001100000101000110011011011110101000000000000000
000000000000000001100010000111100000000000000100000000
000000000000011001000011100000100000000001000000000000
000000000000000011100000010111000000000000000100000000
000000000000001111000010000000100000000001000000000000
000000000000000000000110100101111111101000000000000000
000000000000100000000000000011101111100000010000000000
000010100000011000000010000101011000101100000000000000
000000000000100011000010011001011010111100000000000000

.logic_tile 5 3
000000000000000000000110001001111011101001010000000000
000000000000001011000111000001111101101000010000000000
011000000000010000000110100001011110100000010000000000
000010000000100101000000001111001001111110100000000000
110010000000000000000110001011101111000000100000000000
010000000000001111000100001111111011010100100000000000
000100000000110011100110000101101000000110000010100000
000000000000100000100111100000011010001001010001000100
000000000000000000010000001000001010010100000100000000
000000000000000000000010000101001001010000000000000000
000001001010000000000111011111101010100000000000000000
000000100000000000000110001111011110110000010000000000
000000000000001000000000001111011111000000100000000000
000000000000000011000011011111011011010100100000000000
000000001000000101100010010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 6 3
000000000000000000000000001101100000000011000000000000
000000000000000000000000001001100000000000000000000100
011000000000010000000000010111100000000000000100000000
000010100000100000000010110000100000000001000000100000
110000000000001111000110100000001110000100000000000000
010000000000000011000000000000000000000000000000000000
000100000001010000000000000000011001010100100000000000
000100000000100000000010000000011011000000000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001110001000000000000111101011000111010010000000
000000000010000101000000000101001110101011010000000000
000000000000001001000111000000000000000000000000000000
000000000000001111100000000000000000000000000000000000

.logic_tile 7 3
000000000001000011000011100001001001000000000000000001
000000000000000101000100001011011000000010000011000101
011011000000000001100010100000000001000000100110000010
000001000000000111000011100000001010000000000000000001
010000000000000111100010010011011100000000100000000000
000000000000000101000011000000001011000000000010000000
000010000000001101000111101111100000000000100000000000
000001000000000011000100001001001010000000000010000000
000000100000000111000000011001111000000000000000000000
000000000000000000100010001001011000010000000000000000
000000000000000101000000000000011010000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000001101011001000000000010000100
000000000000000000000000001001101010100000000011000110
010000000000000001100000001101011000000000010000000000
100010100000000000000000000001011010000000000000000010

.ramb_tile 8 3
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011101001010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
010100000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000111100000000001000000100000000000
000001001001000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000101100000000000000100000000
000000000000000000000000000000100000000001000001000000

.logic_tile 10 3
000100000000000001000000001000000000000000000111000000
000000000000000000100000000111000000000010000000100100
011000000000000011100000000000000001000000100100000000
000000000001000000100000000000001010000000000011000100
010001000000000000000000001001011010010111100010000000
000000000000000000000000001101001111001011100000000000
000000000010101111000011100000000001000000100110000011
000000000001000111100000000000001000000000000001000101
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000011100000000001000000100101000010
000000000000000000000000000000001010000000000001000010
010000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000010101011101000100000010000000000
000000100000000000010000001101011101010100000000000000
011000001001001111000011100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
110000000000000101100110101000000000000000000100000000
110000000000000000100011100101000000000010000010000000
000000000000000111100111010001101101101001000000000000
000000000000000000000111101001011011100000000000000000
000100000110000000000000000000001010000100000110000000
000000000000000000000010000000010000000000000000000000
000000000001000111000000001101001011000001000000000001
000000000000000000000000001001101000000000000000000000
000100000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000001000000110100111011011001000000000000000
000000000000000101000011111001011011001110000000000000
011000000000000001100010100000000001000000100100000000
000000000000001111000100000000001111000000000010000000
010000000100001101000010100000000000000000000000000000
100000000000000001000100000000000000000000000000000000
000000000000000001010110101011101010001101000000000000
000000000001010000100110000011111101001111000000000000
000000000100000001100011000001001010000000000000000000
000010000001000000000100000111100000000010000000000000
000110100000000011000000001111111010000001110000000000
000001000000000000100010001101001100000000100000000000
000000000000001001000110010011111000110000110000000000
000000001000000111000011100001001111110000100000000000
000000000000000001000000001001101010010100100000000000
000001000000000000100010001001001111010110100000000000

.logic_tile 13 3
000010100010001000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
011000000100000000000000000000011110000100000100000000
000000000000000000000011100000010000000000000000000000
010000000000001101000000001111101101000000010000000000
010000000100000011000000000111011011000001110000000000
000000000001000000000010100000011000000100000100100000
000000000000000000000010100000010000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000001011001110100000110000000000
000000000000000000000000001101101110110000110000000000
000000000000101001000000001111101010001110100000000000
000000000000010011000000001101001010001110010000000010
000000000000001111000111000001000000000000000100000000
000000000000001011000100000000000000000001000000000001

.logic_tile 14 3
000000000000000000000010101001011010101001010000000000
000000001010000101000010100101111010010100100000000000
011001000000000111000000000000000000000000000100000000
000010100000000000000011111111000000000010000001000000
110000000100001111000011100111111011101001010000000000
010000100000010111000110011001101100100001010000000000
000000000000000101100000001011111111111000000000000000
000000000000011111000010111011101000010000000000000000
000001001010100000000110010001101011100000000000000000
000000000000000000000011001101001111111000000000000000
000000000000001000000110001001001010101001010000000000
000000000000000001000010010111001101010010100000000000
000000000000000000000000000101000000000000000100000100
000000000000010000000010000000100000000001000000000000
000000001110001011100110010000011000000100000100000000
000000000000000101100010100000010000000000000000000000

.logic_tile 15 3
000000000000001000000111100001000000000000000100000000
000000100000001111000100000000100000000001000000000000
011000000110001000000010000000000000000000000000000000
000000000000001111000110100000000000000000000000000000
110101000000110111100000000000000000000000000000000000
110010000000000000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111000000001111011101001101000000000000
000000000000000000100000001001101100001111000000000000
000010100000000001100000001101011000001000000000000000
000001000000000001000000001111001110001101000000000000
000001000000000000000010001011001010010100100000000000
000000001110001111000010001111011000010110100000000000
000000000000000000000110011101011011000001010000000000
000000000000000000000011010101001001000001100000000000

.logic_tile 16 3
000000000000001101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
011000000000000001100000001001001010001000000000000000
000000100000000111000010101011001011001101000000000000
010000000000001101000011100011000000000000000100000000
110010100000000101000110000000100000000001000000000000
000000000000100001000010000111000000000000000100000110
000000000001010001000000000000100000000001000000000000
000010000000000000000111101000011110000100000000000000
000001000000000000000000001001001110000000000000000000
000000000000000000000111000101111010000001110000000000
000000000000000000000000000001011010000000100000000000
000100000000100001100111001000011000000000000000000000
000000000000010000000100000001001001000010000000000000
000000000000000000000000001000000000000000000100000000
000010000000001111000000000101000000000010000000000000

.logic_tile 17 3
000001000001111001000010101111001101100001010000000000
000000000000010001000010110001101111100000000000000000
011000000000000000000000000001000001000010000000000000
000010000000001111000011110101001011000000000000000000
010000100010000001100000011011001010100000000000000000
100001000110001101000011010011011111110000100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000001000000000011100000010011101000110011110000000100
000000000000000001000010000101111100010010100000000000
000000000000000000000110000000011110000100000100000100
000000000000000001000000000000000000000000000000000000
000000000001011111000111001111101010111001100000000000
000010100000000011000111001001011110110000010000000000
000010100000000111000110000001001101101001010000000000
000000000000000001000100000111111011010110000000000000

.logic_tile 18 3
000000000000000101000110101001011100000000010000000000
000000000000000000000011111111101100000001110000000000
011000000000000111100111010111111111001001000000000000
000000000000000000000011010001011100000101000000000000
010000000000001000000011100001111001010000100000000000
010010000001000001000100001101011110010100000000000000
000000000000001111000000001101001100010000100000000000
000000000000001111100010100001101001101000000000000000
000000001000001011100000010101101011000000100000000000
000000000000000101000010000000101001000000000000100000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000010000000000000000000001110000100000100000000
000000000000000101000000000000000000000000000000000000
000001000000001001100010001011011011010100100000000000
000000000000001001000100000101101110101001010000000000

.logic_tile 19 3
000000000000000111000000000101100000000000000100000000
000000000100001101100000000000000000000001000000000000
011000000000000011100010110000000000000000000000000000
000001000000001001100010100000000000000000000000000000
110000000000001000000111000101101101010000000000000000
110000000000001001000000000011111000101001000000000000
000000000000001000000000010001000000000000000100000000
000001000000001111000010100000000000000001000000000000
000001000000000000000110000001011001101001000000000000
000010000000001111000100000011011000010000000000000000
000010000000000000000000000011111111000001110000000000
000001000000000001000000000101001111000011110000000000
000000000001110000000111001011011001000001010000000000
000000000000100000000100001001101111000010010000000000
000000001100000001010011111111101010101000000000000000
000000000000000000000010000001111000010000100000000000

.logic_tile 20 3
000000000000100001100110000001001111100010010000000000
000000000000010000100111111101001110101011010000000000
011001000000000000000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
010000000000001011100011110000000000000000000000000000
010000000000000001100110100000000000000000000000000000
000000000000000000000011101111001010010000100000000000
000000000000000000000000001011111110010100000000000000
000000000000000000000110001101001111001101000000000000
000000000000001101000000000001111001001111000000000100
000000000000000000000010000011111010111000000000000000
000000001100000001000100001011011001111100000000000000
000000000000000000000111011101001110110111110000000000
000000000000000001000011101001011010111001010000000000
000000000000000111100000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000001010000000000001011101101111000000000000000
000000000000000000000000000001101110010000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001011101011100000000000000000
000000000000000101000000000011111010110100000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000101100111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000100010000000000000000010000000000000000000000
000000000000001101100000000000000001000000100100000000
000000000000001111000010000000001110000000000000000100

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000001001011010101000000000000000
000000000000000000000010101111101010100100000000000001
110000000000000000000000001111001101000001000000000010
010000000000000111000000001101101001010111100010000000
000000000000000011100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000000000011000000011100000100000100000001
000000000000000000000010000000010000000000000000000001
000000000000000000000010000111111100100000000000000000
000000000000000000010010001111111001111000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 2 4
000000000000001001100000000001111111010000000000000000
000001000000010001100010100101011111010110000000000000
011000000000000011100000010001001001111000000000000000
000000000000000101100011011101011011111100000000000000
110000000010000111000011101000000000000000000100000001
010001000100000000100011111101000000000010000000000000
000000000000000011100111010101011001001101000000000000
000010100000000101100110011111101100000100000000000000
000000000000000000000000011101101111001000000000000000
000000000100000000000011101111011010001101000000000000
000000000000000111000000010000011100000100000100000000
000000000000000111000010000000000000000000000010000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010100000001001000000000000000000
000000000000000000000011110011100001000010100000000000
000000000000000000000010000001101100000010010000000000

.logic_tile 3 4
000000000000000000000000000011000000000000000000000000
000000001000001101000000000000100000000001000000000000
011000000000001000000000000111011000010000000000000000
000000000000001011000000000101101011010010100010000000
110000000000000000000000010000000000000000000100000000
010000000000000001000010100111000000000010000000000000
000100000000001000000000011000000000000000000000000000
000100001100001001000011010101000000000010000000000000
000000000000000000000010100000011100000100000100000000
000000000000000000000010010000000000000000000000000000
000000000001010101000000000000000001000000100100000000
000000000100100000000011100000001111000000000000000000
000000000000100111100010001101101110010100000000000000
000000000000000000000010001011111000100000010000000010
000000100110000000000000000000000000000000100000000000
000001001100000000010010010000001101000000000000000000

.logic_tile 4 4
000000100000000000000110000011011001110000110000000000
000000000000000000000110100011101110110000010000100000
011000000000000011100000001011101011110000010000000000
000000000000000000100010111011111100100000000000000000
110000000001001000000010000000001000000100000100000000
110001000000101001000000000000010000000000000000000000
000000000000000101000000001111101011100000010000000000
000000000000000000100000000111111111101000000000000000
000000000000000011100110000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000001010000001000010000000011010000100000100000000
000000000000000000000010100000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000001000010000001011000011100100001000000
000000000000000001100010100101111100001100000000000000

.logic_tile 5 4
000000000000000000000010101111011100110110010000000000
000001000000001101000000000001101000110000010000000000
011010000000000101000010101101111011010100100000000000
000001000000000101000111101001011000010110100000000000
110000001000000101000000001101011101000110000000000000
100001000000000111000000001001001000010100000000000000
000000000000000111100111101111101010111001000000000000
000000000000000000000000001111101111110101000000000000
000000000000000000000110000000011101000100000000000000
000000001100001011010000000111011110000000000010000000
000000001110111001100010010011011100111101110000000010
000000001010101011100011010111001101111100100000000000
000001000001001001000000011000000000000000000110000000
000000000000010001000011001011000000000010000000000000
000101000000000101100111000000000000000000000100000000
000110100000000000000011101001000000000010000010100000

.logic_tile 6 4
000010000000000000000010000000000000000000000100000000
000000000000000101000111101001000000000010000010000010
011000000010000011100000010000000001000010000000000000
000000100000000000100011110111001111000000100000000000
010001101000000000000010010111101110000100000000000000
110011101100010000000111100000100000001001000000000000
000000000000000000000000010000000001000000000000000000
000000000000001111000010011101001000000000100000000000
000001000100000000000110000111011010000011100000000000
000010100000000000000100001111111000000010110010000000
000000000100001000000000010011111101000010000000000100
000000000000000101000010101001011010000000000000000000
000000000000000000000110011000000000000000000100000000
000000001100000001000010101001000000000010000000000010
000000000000000000000000010000000000000000000100000000
000000000000000000000011111011000000000010000010000000

.logic_tile 7 4
000000000000100000000010110001011101000100000001000000
000000000000011111000011100000111000000000000000000000
011000000100000000000010100000000000000000100100000000
000000000000000101000010100000001011000000000000100000
010000000000000000000111110001100001000000000000000000
110000000000000000000111110000101011000001000000100100
000110100000000111000010010000001001010100100000000000
000101001110000101100011010000011110000000000000000000
000000000000000000000000000001011011000000010010000101
000000000000000000000000000001111111000000000010000000
000000001000000000000110000000001110000100000100000001
000000001100000000000000000000010000000000000001000000
000010100001000000000111101101111011000000000000100010
000000000000000000000000001111101010010000000011000000
000100000010001000000111000000011001000010000000000001
000100000000000111000100000000011001000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000100000000000000000000000000000
000010101101010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000

.logic_tile 9 4
000001000000000000000011111101101101010111100000000000
000010000000000111000011110101101011001011100000000000
011000000000000111100111000011100000000000000100000000
000001000000001111100100000000000000000001000000100000
110000001010000000000000000111100000000000000000000010
010010000000000000000000000000000000000001000000000000
000000100001000011100010010000000000000000000110000000
000101000000000000000011011001000000000010000000000000
000000000000000111100000010001111001010000100000000000
000000000001010000100010100000101110100000000000000000
000000000000000000000010001001001001000110010000000000
000000100000001111000000001011011000000110100000000100
000000000000000000000000000001100000000001000001000001
000000000000000000010000001001000000000000000001100111
000000100000001111100000000001100000000000000000000000
000000000000000101100000000000000000000001000000000000

.logic_tile 10 4
000001000000000111100010101111101000001000000001000111
000010001110000000100000001111011010000000000000100101
011000000000000000000011100101011110000000010011000011
000000000000000000000111100001011001000000000011000100
110000000000000001000000000000000000000000100000000000
110000000000000000000000000000001101000000000000000000
000100000000000000000010011001100001000010100000000000
000000000000000000010011101001101011000000110000000000
000000000000100000000110011001001000000000000011000100
000000001110010000000010101111011010000001000000100001
000010000000000000000000000000011010000100000110000000
000001000000000000000000000000010000000000000000000000
000000000000000000000110000111001100000000000000000000
000010101111010101000100000000010000000001000001000000
000000000011000000000111100111101010000000000011000110
000000000000101001000000001001101000000000010000000000

.logic_tile 11 4
000000000000011000000000000000011000000100000100000000
000000000000001111000000000000010000000000000000000000
011001000000001111100111010001111111010111100000000000
000010100000000111000011110111111100001011100010000000
110000000100100000000110111011011111000000000001000011
010000000000011101000011001011101010000100000000100001
000000001100001111000110001101011010001011100000000001
000000000000010001100000000001111010010001110000000000
000000000001011000000110000000001011010010000000000000
000010001010111001000110001111011000000100100000000000
000001001110000001000000000001000000000000000101000000
000000100000100000000011010000000000000001000010000000
000000000000000000000011100000011010001100110000000000
000000000000000001000100000000000000110011000000000000
000000000100000000000011101011000000000000000000000000
000000000000000111000010001111000000000011000000000000

.logic_tile 12 4
000000000000000111100111101111011111001110100000000000
000000000000010000100000001001001110001111110000000001
011000000000000000000010110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010001000000000000000111000001000000000000000100000000
110010000000000000000100000000000000000001000000000001
000000000000000111100000001011101100000000100000000000
000000000000001001000010101111001101101000010000000000
000000000000000111000011011001101111110011110000000100
000000100000001001100011010001111010010010100000000000
000000000000000000000000000000000000001100110000000000
000000000010000001000000000000001100110011000000000000
000000000011000001000000001101101000010100110000000001
000000101110101111100010101111111101000000110001000000
000100000000000001100110101111011100010000100000000000
000100000000000111000010000101001101010100000000000000

.logic_tile 13 4
000000000000000000000010000001000000000000000100000000
000000000000000111000011100000100000000001000010000000
011100000000000001100000000011000001000010000000000000
000000000000000000000010110011001111000011100000000000
110101001010000001100000000000000000000000000000000000
110010000100000111000010000000000000000000000000000000
000000000000000111000111111001001000010000000000000000
000000000000000000000110001111011011010010100000000000
000000000010000111000110001011111010010000100010000000
000000001101010111010000000011011010010100000000000000
000001000000001001000000000011011010101001000000000000
000000100000000011100000000101001110010000000000000000
000000000001011000000010001011001010000010000000000000
000000000000011011000000000101010000001011000000000000
000000000000000000000000000001111011101001010000000000
000101000000000000000010111011111000101000010000000000

.logic_tile 14 4
000000000000001011000000000000000001000000100100000000
000000000001000011000000000000001100000000000010000000
011000001100000101000000001011001110000101010000000010
000000000000000000000011100001011010001001010000000001
110000000010000000000010011111111101110000010000000000
010000000101010101000111111101011110010000000000000000
000000000000100001000010100101101010100000010000000000
000000000001010000000111100001111110100000100000000000
000000000000001111000010000000001100000100000100000000
000000000001000101000010100000010000000000000000000000
000001001111000001000111101001011110111110110000000000
000010000000100001100100000011011100101101010000000000
000000000010001000000111101111001010000100000000000000
000010000000000011000000001001011011010100100000000000
000100000000000111000110001101111110101010000000000000
000100000000000111000000001101001011101011010000000000

.logic_tile 15 4
000000000001001111100110100101101101111111000000000000
000010000001111101100010011111101010101001000000000000
011000000000001101100111101011111000010100100000000000
000000000000001101000111110011001011101001010000000000
010000000000101000000110010000000000000000000100000001
010000001010011011000010100001000000000010000000000000
000000000000001001100011110000000000000000100100000000
000000000000000011000110010000001000000000000000000000
000000000001010101000111010111011010010000100000000000
000010000110000000100010010111001011010100000000000000
000000000000001011100000011111111100010100100000000000
000000000000000001100010001001111001101001010000000000
000000000000110001000110101101001100000000100000000000
000010000000010111000000001001011011010100100000000000
000000000000000000000111101011011011010100000001000010
000000000000000001000100000111111000111000100000100001

.logic_tile 16 4
000001000100000101100000011101111111000000010000000001
000000100110000001000011100011111000000001110000000000
011000000000001001100111011101111000101011010010000000
000000000000001111000110000101011000000111010000000000
010000000000000000000011110011111001101000010000000000
010000000000000000000110001101011101000000010000000000
000000000000000111100110000111001101111000000000000000
000000000000000101000010001011011000111100000000000000
000010000000000000000010010000000000000000100100000000
000011000100000101000011100000001100000000000010000000
000000000001000001000110101011111101100001010000000000
000001000000000001100010111111101101010000000000000000
000010101010000001000000001101001110111000000000000000
000000000000001001000000001101101000111100000000000000
000000000000100111100000001001111111000100000000000000
000001000001000000000010000011001001101000010000000000

.logic_tile 17 4
000000000001010000000000000101101101010100000000000000
000000000000100111000000000001001101100000010000000000
011000000000001111100010000000000000000000000110000000
000000000000000001100110100101000000000010000000000000
110000000000001000000110001001111010001001000000000000
110000100000000111000000000111001000000101000000000000
000000000000001111100000001101111101011100100000000000
000100001110001011000000001001001100011100010000000000
000010100010001101100000000011101101101011110000000000
000001000000000011000000001101001101000110000000000000
000000000000011011100000001001101100101111010000000000
000000000000100011100010111111001110011111010000000000
000000000000010111100111101001111101001110100000000000
000000000000100111100000000111001001001110010000000000
000000100000000111100000010111000000000000000100000000
000000000000000000000010000000000000000001000010000000

.logic_tile 18 4
000000000000000000000010100111000000000000000110000000
000000000100000000000000000000000000000001000000000000
011000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
010010100000001000000111100000000000000000000000000000
110001000000001011000000000000000000000000000000000000
000000000000000000000010100111011010111100000000000001
000110100000100000000000000101111001110100000000000000
000010100000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000101000000011100000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 19 4
000010101010000111100010110000001100010110000011000000
000000000001000000000011100000001010000000000011100001
011000000000000101000010111111111001011001000011000010
000000000000001111000010011101011111101001000001000001
010000000000101111000011001001111000101100000000000000
110000000000000111100100001101101111111100000000000000
000000000000000111000110001011111011100000110000000000
000000000000000101100011110101101100110000110010000000
000000000000000011100000010001001110100001010000000000
000000000000000000100011111001011101100000000000000010
000000000000001001000000010101000000000000000100000000
000000000000000011000010000011000000000001000000000000
000000000000000001000111111001001010000100000000000000
000010000000000000000111011111101110101000010000000000
000000000000000101100111000011111000001101000000000000
000100000000000000000110011001001000000100000000000000

.logic_tile 20 4
000000000000001000000010111101001100110000010000000000
000000001100000101000110101001101111100000000000000000
011000000000000101000010100001000000000000000100100000
000000000000001101000111100000000000000001000000000000
010000000000001011100111110001111010011100100000000010
110000000110001111100011101001001101001100000010100000
000000000000001101000011100011100000000000000100000000
000000000000000001100110110000000000000001000000000100
000000000101001101100000011101101001101110000000000000
000000000000100001000011000111111101011110100000000000
000000000000001000000010011111111010111111000000000000
000000000000001011000010000111101110101001000000000000
000000000110000000000010001011111000101001010000000000
000000000000010101000100001101111010101000010000000000
000000000000001101100110000001101100000010000000000000
000000000000000101000000000101000000000000000000000000

.logic_tile 21 4
000000000000001000000010111111001100000001010000000000
000000001110000001000010001001011111000010010000000000
011100000000000000000011100000001100000100000100000000
000000000000000000000110100000000000000000000001000000
110010000000010000000000011111001111001000000000000000
010001000000100101000011111001101110001110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000011100001101001110000110000000000
000000000000001111000011110001111100110000100000000000
000000000000001000000000000000001000000000000000000000
000000000000001011000000001101011010000010000000000000
000000000000001000000111110000000000000000000000000000
000000000000000101000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000001000101000011101011011111001101000000000000
000001000000000000100011011101011001001111000000000000
011000000000000111000111000111001011000001010000000000
000000000000000000100111111011001000000001100000000000
010000000000000111100010000000000000000000100100000001
010000000000100000000000000000001011000000000000000000
000100000000000111000111101011101110000001110000000000
000100000000000000000010101101111001000011110000000000
000001000000001001100110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000001000111001001101101001000000000000000
000000000000000000000110000111111100001101000000000000
000000000000000111100000000101101100100010110000000000
000000000000000000000010001111001000010110110000000000

.logic_tile 2 5
000010100100000000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
011001000000011111000110100101101100000100000000000000
000000100000101111100100000101110000000000000000100000
110000000000000000000110000000000000000000000000000000
110001000000011101000100000000000000000000000000000000
000000000000000000000110010000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000100000001000000000000001111000001010000000000000
000001000110001011000011111101101100000110000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001001101011000110000000000000
000001001100000000000000001101011001010100000000000000

.logic_tile 3 5
000000000000000000000000010000000000000000000100000100
000000000100001001000011010001000000000010000000000000
011000000000000001100000001101101111000001110000000000
000000000000000101100000000101111000000000100000000000
010010100100001000000111000011100000000000000100000001
010000000000001011000011100000000000000001000000000000
000110100000000000000011101101001110000000010000000000
000101000000000101000111101101111111000010110000000000
000000000100000011100110000111101010001000000000000000
000000000000000000100000001101001111001101000000000000
000000000000000101100000000000000000000000100100000000
000000000000001001000000000000001011000000000010000000
000000000000000101100111011111011001010100000000000000
000000000010011111000110001111001000010000100000000000
000000000000000000000011100011101110101000010000000000
000000001100000001000100000011001101010110100000000000

.logic_tile 4 5
000000000000000001100000000101111010100000000010000011
000000000000000000100010001001011010000000000011000010
011000000000000001100011100011011010101000010000000000
000000000001011001000100001111101011001000000000000000
010000000000000111100111110000000001000000100100100000
110000000000000001100011110000001101000000000000000000
000010100000001111100000010111000000000000000100000000
000001000000001001000011110000100000000001000000000000
000010100010000111100000000101001111101000000000000000
000000000000000001000010000011011010100000010000000000
000110100000001001000000001011100000000010110011000111
000100001110000011100010000011001100000010100000100001
000000000000000000000110111001011001100010110000000000
000000000000000000000010100001011110010110110000000000
000010000000000101100000001000000000000000000100000000
000001000000000000000000000001000000000010000000000000

.logic_tile 5 5
000000100001000000000111101101001101100000010000000000
000001000000100000010110101111001000111110100000000000
011001000001010001100000011011011011000110100000000010
000010100000100111100011011101011111001111110000000000
110000000001010111100010101000000000000000000100000000
010000000000001111000111110101000000000010000000000000
000000000000100101110111111111011100100011110000000000
000000000001010001000110110011011011010111110011100110
000010000000011001000111011101111000000001000000000100
000000000000001101100111110111000000000000000010000000
000000001110000011100000010001001010000000100000000000
000000000000000000100011110000111001000000000000000000
000001000000010001000010111000000000000000000100000000
000000000010010000000110111001000000000010000000000000
000001000000100011100011100111001010000001010000000000
000000100001000000000110001011101111000001100000000000

.logic_tile 6 5
000000001000001101000010100001000000000000001000000000
000001000000001011000010100000101000000000000000000000
000001000000001000000000010001101001001100111000000000
000010000000001011000011010000101110110011000010000000
000000100000001000000110000001001000001100111000000000
000000000000000111000111100000001011110011000000000000
000010000000000000000011100001001000001100111000000000
000000000000000000000011110000101101110011000000000001
000000000000000000000010010011101001001100111000000000
000000000000000000000111010000101011110011000000000000
000000000110000000000010000111101001001100111000000000
000000000010000000000000000000101011110011000000000000
000000000000100000000000000101001001001100111000000000
000000000000000000000000000000001000110011000000000000
000101000110001000000010000011001000001100111000000001
000100100001010101000000000000101011110011000000000000

.logic_tile 7 5
000000000000000011000000011101011100101000010010000000
000000000010001001000010101001011010001000000000000000
011001000000010101100000010000000000000000100110000000
000000001110100000000010100000001000000000000000000000
110001001100001011100000001001101010101000000000000000
110010100000010111100000000111001010100100000000000001
000000000001011000000000001011001010100000010000000000
000000001010000101000000000101101010010000010010000000
000000000000000011000111000000001101010010000000000000
000000000000000000000010000000011100000000000000000000
000000000000000000000011101101011110110000010000000000
000000000100001001000000000111011010010000000010000000
000000000000000000000010000101001100100000010001000000
000000000000000000000000000101001001101000000000000000
000010000001000111000010000001000000000000000100000001
000000100000101101000000000000000000000001000000000100

.ramb_tile 8 5
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010101100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010010000000000000000000000000000
000000100001000000000000000000000000000000

.logic_tile 9 5
000010001111000001100000001000011110000010000000000000
000000000000000000000010101001000000000000000001100001
011001000000000000000011100011011100000100100010000000
000000100001000101000010100000101101100001000000000000
010000101011000001000110000011100001000011000000000000
010001000000000101000011110101001011000010100000000000
001100000000000000000111111000001110010000100000000000
000100000010010000000110011001011010000000100001000000
000010000100000000000110111111101111010111110010000000
000001000001000111000010001001001110000111010000000000
000000000000001111100010000001111001011100000001000000
000000000000101101000000000001101011110100000000000000
000000000000000000000010100101011100010000100100100000
000000000001000011000000000011111011110000010000000000
000010100000001111000000000011101100010010100000000000
000000000000000011100000000000011101000000010010000000

.logic_tile 10 5
000001000000010111100000011011011110000000000010000000
000000001100100000000011110011110000001100000000000000
011001000000001000010000000000000000001100110000000000
000010001010001111000000000000001110110011000000000000
110000000000101001100000010111000000001100110000000000
110000000001000101000010000000000000110011000000000000
000000100110000000000000010001101000000010000000000000
000001000110000000000011010000010000001000000000000100
000000000000000111000110000001001110000000000000000000
000000000000000000000000000000010000001000000000000100
000001000000101000000000010000001110000100000101000000
000000100001000001000011100000000000000000000010000000
000000000000010001000010011011011011000000010011000011
000000000001100001100011100111011111000000000001000010
000000000110000011100110010101011100100001010000000001
000010100010000000100111000101011011010000000000000000

.logic_tile 11 5
000000000000000000000000000111011011010010000000000000
000010100100000000000000000000011000001000010000000000
011000000000101000000111001101001100100000000011100010
000000000001011111000100000011001100000000000011100001
110001000000000011100000001011101100010000000000000011
110010000000000000000000001101001010000000000011000100
000000000000000000000111011101011010000000010001000010
000000000100000000000111100011011100000000000000100100
000000000000001011100000001001111100000000000001100111
000010100000001011100000000011101010000000100011000000
000000001000000011000000000000001110000100000100000000
000000000000001111100000000000000000000000000000000000
000000000000000111000010000011111001100000000000100010
000000100100001001000000000101011100000000000011000001
000000000001000000000000000101101011000000010000000011
000000000000000000000000000011101100000000000001000011

.logic_tile 12 5
000010100000100000000000001111101111100000010000000000
000001100001010000000000000001101100010100000000000000
011000000000100101100000010101111110000001110000000000
000001001100011001000010110011111011000011110000000000
010000001111010000000010011011001111010000000000000000
110000000000000000000110001001111010010010100000000000
000000000000000101100110000000001110000100000100000000
000000001000000000000000000000000000000000000000000001
000010101100001011000111110000000001000000100000000000
000001001110001001100011100000001110000000000000000000
000000000000001000000000001011011001000001010000000000
000000000001000111000010010001101111000001100000000000
000110000000001101000000010000000001000000100100000000
000001000000101001000011110000001101000000000000000000
000000001101000111100011000011101100101000010000000000
000000000000000000100010001011001111000100000000000000

.logic_tile 13 5
000010000000101000000000010000011110000100000100000000
000010001010000011000011110000010000000000000000000000
011001000000001000000010111011111001010000000000000000
000010000000011001000111010111101011101001000000100000
010000000001010000000110000111001010101000010000000000
010000000000101111000011100111011011101001010000000000
000000000000001011100010101011011011101000010000000000
000000000000001001000111100111011011000100000000000000
000000001000101000000000000000000000000000000000000000
000000000100010011000000000000000000000000000000000000
000000000000000001100000000101101101101000000000000000
000000000000000000000010110101001001100000010000000000
000000001000011111000000000111011101101000010000000000
000000000001101011000010010001101001010110100000000000
000010100001011000000000010011111011000000010000000000
000011100000100011000011010101101010000001110000100000

.logic_tile 14 5
000000000001110000000110100001000000000000000100000000
000000000000010000000100000000100000000001000010000000
011010100000001000000111011000011000000000100000000000
000000000000000111000110000101011100000000000000000000
110000000110000000000000001000000000000000100010100000
010000000000000000000000000001001111000010000000000000
000011000000000000000111100000000000000000000100000000
000011100000001101000000001011000000000010000000000000
000010100000000111000011100000000000000000000000000000
000001000000000000000111110111000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000110000101000011101011111001000010010000000000
000100000000000000100000001101011101000001010000000000
000000000000000000000000000111000000000000000100000000
000010100010000000000000000000000000000001000000000000

.logic_tile 15 5
000001000000010000000000010000000000000000000000000000
000000000011010000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000001010001000000000001000000000000000000000000000
010000100000000111000000000111000000000010000000000000
000010000001001000000000000000000000000000100100000000
000100000000000101000000000000001101000000000000000100
000100000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000001010100000000000000000011010000100000100000000
000000101110010000000000000000000000000000000000000000
000000100001010111100000000000000000000000100100000000
000000001110000000000000000000001010000000000000000010

.logic_tile 16 5
000001000001000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
011000001010010000000000000101001010100000000000000000
000000000000100000000000000111011010110000100000000000
110001000000000111100010100011101101000010000000000000
110000000100001001000100000000001011000000000000000000
000001000000000011000010100101100000000000000000000000
000000100000000000100100000000000000000001000000000000
000000000000101001110000000000000000000000000000000000
000000000111000101000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000101011010000000011000000000000000000100100000000
000010000000000101000100000000001100000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 5
000000100000000000000111111011101100000011000001000001
000001001110010000000011010011000000000111000001000111
011000000110001000000111001011111001010111100000000000
000000000000001011000011100111101011001011100000000100
010000001011010000000000001111011001111001100000000000
010000000000100000000000001001111111110000100000000000
000101000000011111100111010000001100000100000100000000
000110000001101111000010110000000000000000000000000100
000001001010001001100000011101101111100000000000000000
000000000000000001000010000101001011110100000000000000
000000000000000001000000000111000000000000000100000000
000000001110000111100010000000100000000001000000000010
000000000000011000000010011000000000000000000100000000
000000100110100011000110110111000000000010000010000000
000000000000000111000111100011011010101000010000000000
000000001000000001000000001001101111101110010000000000

.logic_tile 18 5
000000000110001001100000000111111101010000100010000010
000000000001000101000000001011001000111000100010000011
011000001100000000000000001101101100000001010000000000
000001000000001101000000001101101100000010010000000000
010000000000101000000111100000000000000000000100000000
110000000000001001000100000001000000000010000000000000
000001000000001000000111010000000000000000000000000000
000010000000000101000111110000000000000000000000000000
000000001010000111100011100000000000000000000000000000
000000000000001001000110000000000000000000000000000000
000000000000000001100000010000000000000000100101000000
000000000110000000100011000000001010000000000000000000
000000000000000000000000000011000000000000000100000000
000000001110000000000000000000100000000001000010000000
000010100000000000000000001011100000000000000000000000
000100001000001111000000000101101000000001000000000000

.logic_tile 19 5
000001000110100000000011110111111011000010000000000000
000010000000010000000011100011001010101001000000000000
011000000000000101000111000001111101111110110100100000
000000000000000000000111000011101011101000010001100100
110000000000101000000011111001111110001110000000000000
010000100001001111000111111101001110000100000000000010
000000100000000101000011100000000000000000000000000000
000000000010000001000011010000000000000000000000000000
000010100000001001100000000101001011111100110110000000
000001000000001011000011101101101001101100010001100000
000000000010000000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000001010100111000000000001101001111100110101100011
000000000001010000000000001001111001011100100000000010
010000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000

.logic_tile 20 5
000000000000001101000000000111000000000000000100000000
000000000000000101100000000000000000000001000000000000
011000000000000011100000001011011011010000000000000000
000000000000010000000010010101101111010010100000000000
010000101010000001100111101101111111001000000000000000
110001000100001101000010111101011001001101000000000000
000000001110000001000111010000011111000100000000000000
000100000000001111000010110001001000000000000000000000
000000000000000000000000001101011011010000000000000000
000000001010000000000011111001011011101001000000000000
000000000000000000000111111001000000000000000000000000
000000000000000000000010100111001011000010000000000000
000000001001111000000000000011101111010100100000000000
000010000000001001000011100101111101010110100000000000
000000000000000111000000000011011011010000000000000000
000000000000000001000010000101101011010010100000000000

.logic_tile 21 5
000000000000010000000000000011001011010100100000000000
000000001110100000000000000111011000010110100000000000
011000000001000000000000000111111101101000000000000000
000000000000000111000000001011011010100100000000000000
110000000000010000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000001000000111000111000000000000000100000000
000000000000001111000100000000100000000001000000000000
000000000001000011100110010000000000000000000000000000
000000000110100000000011000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001100111101011011101101000000000000000
000000000000000000000000000111111011011000000000000000
000000000000000101100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000001110100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000010000000000000000011101000110100100100000
000000000000100000000000000000001011000000001000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000001111001011000110000001011001001000000000000000
000000000000000001100011101011011100001110000000000000
011000000000000000000110000000001010000000100000000000
000000001110001111000011100101011100000000000000000000
010000000000000011000010100111101011100000000000000000
010000000000001101100110100101111100110000010000100000
000000000000000001100010000111111010010111010000000000
000000000000000111000111111011101111000011100000000000
000000100000000001000011001101101100101001010000000000
000001000000000001100011101101001000010100100000100000
000000000000001001000000001011001110111001010000000000
000000000000001011100010000011011101100110000000000000
000000000000000000000010001001011011011111010000000000
000000000000000000000011101011111001101111010000000000
000100000000000000000110010001100000000000000100000000
000100000000000000000011100000000000000001000000000000

.logic_tile 2 6
000000000000000111100000000101011010110000010000000000
000000000000000111100000000001111110010000000000000000
011000000000001000000000011111111010100000110000000000
000000000000000111000010100101101101110000110000000000
110000000000100111000010001011011101110000000001000011
110000001000000000000111011001011000110010100000000001
000011100000000111100000010000000000000000000000000000
000001000000000101000010000000000000000000000000000000
000000000000000001100110000011101010100000010000000000
000000000000000000000100001101011110100000100000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111000111100001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110001011101011100000000000000000
000000000000000000000010011101101111110100000000000000

.logic_tile 3 6
000000000001000111000000001111011001110000010000000000
000000000000100000000010010001001011110000110000000000
011000000000000101000000000111001001111100000000000100
000000000000000101100010101101111010111000000000000000
010000000010000101000011100000011110000100000100000000
110000000000000111000010010000010000000000000000000000
000010000000001011000010100101101101010000100000000000
000001000000001001100011111111001011101000000000000000
000010100010000101100000011011101010000000010000000000
000000000110000001000010100011101110000010110000000000
000010100000000000000111001101101110001000000000000000
000001000000000001000100000111001111001110000000000000
000000000001000011100110010011001011010100100000000000
000000000000001111100011101001011001101001010000000000
000010100000000000000000000011001010010100100000000000
000001000000000001000010000001101110101001010000100000

.logic_tile 4 6
000000000001010000000110010000000001000000100100000000
000000000100000000000111000000001010000000000000100000
011000000000001000000010101111001011100000010000000000
000000000000001001000000001111101001101000000000000000
010100000000000001000010010111001111100001010000000000
010000000000000000000011110101011011100000000000000000
000010100000000101000010100000001010000100000100000000
000001000000000000000000000000010000000000000000000010
000001000000000000000010000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000000010001000000010000000001000000100000110000000
000000000100001111000110000000010000000000000001000000
000000100000100111000000000001111111000000010011000010
000001000001000000100010011101001101000000000010100000

.logic_tile 5 6
000000000001000111100000001011100000000011000000000000
000000000000110000100011110101100000000000000000000000
011000000000001000000010000000000000000000100000000000
000000100000001101000100001101001000000010100000000000
010001000000100001000000010000001010000100000000000000
010000100000000001100010110011010000000110000000000000
000010000010100111000000001111011001101000000000000000
000000000001011101110000000111001010010000100000000000
000101000000001000000000000001100000000000000110000000
000000000000000111000000000000100000000001000000000000
000101000000000000000010000000000000000010000000000000
000000001100000000000000000101001011000000100000000000
000100100000000101100000000101000000000010000000000000
000000000000010000100000000000101010000000010000000000
000000001100000001100000000000011110000100000110000000
000000000000000111100000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000001101000001100111000000000
000001000100000000000000000000001111110011000000010000
000000000000000111000000000101001000001100111000100000
000000000000000000100000000000101010110011000000000000
000000000000001101100111110011001001001100111000000000
000000001000000101000110100000101111110011000000000100
000000000001010101100000010011001001001100111000100000
000000000000100000000010100000001100110011000000000000
000000000000000000000110100101001001001100111000000000
000000000000001101000000000000101101110011000000000000
000010100000000101000000010101001001001100111000000000
000001000000000000100010100000001011110011000000000000
000001000001000000000111010111101001001100111000000000
000010001000000000000110100000101010110011000000000001
000000100000000101100010100111101000001100111000000000
000011100110000000000110110000001111110011000000000001

.logic_tile 7 6
000000000001001000000000001011111000100000000000000000
000000000000000111000010000001101101110000010000000001
011000000000001101100111100111000000000000000100000000
000000000000001011000000000000100000000001000000000001
010010000000001000000000000000000000000010000000000000
010001000000000101000000000011001000000000100000000000
000000000000000111100011101000001110000100000000000000
000000000000001111000100000101000000000110000000000000
000000000111000111100000011000000000000000000100000000
000010000000000001100011101101000000000010000000000100
000000000000000000000011001101100000000001000000000000
000000001111010000000000001001000000000011000000000000
000000000000000001000011100011000000000011000000000000
000000000011010000000100000011000000000000000000000000
000010000000000000000000011001101100100000000000000000
000000000000000000000011011111011010110100000000000100

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000101001010000000000000000000000000000000
000000101111000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000100000000000000000000000000000000
000001000000000000000000000000000000000000
000010000100000000000000000000000000000000
000001000000000000010000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000111000011100111011010000010000000000000
000000000110000000000111100000100000001000000000000110
011010100000001000000000001001101110010111100000000000
000000100000000011000000000111011000100111010001000000
010000000000100101000000010001000000000000000101000000
010000100000000000100011000000100000000001000010000000
000000001000000000000000000111111110000010000000000000
000000000010000111000000000000100000001000000000000101
000000000000000111000000000111011010000100000000000101
000000000000000000000000000000100000001001000001000000
000000001010010000000111010011100000000001000000000000
000000000000101111000010000011000000000011000000000100
000000000010000000000011100011100001000000000000000000
000000001010000000000010000000101000000000010000000000
000000000010000011100010000011101010111001000000000001
000000000000000011100000001101101000111111000000000000

.logic_tile 10 6
000001000000000001100000000000000001000000100100000000
000010000000000000000000000000001000000000000000000010
011001000010100000000000000111000001000010000000000000
000010100110111001000000000000101010000000010010000000
010000000000000000000110000000000000000010000000000000
110000000000000000000100000000001111000000000001000000
000010001110000000000111001011000000000000000010100011
000000000000000001000100000111101110000001000011000000
000000000000000011100000010101100000000001000010000000
000000000000000000100011101111000000000011000001000000
000000000000000000000000010011100001000011000000000000
000000100000000000000011000001101111000000110000000100
000001001100001101100010101000000000000000100000000000
000010100000001001000011111101001110000010100001000000
000100001010000000000000010000000000000010000000000000
000100000001001001000010001111001100000000100000000000

.logic_tile 11 6
000000000100100000000011100001000001000000100000000000
000000000000010001000100000000101010000001010001000000
011001000000001000000000000000011100000100000000000000
000010100000101111000000000000010000000000000000000000
010000000000000001000010001000000000000000100000000001
000000001000100000000000000011001000000010100000000000
000000000110001011000000000000000000000000000111000111
000000000000001001000000001011000000000010000001000001
000010001111010000000110100101111111000000000001000000
000011100000100000000111011011001000000000010000000000
000000000000000000000000000101000000000000000111000110
000000000001001001000010000000000000000001000010000001
000000000000100000000010000000000001000010000000000000
000000000001000000000000001101001101000000100000100000
010010100000011000000000000111000000000000000100000000
100001000000001011000000000000100000000001000000000100

.logic_tile 12 6
000000000000001101000010110000000000000000100100000000
000000000000011001000111110000001110000000000000000010
011000000010000000000000001101011010010100100000000001
000000001000001101000000001101001010010110100000000000
110000100000000111000010010111101010101000000000000000
110000000000000101000111110011011000110110110000000000
000010000001001101000000000000000000000000000000000000
000001000000100001000010000000000000000000000000000000
000010001000101000000000000111001110100001010000000000
000001000001001111000000000001011001100000000000000000
000000000000100011100000000111111110111111000000000000
000000000000010011000000001001101000010110000000100000
000000000000000101100111000000000000000000100100000000
000000100001011001000010010000001011000000000000000000
000000001010000101100110001011111001101001010000000000
000000001110000001000000000011001010101000010000000000

.logic_tile 13 6
000001000010000001100010000001000000000000000100100000
000000000000000000000000000000000000000001000000000000
011001000000000000000000000011101010110110100000100001
000000100000000000000010111001001011111001110010000011
110000000000100111000000010000000000000000000000000000
010000001110010000100011110000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000010001001000100000000000000000000000000000000
000000100010000000000111000000000000000000000000000000
000011100000100000000011110000000000000000000000000000
000000000000001000000000000001111011000000100000000000
000000000000000111000000000000111010000000000000000000
000001001001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000100000000000001011000000000010000000000000

.logic_tile 14 6
000011000110011011100010111101001000101001000000000000
000000000000010111100011001001011000100000000000000000
011000001110000111100000010101011010111000000000000000
000000000000000000000010000001101111010000000000000000
110001000000000000000111100111111101100000000000000000
110010000000011111000111011101011010110000010000000000
000000000000000111000010001101011010100001010000000000
000000000010000000000010111111101001110101010000000000
000001001010000000000000010011111110110000010000000000
000000000000010000000010000001101001100000000000000000
001000000000000000010110100111001000101000000000000000
000000000000000000000000000001011011011000000000000000
000001001100000001000010000000000001000000100100000000
000010000000000000000010000000001011000000000000000000
000000000001000000000000011011000001000000100000000001
000000001000001101000010001101101000000000000000000000

.logic_tile 15 6
000000000000000101100111101101101010000001010000000000
000000000111010000000100001101101110000001100000000000
011000000001000111100010000000001010000100000100000001
000000000000100000000111100000000000000000000000000000
110001100000000111100000000000000001000000100100000000
010010100000000111100000000000001101000000000000000000
000001101000000101100111100000000001000000100110000000
000010001111010000000111100000001100000000000000000000
000000001010000000000000001000011001000100000000000000
000000000100001111000011100101011110000000000000000000
000000000000100001000000001101111000000100000000000000
000000000001000000000010010001111001101000010000000000
000000000000001001000000000001001110000000100000000000
000000000000000001100011110000001100000000000000000000
000010000000010001100000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 16 6
000000000000000000000111101011011100111000000000000000
000000000100010000000111101011011111100000000000000000
011000000001001001100000010011011111101000000000000000
000000000000100001000010101011001011011000000000000000
010000000000000001100010100111111000101001010000000000
110100000000000000000010100101001110101000010000000000
000001000100010101000011100000000001000000100100000000
000010100001100000100111010000001111000000000000000000
000001001110101101100110000011101111010100100000000000
000000000001010101100000001001001010101001010000000000
000000000000000111100010000111111011000100000000000000
000000001000000000000011101001011011010100100000000000
000010000000101011100111001101001111101011010000000000
000001000000010001000011001001111000001011100000100000
001100001110000111000000010011111011001101000000000000
000100000000101001100011011001111101000100000000000000

.logic_tile 17 6
000010000001010000000111110001000000000000000100000000
000001001110100101010110000000100000000001000000000000
011000000001000011100010100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110001000000000101000000001001111110011011110000000000
110010001110011101100000000011101101010111110000000000
000000000000000000000111100001000000000000000100000000
000000000000100111000000000000000000000001000000100010
000000000001010001000000010000000000000000100101000000
000100000001100000000011000000001010000000000000000000
000000000000000000000000000001011011110000000001000000
000000000000000001000010010101111000110001010010000000
000000000000000000000011101101101101010111100000000000
000100000000000000000100001011001111001011100000000010
000000000000000000000111100000000000000000000000000000
000000001100000111000000000000000000000000000000000000

.logic_tile 18 6
000001001000000101000110000001101001101001000000000000
000000000000000000100010101001011111111001100000000000
011000000000000111000010111001111011110000010000000000
000000000000000000100011100011101111110000110000000000
110000000000001001100010100101111011001001000000000000
010000000000010001000100001001011110000101000000000010
000000000100000001000000010000000000000000100100000000
000001000000001111000011010000001110000000000000000000
000000000000001101000000010001011000101110000000000000
000000000000000111100011110101011011101101010000000000
000000000000000001100000001111101100100000010000000000
000000001000000000000000001101001001101000000000000000
000010001110001000000000000101101011000110110000000000
000001000000001001000000000011001111001010110000100000
000000000000000001000111100000000000000000100100000000
000001000000100000000110000000001100000000000000000001

.logic_tile 19 6
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000111101000000000000000000100000000
000010000000000000000100001001000000000010000000000000
010000000000000000000011100000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101010000001000000000000000000000000000000000000
000010000000000000000000000000000001000000100100000010
000000001100000000000000000000001100000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 20 6
000001000000010000000000000000000000000000000100000000
000000000000100101000011100101000000000010000000000000
011000000000000000000000001001001101101000000000000000
000000000000000000000000000111001011100100000000000000
010000000000000011100000000111101011100000000000000000
010000000000000101100000001111001111110000010000000000
000000000000000000000000010000000000000000000000000000
000000000010010000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000001
000000000110000000000000000000000000000001000000000000
000000000000000000000011110000001110000100000110000000
000000000000000000000011100000010000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 21 6
000000000001010011000011101001001010000001010000000000
000000000000100011000000001101101000011111100000000000
011000000000000111000000010001011110101000000000000000
000000000010000000000010000101011000011000000000000000
010000000000001000000011000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000001100011111011011110100010010000000000
000000000000000000000110001101001001101011010000000000
000000000100001001100000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000000000011100111111001001000000000000000
000000000000000000000000000001011101001101000000000000
000010100001010000000000000001100000000000000100000000
000001000000100000000000000000000000000001000000000000
000000000000000101100011101011011010101001010000000000
000000001110000000000011101111101100010100100000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000000000000000011000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000100000000
000000000000000000000000000011000000000011001010000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000010000000000010
000000110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000111101101100000000000000000
000000000000000000000010011101001000110000100000000000
011000000000000001100000011001111010101000010000000000
000000000000001001000010000001101110101110010000000010
110000000000000000000011100000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000111000000001001111011010000100000000000
000000000000000000100000000111001000010100000000000000
000000000000000101100000010000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000101100000000111001010111100010000000000
000000000000100011000000000111001011010100010000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 7
000000000000001000000000001001111010101000000000000000
000000000000000001000011111111011100011000000000000000
011000000000000111000110010111000000000000000100000000
000000000000000111000011100000000000000001000000000000
110000000001000001000110000000000001000000100100000000
110000000110101101100011100000001001000000000000000000
000000000000000011100000000101001101001101000000000000
000000000000000101100011110101011110000100000000000000
000000000000011001000111010000000000000000000000000000
000010000100000011000011100000000000000000000000000000
000000000110000000000000000001101011010100100000000010
000000000000000000010000001101011010101001010000000000
000000000001000011100111100011011000010100100000000000
000000001010100000100000001001011000010110100000000000
000000000000001000000010000011011011001000000000000000
000000000000000011000000001011101011001101000000000000

.logic_tile 3 7
000001000011100001000111001101111000101001010000000000
000000000000000000100000000101111111101001000000000000
011000000000000111000010100000000000000000100100000000
000000000000000101000100000000001111000000000000000000
110000000001000001100111101111101011001001100001000001
010000001010000101000111101011001011001001010000000001
000000000000000101000011001111101110110000010000000000
000000000000001101000110100001111100110000110000000000
000000100000100101100000010000011110000100000100000100
000001000001000000100011110000010000000000000000000000
000000000000000000000111010101001011101001000000000000
000000000000000001000010001101101101100000000000000000
000010100001000011100010001001011011101000010000000000
000000000000100000000010000011101000101001010000000000
000000000001010000000110000111001010101000000000000000
000000000000101101000011100001001011010000100000000000

.logic_tile 4 7
000000000000000000000111010101000000000000000100000000
000000000000001111000110000000100000000001000000000000
011100000001011000000110000111011000000011100000000000
000000001100100111000010010011101111000001000000000000
010001000000000000000111101011001111010000100000000000
110000100000000000000111101001111110101000000000000000
000000000000000000000111010000000000000000100100000000
000000000000000111000111110000001001000000000000000000
001000000000000011100010000000000001000000100100000000
000000000000000000000100000000001101000000000001000000
000000000110000000010000001101101001101001010000000000
000000001100000000000010000101111001010100100000000100
000000000000100000000111111111011010000001000000000000
000000000001001101000010010001011111010010100000000000
000000000010110011100000000001011000101000000000000000
000000000001010000000000000111011101011000000000000000

.logic_tile 5 7
000000000100000000000110100000000000000010000000000000
000000000010000000000000001101001110000000100000000000
011010100000000000000011100011011011001101000000000000
000001000000001101000000001001001100000100000000000000
110101000000000000010111100001101101000000000000100000
110000000000000000000100000000101000000001000000000000
000001000001000001000000010101111100000000010000000000
000000000000100000000011111111011001000001110000000000
000010000100001001100000000101100000000000000100000000
000000000000101011000000000000100000000001000000000010
000000000000000011100000000101011110000100000000000000
000000000000000001000011100000100000001001000000000000
000000000000010001000111000000000001000000100000000000
000010000000010000000011001101001100000010100000000000
000000000000100011100000000101011110000010000000000000
000000000000010000100000000000100000001000000000000000

.logic_tile 6 7
000000000000000000000011110011001000001100111000000000
000000000000000000000011110000101010110011000000010100
000000000000000111000000000011001001001100111000000000
000010100001010111000000000000001111110011000001000000
000000000000000101100000000101101000001100111000000000
000000000000000000100000000000001111110011000000000001
000000001000001000000000000001101001001100111000000000
000000000000001111000010010000001000110011000000000100
000010100010001000000011000001001000001100111000000010
000001000000000011000100000000101001110011000000000000
000010000001010000000111010111101001001100111000000000
000000000100100000000110110000001101110011000001000000
000100000000000111000110100111101000001100111000000000
000000000110000000000100000000001110110011000000000001
000000000000100011100000000011101001001100111000000100
000000001101001011100010110000101011110011000000000000

.logic_tile 7 7
000000000000010011100111100001001110000000100000000000
000000000000100000000000000000101111100001010000100000
011000100000001111100111000000011100000010000000000000
000000000110001111000010110000000000000000000000000000
110000001010100000000000000011000000000010000000000000
100000000001000000000010110000000000000000000000000000
000000100000000000000111000000000001000010000000000000
000001001011010000000100000000001000000000000000000000
000000000100000001000011100001001110010010000000000001
000000000000000000000100000000101111001000010000000000
000000000000000000000000000000000000000000100100000000
000010100000000001000000000000001101000000000001000000
000000000001000000000010001001011001100000000000000000
000000000000000001000100001001011000110000100010000000
000010100000000000000000000001111010101001000001000000
000001000000010000000000001101011000100000000000000000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000111000000000000000000000000000000
000010001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101000000000000000000000000000000000
000001000100000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000001000100000000000000000000000000000

.logic_tile 9 7
000000000000100111000000000101000001000000001000000000
000100000000000101100000000000001101000000000000000000
000000000000000111100000000101101001001100111000000000
000000000000000000100000000000101100110011000000000000
000000000001000001100000000001001001001100111000000100
000000000000000001100000000000001010110011000000000000
000000000000001011100110010111001001001100111000000000
000100000000001001000110010000001000110011000000000100
000001001010000000000000000101101000001100111000000000
000010001110000000000000000000101010110011000000000000
000001100000101111000000000111101001001100111000000000
000011001011011011000010000000101010110011000000000000
000000100010001111000000010111001001001100111000000000
000000000001000101100011110000001100110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000001111110011000000000000

.logic_tile 10 7
000000000001000000000111100001101110000100000000000000
000000000000000000000110000000100000001001000000100100
011001000000000001100011110000000000000000000100000000
000010000000010000100011001001000000000010000001000000
010011000110001101000011101101011111011111100000000000
010000000000001011000000001001011010000111010000000000
000000000010001101100110101111000000000011000000000000
000000000110000101000010100001000000000000000001000000
000001000000000000000000001111001011010111100000000000
000000000000010000000000001101101001100111010000000000
000000000000000000000000001101001010001100000000000010
000010100000000000000000001101100000000110000000000000
000000000000101011000000011101101011010111100000000000
000000001011000101100011111111001001011011100000000010
000001100010000000000011101000000000000010000000000000
000001001010000000010111111001001110000000100001000100

.logic_tile 11 7
000000001110000101100000000111101010111001110100000000
000000000000000000100010101111011101010001110001000100
011000000100000000000000000111100000000011000000000000
000000001010000000000011110001101010000000110000100000
010000001000000111100111110101111100000000100000000000
110000000000000101100110100000101001100001010000100000
000000000001001011100000001101111100110100010100000000
000000000100100101100010100111001101111110100000100001
000001000000100000000111011000000000000000100010000000
000000000000010000000111011011001110000010100000000000
000000000000000101100000001001000001000011000000000001
000010000000000011000010011101101100000000110000000000
000000001110100001000010000111111011111001110110000001
000000000001010000000000000101001001010001110001000001
010100000010010000000110000000011110010100100000000001
100110000000001001000100000001011010010000000000000000

.logic_tile 12 7
000000000100100001100000000011001100000010000000000000
000000000000011101100000000000010000001000000000000010
011000000101010001000000001001011101010110110000000000
000010000000100011100000001011001111111101110000000000
110000101110000000000010100000000000000000100100000100
010001001010000011000110100000001011000000000000000000
000100000011010011100010001111101100000000000000000000
000010000000010001000110111101000000000001000000000000
000001000000001011100011011001101111010100000000000000
000010100000001011000011111101011000010000100000000000
000000000000100101100111100111011011101000000000000111
000000000000000001010000000101001100011101000010000000
000000000000100001100011100101101011000111110000000000
000000000001000000000010011111011000000101010000000000
000010100000000011000000010000000000000000000100000000
000000000100000000000010000001000000000010000010000000

.logic_tile 13 7
000000000110100111000110000000000000000000100100000000
000000000000010000000011100000001111000000000000000000
011000000101010000000000010000000001000000100100000000
000000000000101111000011000000001111000000000000000000
010010000100100101000010101011011111001011000000000000
010000000100010000000100001011101000000001000000000000
000000000001010000000000001001101010101000000000000000
000000000000100000000000000011011110100000010000000000
000000000001010000000010110000000000000000000100000000
000000000000100000000010000101000000000010000000000000
000000000000000111100111010011011000111100000000000000
000000000000001101100011100001111001111000000000000000
000000101000101000000010101111011100100001010000000000
000000000000010001000100000111011011010000000000000000
000000000000000011100000000011111111000010010000000000
000000000000001101000010101011001101000010100000000000

.logic_tile 14 7
000010100000000111100010100000000000000000000100000001
000010000000001101100000000111000000000010000000000000
011000000000000101100000000001101010111001010000000000
000000000000001111100000001101001000011001000000000000
010000001010000101100011010001100000000000000100000001
110000000100010000000110010000000000000001000000000000
000000000000000000000000001011011111010000000000000000
000000000000000000000000001011011111101001000000000000
000001000001000000000000000111000000000000000100100000
000000100000100111000000000000000000000001000000000000
000000000000000000000111000101011111101000000000000000
000000000000000000000100001101001111011000000000000000
000010100000000001100000001001011110000010100000000000
000011000001000001100000000001001000010000100000000000
000000001110000011100110110011011110101000010000000000
000010100000001101100011011001011000011101100000000000

.logic_tile 15 7
000010000000001000000110100111111001101001110000000000
000000000000011111000000000111001011111101110010000000
011000000000000111100000010001101100010100100000000000
000000000010000111000011010111001001101001010000000000
110000000011010000000111101011001010011100000000000000
010000001000010000000111111001111000001000000000000001
000000100000000000000110101001011000101000010000000000
000000001000000000000000000011011100000100000000000000
000000001010001111000010010000000000000000000000000000
000000000110001001000111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010101001100101000000010000000000000000000100000000
000011100000010001100011001101000000000010000000100000
001000000000001000000000000000000000000000000100000000
000000000000000111000000001111000000000010000000000000

.logic_tile 16 7
000001100000000011100010000001011011010100000000000000
000010100001010000000111101101111111010000100000000000
011000000000011000000011100101111010110110110001100011
000000000000000001000010110101011000111000100000000001
110001000000000000000010000000000000000000000100000000
110000000000001011000110100111000000000010000010000000
000000000000000111100010100000000000000000100100000000
000000001000000001000110110000001101000000000000000000
000001000000000101000111001001001100101000010000000000
000000101110000000100010101011101011001000000000000000
000010100000101000000110001001111111010000000000000000
000000000000011001010011000101111110101001000000000000
000000001010011101100111101011101010110011110000000010
000000000001000001000000000011111101010010100000000010
000000000000001000000010000001011001001101000000000000
000000001000000011000000000111101001001111000000000000

.logic_tile 17 7
000010101011001000000010111101011111101000010000000000
000000000000000111000111011101111110101001010000000000
011000000000010111100111000001011000110011110011000001
000000000000100111000110100011011101100011110010000001
110000000100010011100010010001101000010100100000000000
010010000101100001000010000111111100101001010000000000
000000000000000000000111011000001000000100000100000000
000000000000101111000111010111011101010100000000000000
000010100000001011100111111011001010011100000100000000
000000000000010101000011100001001000101000000000000000
000000100000100001000000001101011101110000010000000000
000000000001000101100000000001001100010000000000000000
000000001010000011100110000011111010000110000000000000
000010000000000000100000000101011111010100000000000000
000000000000000001100000011101001111001011000000000000
000000000000000001000010001101111010000010000000000000

.logic_tile 18 7
000001000000100001100000001001001110100000000000000000
000010000000000000100011110111001100110000010000000000
011000001100000000000000010011111010000000000000000000
000000000000000000000011100101010000000010000000000000
110010100001010011100111000000000000000000000000000000
010010000000001111100000000000000000000000000000000000
000000100000000011100110101111011010001101000000000000
000000000000001101000000001011001101001111000000000000
000010100010000000000011110111111011110000010000000000
000001000000000111000111101101101001100000000000000000
000000000000001000010110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000001101000000000000000000000000100100000000
000000000110000011100000000000001010000000000000100000
000000000000000111000000000001101000101000010000000000
000000000000000000000011110111111000000000010000000000

.logic_tile 19 7
000000000000010000000000000011000001000000010000000000
000000001010100001000000000101001100000001110000000000
011000000001000000000010100000000000000000000000000000
000000001010000000000110010000000000000000000000000000
010000000010001001000000011011011110001000000000000000
100010100001000001100010001001001111001101000000000000
000000100001010111100000000000000000000000000100000001
000001000010000000000010111111000000000010000000000000
000000001001011111100000000111000000000000000000000000
000000000000001011100000000000000000000001000000000000
000000100000001000000000000000001100000100000100000000
000011100000000101000000000000000000000000000010000000
000000000001010000000011101101101010101000010000000000
000000000000101101000111110111101000000100000000000000
000000000000001001000000001101100000000000000000000000
000000000000000101000000001001001011000001000000000000

.logic_tile 20 7
000000000000000111100000010000000000000000000000000000
000000001110000000100011110000000000000000000000000000
011100000000000111000110000101111100100000000000000000
000000000000000000000011101011001110110000100000000000
010000000000001111100110000101001101110111110000000000
010000000000001111000100001101001110110110100000000000
000000000000100001000110000011111001101001000000000000
000000000010000000100100001011111111111001100000000000
000000000000000111100011100000000001000000100100000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000011101001110000111110000000000
000000000010000001000011001111011000001010100000000000
000001000111001001100110000001111001100000110000000000
000010100000100011000000000111101011110000110000000000
000000000000000001100111110101101010010100000000000000
000000000000000000000011100111001000100000010000000000

.logic_tile 21 7
000000000000000000000000010101111100110000010000000000
000000001101000000000011101011001011100000000000000100
011000000000001000000000000001111111101000010000000000
000000000000100111000000000011001110000100000000000000
010000000000000000000111100000001010000100000100000000
010000000000000000000011110000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000010000001010011100000010000001110000100000100000000
000000000000100000000011110000010000000000000000000001
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001110010000000010000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000010001011000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000001000000111100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
110000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000101000000000000000110000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000111100000000001100000000000000100100000
000000000000000000100011110000100000000001000000000000
011000000000000011100111010000001110000100000100000000
000000000000000000000111010000000000000000000000000000
110000000001010111000110001101011110111000000000000000
010000000100000000100010101001101001100000000000000000
000000000000000000000011101101111001100001010000000000
000000000000000000000010100111111100010000000000000000
000000010001001111000000000011111011100010110000000000
000010010110010011100010010011111101010110110000000000
000010110000000101100110010101000001000000100000000000
000001010000001001000010000011001000000000000000000100
000010010000100111000110110001001110000000000000000000
000000010001000001000010000000011111000001000000000000
000000010000001000000000000101011100111000000000000000
000000011110001011000000000001101110111100000000000000

.logic_tile 3 8
000000000010001000000010100111100000000000000100000000
000000000000001001000011100000100000000001000000000000
011000000000011011000000000011101010000101010010000000
000001000000100011100000000101001001001001010001000000
010000100000000001000011101111111010010000000000000000
110000000000000101100111100101001000100001010001000000
000000000000011011000010001001001001000000100000000000
000000000000101011100000000011011110101000010000000000
000000010000100000000000011101011100100000000000000000
000000010000001001000010010001101100110100000000000000
000010110000000011100000000101100000000000000100000000
000001010000001101100000000000100000000001000000000000
000000010001000000000000000101111001111000000000000000
000000010000100000000000001011001110010000000010000000
000000010000001101100000001011011001110000010000000000
000000010000000011000010010101001000100000000000000000

.logic_tile 4 8
000000000000000000000010000001101111000000010000000010
000000000100100000000011100011001000000000000010000011
011000000000001111100111001011011000000000000000000010
000000000000001111100000000001001110001000000000000000
010000000000000101000010000000000000000000000100000000
010000000000010000000000001101000000000010000001000000
000010100000000001000000000000000000000000000100000000
000001000000000001000010101001000000000010000000000000
000000110000000000000000001111011001000000000010100111
000000010000000001000000000001001010100000000010000010
000010110000000000000000000000000001000000100110000000
000001010000000000000000000000001001000000000000000000
000000010000001000000000001001101110010000000011000010
000001010000000111000000000001001100000000000000000111
000000010001000000000010001111101011101001010000000000
000000011010100000000000001101101010101000010000000000

.logic_tile 5 8
000000000000000111000110110011001000101000010000000000
000000000000000000000011110101111110001000000000000000
011001000000000001000110100000000001000000100100000000
000010101100000000100010010000001011000000000001000010
010001000000001111100010100001101110000001000000000000
010010100000000111100000000011101011101001010000000000
000000001001010111000111010011011011111111000010000011
000000000000100111000011001111111100111001000010000000
000100010010000000000111011001011010100000000000000000
000000010000010011000110000101101010111000000000000000
000100010001010011100000000000000000000000000100000000
000000011110000000110000000101000000000010000000000100
000100011001011011000000010001011000000010000000000000
000000010010000001000010110000000000001000000000000000
000000110000000000000000000001101100000100000001000000
000001010000000000000000000000100000001001000000000010

.logic_tile 6 8
000110100000100111000000000101001000001100111000000000
000000001000011001000000000000101110110011000000010100
011000000000011000000000000011001000001100111000100000
000000000000001101000010010000001101110011000000000000
110000001010000111100000010111001000001100111000000000
000010100010000111000011100000101010110011000000000100
000001000000010000000011100011101000001100111000000100
000000000000100000000100000000001000110011000000000000
000110010101010000000011000101001001001100111000000100
000000110100010011010000000000001001110011000000000000
000000010000000000000011000001001001001100110000000000
000000010000000111000100000000001101110011000000000001
000011110101010101100000000000000001000000100100000000
000000010000000000100011000000001011000000000010000000
000000010000000000000000000000011000000010000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 8
000001000000000101000010110001000001000000001000000000
000010101100000000000010110000001000000000000000000000
000001000000001111100110100101001001001100111000000100
000000000001011011000000000000101000110011000000000000
000000000000001000000110100001001001001100111000000000
000000000000000111000110100000101110110011000000000000
000010100000010111000111010111101000001100111000000001
000000100000011111100110110000101010110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000001001110011000000100000
000000110000000000000000000101101001001100111000000000
000001011100000000000010010000101011110011000000100000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000101010110011000000000000
000010010000000001000111000011101001001100111000000000
000011011100000000000000000000101001110011000000100000

.ramt_tile 8 8
000001001011010000000000000000000000000000
000000100000100000000000000000000000000000
000010100010000000000000000000000000000000
000000000001000000000000000000000000000000
000001000001010000000000000000000000000000
000110000000100000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000100000000000000000000000000000
000010110100000000000000000000000000000000
000000011100000000000000000000000000000000
000001010010000000000000000000000000000000
000000110000000000000000000000000000000000
000001010001010000010000000000000000000000
000010010000100000000000000000000000000000

.logic_tile 9 8
000001000100000000000000000101001001001100111000000000
000000100000000000000000000000001110110011000000010000
000010000000000000000000010111101001001100111000000000
000000000000000000000011010000101110110011000000000100
000000000000000000000110010101001000001100111000000100
000000000000000111000111000000101011110011000000000000
000000001011010000000111100111001001001100111000000000
000000000001011001000111000000001101110011000000000001
000000011000000000000000000111001001001100111000000010
000000111010000101000000000000101011110011000000000000
000000110000010101000010100001101001001100111000000000
000001010000000000000000000000101010110011000000000000
000000011000000011100110110011101000001100111000000001
000000011011010000100010110000001111110011000000000000
000000010000001111100110100011001001001100111000000001
000000010001010011100000000000001011110011000000000000

.logic_tile 10 8
000110101110000001000000001011111111001110100000000000
000001000001000001100011001001101010001111110000000000
011001000110010001100000011001111101000110110000000000
000010000100000000000011010011111110001111110000000000
110000000000001001000000000011011011100001010101000010
010000001100010101100000000001111110110111110000100101
000000000000100101100011111000000000000000100000000000
000000000000000000000010000001001110000010100000100000
000001010000001001100111101011011111111100110100000000
000010010000000001000010001101011100011100100001000100
000000010000000001000010010011001110111000100100000101
000000010000001111000110011011001000110110110010000000
000000010000100111100010001111101010010111110000000000
000001010011000111000000001001001111000111010000000000
010000010000000111100000000001001010000010000000000000
100000010001010111000010100000100000001000000000000000

.logic_tile 11 8
000000000000111000000000000000011010000100000100000000
000000000001111001000000000000010000000000000010000000
011000000001011011000000000000000000000010000001000000
000000000000000101000000000101000000000000000000000000
110000000000100000000111101001101111100001010000000001
110000000011000101000010000011011011100000000000000000
000001000010000000000110010001100000000010000001000000
000000000000000101000011010000000000000000000000000000
000000011110000111000000000101101010001001000000000000
000000010000000000100000000001010000000011000001000000
000000010100001111000000000001000001000011000000000000
000010010001000111000000001101001010000000110001000000
000000010100000000000111111011101101111100010000000000
000000010100000000000011001101001100010100010000000000
000011110010010000000000000101000000000000000100000000
000000010000000000000000000000100000000001000000000000

.logic_tile 12 8
000010001111100111000010000001001011110000010000000000
000000000001010000100100000111011001111001100000000000
011000000000101000000111110011001101010111100000000000
000000000001001111000010101011101010000111010000000000
110010001111000001100000000111100000000010000001000000
110001001010110000000010110000000000000000000000000000
001010100010000000000111001101011101111111100010000000
000001000000001001000000001001011100010110100001000100
000011110010001000000010101011111000000000110100000000
000011010000000111000111111011011010100000110000000000
000001010000110001000000000000011000000100000100000000
000010110001010001100010100000000000000000000010000000
000010110000000001000111101111001011010000000000000000
000001010000000001100000001101011100010110000000000000
000000010000100111100011100111111111000001010100000000
000000010000000001000110011001101111100001010000000010

.logic_tile 13 8
000000000010000000000000000000000000000000000000000000
000000001000000000000010110000000000000000000000000000
011000100000000000000011000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010011000000000000000110100001100000000000000000000000
010011000110000000000000000000100000000001000000000000
000000000000000000000110100101000000000000000100000000
000000001110000000000000000000100000000001000000000000
000000110000000000000000000000000001000000100000000000
000001011100010000000011110000001011000000000000000000
000000010000100000000000000000000000000000000000000000
000001010001000000000000000000000000000000000000000000
000001011000000000000000000000000000000000100000000010
000010010001000000000000000000001101000000000000000000
000001010000000000000000000000000000000000000000000000
000010111000000000000000000000000000000000000000000000

.logic_tile 14 8
000000001000000101000000010000000000000000100100100000
000000000010000000000010100000001011000000000000000000
011000000000000000000110000011101100110001010000000000
000000000000000000000000001111001000110010010000000000
010010100001000000000111001011111000000000000000000000
010000000100100000000111010101110000000001000000000000
000001000000000101000000001000000000000000000100000000
000110000000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000100100000000
000001011010000111000000000000001110000000000000000000
000000011100101000000011100000000000000000000000000000
000001010000000001000100001101000000000010000000000000
000000010010001101000111010000000000000000100000000000
000000010000000011000011100000001110000000000001000000
000001010001010000000000010011101110000000100000000000
000010010000100000000011110111011111101000010000000000

.logic_tile 15 8
000010100110101101000010110111001000101001010000000000
000001000001010111100010101011011100101000010000000000
011000000000000011000110000000000000000000100100000000
000000000000101101100000000000001000000000000000000010
110000000001011101000110000000000000000000100100000000
000000000000100001000100000000001111000000000000000000
000000000000000000000000011101001000101110000000000000
000000000000001101000011001001011010011110100010000000
000010111000001000000000011101111110101000000000000000
000001010001010101000011110001101110100100000000000000
000000010000101001000000001011101011010100000000000000
000000010000010011000000000001011100100000010000000000
000010110000011001000010001001111010100000010000000000
000000010000101111000000000011001000101000000000000000
000000010000000001100000011011011110000000000000000000
000000010010000111000010001111100000000001000000000000

.logic_tile 16 8
000000000000001000000010111111001110001000000000000000
000010101111010111000010001011011110001101000000000000
011000100000000011100000000101000000000000000100000000
000001000000100000100011100000100000000001000000000100
110000000000010000000011101111001111000010000000000000
010000000001100000000000001001101111000111000000000000
000000000000001001100011101101111111110000110000000100
000000000010000101000000000111101111110000010000000000
000000011000001101000000011001011001001000000000000000
000000111100000011100011001001101111001101000010000000
000000010000000000000000001011001001110000010000000000
000001010010000000000010000111011111110000110000000000
000000011010001001000000000000001100000100000100000000
000000010010001011000010000000000000000000000000000000
001000110001001101100010011001011011011100000000000000
000010110000110111000111010101001110001100000000000000

.logic_tile 17 8
000001001001010101000000000001000000000000000100000001
000000100000100000000000000000000000000001000000000000
011000000001010000000110011001111111000001110000000000
000000000010000000000010001011111010000000010000000000
110000001010001000000000011101011000000000000000000000
110000000000001011000011110011110000000001000000000000
000000000001010111010000011001111011000001110000000000
000000000100000001000011011101101010000000010000000000
000000011010000000000010100101000000000000000100000000
000100010000000101000100000000000000000001000000000100
000000010001000000000010000111001101010000000000000000
000000010000001101000100001011001101010110000000000000
000000010000000111000011100000011110000100000100000000
000100011000000000000000000000000000000000000000000000
000000010001010000000011101011011010000001110000000000
000001010000100001000000001101001101000000010000000000

.logic_tile 18 8
000001101000000000000111000001000000000000000100000000
000011100000000000000100000000100000000001000000000000
011001000000000111100000010011101100010010100000000000
000000100110000111100011100000001011100000000000000000
110000000000000000000000000000000000000000000000000000
110000001110000000000011100000000000000000000000000000
000010100000000000000000001001111111010000000000000000
000000000001010000000000000011111101100001010000000000
000000010010001000000000000000000001000000100100000000
000000010000001011000000000000001000000000000000000000
000011010000101001000111101011011111000011100000000001
000010010001001001100000000001001101000001000000000000
000010010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100111001111111100000010100000000000
000000010000000000000100000011101011100000010000000000

.logic_tile 19 8
000000000000000101000110011001001010101001010000000000
000000000000001101100010010011001011010100100000000010
011000000000000001000010101001101101010110110100000100
000000000000000111100011110111101000101111111000000000
000000000001001001000110101001001100000000010010000011
000000001110100111000010110111101001101001110001000001
000000000000100001100010101101011000111111000000000000
000000000001000001000110101001001011010110000000000000
000000010000100101100000010111011111100010110000000000
000000111110001111000010100001011010100000010000000000
000000010000000011100111001101101110010100100000000000
000000011000001001100010101101111111101001010000000000
000000010000001001000111011000011100010000000000000000
000000010000001111000011111011011101010010100000000000
010000010000000001000000001111011101110000010000000000
100000010000000001100010110101011100010000000000000000

.logic_tile 20 8
000000000000001111000111100001001010001101000000000000
000000100000000001000011101001011110000100000000000000
011000000000000000000110001001011100110000110000000000
000000000000000000000010100111001101110000010000000000
110000000000010001100110010000000000000000000100100000
010000000000100000100011010011000000000010000000000000
000000100000001000000000011111001000010000000000000000
000100000000000101000010111101111110101001000000000000
000010010001000000000110111001111011011100100000000100
000001010110101111000011111001101110001100000001000100
000000010000001000010000010000000000000000000000000000
000000010010000101000010000000000000000000000000000000
000000011001100001000110011001011110000001110000000000
000000010000000001100110101111111010000011110000000000
000000010000001011100110100011101010101000010000000000
000000010000000111000010001001111111101001010000000000

.logic_tile 21 8
000000000000000111000000000000001110000100000100000000
000000000010000000000010100000010000000000000000000000
011000000000000000000000010000000000000000100100000000
000000000000000000000010000000001000000000000010000000
110000000000000011000000000011011110110000010000000000
110000000000000000000010101011011010010000000000000000
000001000000000111000000001011111010001101000000000000
000000000000000000000000000011101110001111000000000000
000000010000000011100011111011011100100001010000000000
000000011110000000000010100111111101100000000000000000
000000010000000001100111000001101001000100000000000000
000000010000010000000010011011111101101000010000000000
000000010000000000000111011000000000000000000100000000
000000011110000111000011111111000000000010000000000000
000000011010000001000111010001101010000001010000000000
000000010000000000000110101101101100000010010000000000

.logic_tile 22 8
000010100000001000000000000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000011100011100000000000000000100100000000
110000000000000000000000000000001000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001011101010000000000000000000000000000000000000000
000000010000000000000010100101000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000011100000000000000000000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000001000010
011000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000100000100000001
010000000100000001
001000000100000001
000000000100000000
000000000100000001
001000000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000010110000000001
000000000000000010
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011000000000001111000011100000000000000000100100000000
000000000000001101100000000000001011000000000000000000
010000000000010001100011100000011000000100000100000000
110000001010000000100110000000010000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000110000000000000000000101111110000001010000000000
000000010010000000000000000101001111000001100000000000
000000010000000000000000001101011011000001110000000000
000000011100000000000000000001001010000000010000000000
000000010000000000000111100000000001000000100000000010
000000010000000000000100000000001000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 2 9
000010000100001111000111011011011011101001010000000000
000000001010001111100011000001111100010100100000000000
011100000000001001100111000000000001000000100100000000
000100000000000111100100000000001111000000000001000000
110000100000001011100111110111001000000000100000000000
110001000100000001100111010011011110010100100000000010
000000000000000000000010111001001010111000000000000000
000000000000000000000110000001011011010000000000000000
000000010000000101100110001001101011100010110000000000
000000010000000001010000001011101011101001110000000000
000001010000000000000000010000001010000100000100000000
000010110000000111000010110000000000000000000000000110
000001010001001101100111100001001100000100000000000000
000000110000101011000000001101001000101000010000000000
000000010001000000000000000000001000000100000100000000
000000010000100000000010000000010000000000000000000000

.logic_tile 3 9
000000000001000000000000000011001011001000000000000000
000000001010101001000000001101111101001110000000000000
011000000000000000000000000000000001000000100100000000
000000000000001111000000000000001011000000000000000000
110000000010000000000011110000000000000000000100000000
010000001010000000000011010001000000000010000001000010
000000000000001000000000001011111110101000010000000000
000000000000001111000010000011101101001000000000000000
000100110001011111000111110011001110101001010000000000
000101010110010001100011100011011111100001010000000000
000000110001010011100000001000000000000000000110000000
000001010000000000100011110101000000000010000000000000
000001010010001000000110001101001110010110000000000000
000000010000000011000010001111101011101011100000000000
000100010000000011100110000001111111100000010000000000
000100010000000000000000000111001100111101010000000000

.logic_tile 4 9
000000000000000111100000010000011100000100000100000000
000000001100000000100011110000010000000000000000000000
011000000000000001000000011111101000101011110000000000
000000000000000000100011011111011010001001000000000000
110000000000001001100000001111001010010000100000000000
110000000000000001000010001111001001101000000000000000
000010100000000111100111111101111010000000100010000110
000101000000000000100110100001101011000000000001100001
000000010000000000000010001001101011010000000001000001
000000010000000000000010001101011010000000000010000101
000000110000000000000010100111111000101001000000000000
000001010000001001000000001111111101100000000000000000
000000010000001000000011001001011111100000000000000010
000000010110001111000110010011011001110100000000000000
000010010000101101000010001101001101100011110000000000
000000011000011011100010000111011011111011110000000001

.logic_tile 5 9
000000000000000000000000011000000001000000100001000001
000000000110001101000011101101001110000010100000000000
011000001000000000000000011001011011001000000100000000
000000000010000000000011100011001110101001010000000000
110010000001100000000111100101011101000000110100000000
010001000110100111000111111101101101100000110010000000
000000000000100111000111100000000000000010000010000000
000000000001000000000100000000001010000000000000000000
000011010001000000000000001000000000000010000011000000
000010110000100000000010011001001001000000100000000000
000001011010000111000000000101100000000010000001000000
000000110001010000000011100000101111000000010000000001
000001110000000000000000011000000001000010000001000000
000001011000000000000011001101001110000000100000000010
000000011110101101100000000101100000000000100001000000
000000010001011101100000000000101111000001010000000010

.logic_tile 6 9
000010100000001011100000001011011010100000000000000000
000001000000001011000000000111001100110100000010000000
011000000000000000000111000000000001000000100100000000
000000000000000111000000000000001001000000000000100000
010000000001110000000111100001011011101000000000000000
110000000100000000000100000111001010100100000010000000
000000000000000001000011101000000000000000000100000001
000000000000000001000000001011000000000010000000000000
000000010000100001000000001111011011101000000001000000
000010010001010001000010000001101010011000000000000000
000001010000000000000010110001011111110000010000000000
000000110000000000000110100011011010100000000010000000
000100010001011101100000011101101100100001010000000001
000000010000000101000010101011001101100000000000000000
000000010001010101100110101101111010101000010000000000
000000010100000000000000000101101110000000100000000010

.logic_tile 7 9
000100100110000000000000010111101001001100111000000000
000001000000000000000011110000101000110011000000010000
000000000000001111100000010011101000001100111000000000
000001000000001111100011100000001100110011000000000000
000100000000000101100000000011101000001100111000000000
000000000000000111100010000000001010110011000000000000
000000000000000011000011110101101000001100111000000001
000000001100000000100111110000001011110011000000000000
000000110000000011100000000101001000001100111000000010
000011010000010000100000000000001001110011000000000000
000000010101000011000000000101101001001100111000000000
000000010110100001100000000000101011110011000000000000
000000010000001000000000000001101001001100111000000000
000000110001000111000000000000001001110011000000000000
000000010000000000000011010111101000001100111000000000
000000011100000000000111110000101110110011000000000000

.ramb_tile 8 9
001000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000100000000000000000000000000000
000100000001010000000000000000000000000000
000011000000010000000000000000000000000000
000011101010000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000010000000000000000000000
000000110000000000000000000000000000000000
000001110100000000000000000000000000000000
000000010100100000000000000000000000000000
000000010000010000000000000000000000000000
000000010110000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 9 9
000010001010000000000011100001101001001100111000000000
000010100000000011000011000000001011110011000000010100
000001000110100111100111010001001000001100111000000000
000000100001010011100110110000001001110011000001000000
000000000000000000000000000111001000001100111000000001
000000000001011011000000000000101101110011000000000000
000010100000010000000011100001101000001100111000000000
000001001100000000000111000000101110110011000000100000
000110010010101011100000010001101000001100111000000000
000000110101000111000011010000101001110011000000000100
000100010000100000000000000001101001001100111000000010
000000010001010000000000000000001011110011000000000000
000000010000001011100000000101001000001100111000000100
000000010000001111100011010000001110110011000000000000
000010011100000000000000000011001000001100111000000100
000000010001000000000000000000001100110011000000000000

.logic_tile 10 9
000010100000000001000010101000000000000010000000000000
000001000000000000100100000111001111000000100010000000
011010100001010111100000010011001111101110000100000100
000000000000101011100011010001101110011110101000000000
000000000000000000000110101011101100010000000010000010
000000000000000000000111110001111100000000000000000010
000001000001000101000010001001111100000000010011000010
000010001010000000100000000001101111000000000011100000
000000011110001000000010000111101010110110100100100000
000000010000001101000111101011011011111000101000000000
000000010010001001010010000000000001000010000000000000
000000010000000111100110011001001100000000100001000000
000000011000000111000111001111111110101011010100000010
000000010000000000100010001011101101000111011000000000
010001110000101001000000000101111010000100000001000000
100000010000001111000010010000010000001001000000000000

.logic_tile 11 9
000010101010101000000000000000000001000000001000000000
000001001100111011000000000000001000000000000000001000
000000000000000000000000000011100000000000001000000000
000100000000000111000000000000000000000000000000000000
000001100000000001000000000000001000001100111010000000
000000000000000000000000000000001010110011000000000000
000000001010000000000000000111001000001100111010000000
000000000000000000010000000000000000110011000000000000
000011011010000000000000000011101000001100111000000010
000010010000000000000000000000100000110011000000000010
000000010001000000000010000001001000001100111000000000
000000011010101001000000000000000000110011000000100000
000010110000000001000000000111101000001100111000000000
000000010001010000000000000000000000110011000000000000
000100010000001001000000000111101000001100111000000000
000000010000001001000000000000000000110011000000000100

.logic_tile 12 9
000000001010000000000010110000011000000100000100000000
000000000000000000000011100000010000000000000010000000
011000000101010000000111110000000000001100110000000000
000010000000100000000111100011001110110011000000000000
010000000000000000000111000000001000000100000100000000
010000000000000000000100000000010000000000000000000000
000101100000011000000011110000000000000000000000000000
000100000010000001000010100000000000000000000000000000
000001010100000111000000000000001101001100110000000000
000010110000000000110000000000001111110011000000000000
000001010010000000000000001111011001100010110010000000
000010010000000000000000000111011010101001110000000000
000000011110001001100000000000000000000000000000000000
000000011011001111000000000000000000000000000000000000
000000110000001000000011101101101011010111100000000001
000001010110001111000110001101111111000111010000000000

.logic_tile 13 9
000010100000000000000011000000000000000000000000000000
000000101101010000000100000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110010000000011100001000000000000000000000000
110000000001100000000000000000100000000001000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010100000000110000000000000000000000000000000
000000010100010000000100000000000000000000000000000000
000000110000000000000000000000000000000000000100000000
000001010000000101000000001011000000000010000000100000
000000010000000000000000001000000000000000000000000000
000010010000000000000000000011000000000010000000000000
000000011110010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 14 9
000000000110000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000100000
011000001101010000000011000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000001010011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010010000000101100000000000000000000000000100000100
000001110000000001010000000011000000000010000000000000
000000010000010000000000000111011001010111100000000000
000000010000110000000000000101011001001011100000000000
000010011100000011000010000000000000000000000000000000
000000110001000000100000000000000000000000000000000000
000000010000000000000000001000000000000000000000000000
000000010000000000000000000101000000000010000000000000

.logic_tile 15 9
000010100000000001100000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
011000000001000101100000011001111010111011110000100011
000000000000100000000010001011101100100001010011100011
010101000000000101000010100000000000000000000000000000
010010100000000000100100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000011100000000001000000000000000100000000
000000011110000000000000000000000000000001000000000000
000000010000000011100110000000000000000000000000000000
000000010000010000100010110000000000000000000000000000
000000010110101111000000001001101110011110100000000000
000000010001010101000010001011011110111110100000000000
000000111010000000000000000101001011011111000000000000
000101010100100000000000000111101100111111100000000000

.logic_tile 16 9
000010000000000000000111000011001100010100000001000011
000001000001011101000110011001011100110110110011000100
011010000000000000000000000011001010101000010000000000
000001001000001001000000000111111111000000010000000000
110000000000000101100111000101100000000000000100000000
110000000110101101000100000000100000000001000000000001
000001000001000000000000010101000000000000000100000000
000010100000100000000011000000000000000001000000000000
000000111000100011000110000101011111110000010000000000
000001010000000011110110010111001110100000000000000000
000000010000000000000000000001011001111000000000000000
000000011111010000000000001001001110100000000000100000
000001010111000111100011110000000000000000000000000000
000000110001101101100010010000000000000000000000000000
000000010001000111100000000111101110101000010000000000
000000010000000101100000000111001111000000010000000000

.logic_tile 17 9
000000001010011000000110010011011010001011100110000000
000000101010110001000011110001101001100010110000000110
011000000000000111100000000000011010000100000000000000
000000000000000000100000000000010000000000000000000000
110010001010000101100000000000000000000000000000000000
110010101001010000000000000000000000000000000000000000
000000000000011000000011001111001101001000000000000000
000000000000001111000100000001001110001101000000000000
000000011000011001000111100000001110000100000000100000
000000010000110011100000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000010011000000001100010000000000000000000000000000000
000001010000000101100000000000000000000000000000000000
010000010000101011100000000101011110000001110000000000
100000010000000011010000001001001100000011110000000010

.logic_tile 18 9
000000000000000101000111001000000000000000000100000000
000000000000000000000100001111000000000010000000000000
011000000000001101000000000000000000000000100100000000
000000000010000111100000000000001001000000000000000001
110010100110110101000000000000000000000000000000000000
010001000001110000100000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000001000011000000000100000000000
000000110000000000000011111101001110000000000000000010
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000011100000011001001110100000000000000000
000000010000000000100011100001011010111000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000110000000000000000101111110000001010000000000
000000000000000000000000001111011110000010010000000000
011010100000000000000111101011011100100000010000000000
000000000000000000000000001101011011101000000000000000
010000000000001001000011110011111001010100100000000000
110000100000001111100111010101111110101001010000000000
000000100000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000111001011111000000000011101111000000100000000000
000000010000100011100011110000001111101000010000000000
000000010000000101000111011011011111100000010000000000
000000010010000000000110001101011100101000000000000000
000000010000001111000110100000001010000100000100000000
000000010000010111100000000000000000000000000000000000
000000010001010001100110100011101100001000000000000000
000000011000000000000110010011111011000110100000000000

.logic_tile 20 9
000010000000000000000000010000000000000000000000000000
000000001010000000000011110000000000000000000000000000
011000000010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010011000000000000000011100000000000000000000000000000
010000000110000000000100000000000000000000000000000000
000000000000000000000000000011011100000000100000000000
000000000000000000000010010000101110101000010000000000
000000110000000000000000010000000001000000100100000001
000001010010000000000011100000001001000000000000000001
000000010000000111000000001101001100010000100010000000
000000010000000001100000001101111110101000000000000000
000010110000011000000000000000011100000100000100000000
000001010000100101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000001010000111000110000000001110000100000100000000
000000001100000000100000000000010000000000000000000000
011000000000000001100011110101111111100000000000000000
000001000000000000100111101101101000110100000000000000
010000000101010000000011111001101010010000100000000000
110000001110000101000011111101101110010100000000000000
000000000001000001100011100111111101101000010000000000
000000000000001111100000000111001010001000000000000000
000000010110000000000000010111101011010000000000000000
000000010000000000000010000111101001010110000000000000
000000010001000000000000000000000000000000000000000000
000000011000000001000000000000000000000000000000000000
000000010001010001000000011101011111101000000000000001
000000011110100001000011000101111001011000000000000000
000000010000000001000011110011011110010100100000000000
000000010110000000000011000001111001101001010000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000010000011010000100000110000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000001010000000000000000001011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000000000000010000000000000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000010000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
001000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000011100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
011000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000011101101001110100000000000000000
000000000000000000000100000011111100110000010000000000
011000000000000000000011110111101101101001000000000000
000000000000000101000111011101011100100000000000000000
010000000000000000000011100000000000000000000100000000
110001000000000000000010100111000000000010000000000000
000000000000001101000111101001111000010100100000000000
000000000000000001000000000101101001010110100000000000
000000000000000001000010011001111101100000010000000000
000000000000000111100110001111101110010000010000000000
000000000000011001000000000000000000000000000000000000
000000000000101011100000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000001000010000101111010001101000000000000
000000000000000000000000000011101101001111000000000000

.logic_tile 2 10
000000000000000101100000001000011110000000000000100000
000000000000001111100000000101011111000010000000000000
011000000000000000000010100011011111000000100000000000
000000000000000000000000000101111101010100100000000000
010001000001000001100111010001000000000000000100000000
110010100000101111000011110000000000000001000000000000
000010000000001111100010111001011111000000100000000000
000000000000001011100011010101001101101000010000000000
000000000000000001100000000001101101101000010000000000
000000000000000000100011101011101111000100000000000000
000000000000001011100010100111101101100000000010000000
000000000000100001100000001101111011110100000000000000
000000000000000001110110001011111010111000000000000000
000000000000000000100000001101001110010000000000000000
000000000000001011100010010011101011000000100000000000
000000000000000011100110000000001110000000000000000000

.logic_tile 3 10
000000000001000000000011111000001010000010000000000000
000000000000100000000010101101011010000000000000000000
011010100000000011100110001001011110100000010000000000
000001000000000101000011110001111111010000010000000000
110000000000000001100000010011011001101110000000000000
110000001000000000000010010011111000011110100000000001
000000000000000011100010000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000001001100110100000001100000100000000000000
000000000000000001100000000000000000000000000000000000
000000100000000000000110101101101001001001000000000000
000001000000000000000000001111011000010111110000000000
000000000001000101100010001000000000000000000100000000
000000001010000000000011111001000000000010000000000100
000010000000000000000011101111011010000100000000000000
000000000000000000000011101011010000000000000000000000

.logic_tile 4 10
000000000100000001100000001001011111010010100000000000
000010000100000000100011101011011001100000000000000000
011000000000000101000000010011101011001101000000000000
000000000000000000000011100111001101001000000000000000
110000000001000011100111101111111110010000100000000000
010000000000100000100000001011101010101000000000000000
000010100000000001100011101101101010001101000000000000
000001000000000000000100000001111101001111000000000000
000011000000000101100111000011000000000000000100000000
000010101001000000100011110000000000000001000000100000
000000000000000001100111010000011110000100000100000000
000000000000000101000111110000010000000000000000000000
000000001110100000000000000111111101100000000000000000
000000000100001001000000001001101101110000100000000000
000000000000000000000110101001011010101001000000000000
000000000000000101000011101011101110010000000000000000

.logic_tile 5 10
000010000000000101000011101101111001010111100000000000
000001000000001101000100001011101011001011100000000000
011000100000101111100010111000011000000100000000000000
000001001101000111100111100101010000000110000010100000
110100000000000111100110000011100000000000000110000000
110000000000100000100100000000100000000001000000000000
000001000000110000000111000101011110000011010000000000
000010001011110111000011110011111000000001000000000000
000010000101000011000000000001100000000000000100000000
000000000000000000100000000000100000000001000000000100
000000000010000000000110010001100000000001000000000000
000000000001010000000011101111000000000011000010000000
000000000000001011100010010000000000000000000110000000
000000000110100001100010110111000000000010000000000000
000110000000000000000111000001001010111110100011000101
000101001011000000000100000111001001101101010000100100

.logic_tile 6 10
000000000000101000000111010001111100101000010000000000
000000000110001011000011110001011110001000000000000100
011010000000100111000110100000011110010010000000000000
000011000110010000000000000000001100000000000000000000
010000000000000000010111000001100000000000000110000000
010000000000000001000100000000100000000001000000000000
000010100000000000000011101111001101100000000000000001
000001001100000000000100000011001000110000100000000000
000100000000000111000000010111111000101000000000000000
000000000000000001100010101101101110011000000010000000
000000000001000101100110100111100000000000000100000100
000000001110100000000000000000100000000001000000000001
000000000100000001000000000001101000101000000000000000
000000000000000000000000000111011101100000010010000000
000000000001010001000111010101101111100000010000000000
000000000000100000000110100101101000010000010000100000

.logic_tile 7 10
000000000000101101100010000011101000001100111000000000
000000000111000111000100000000001011110011000000010000
000010000000001000000111000111101001001100111010000000
000001000000111101000100000000001001110011000000000000
000110000010000001000111000001001000001100111000000000
000110000000100000100000000000101000110011000000000000
000100000000000000000000000111101001001100111000000000
000010000000000000000000000000101110110011000000000000
000010100000101000000011000001001001001100111000000000
000000000000000011000110010000001000110011000000000000
000000000000000011100010000011001000001100111000000000
000000001100000000100100000000001111110011000000000000
000001000010010000000000010011101000001100111000000000
000000000000000000000011100000101101110011000000000000
000100000000000111100111000101001000001100111000000000
000100000000000001000100000000001101110011000000000000

.ramt_tile 8 10
000001000010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000011100100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 9 10
000000000000010111000000000111101000001100111000000000
000000001010100000000011100000101100110011000000010000
000000000000000111100000000111101000001100111000000000
000000100000001001000010010000101000110011000000000100
000000001111001000000000000011001001001100111010000000
000010100000100011000000000000001001110011000000000000
000000000000001001000000010111101001001100111000000100
000010100001000111000011010000001100110011000000000000
000001100000000111100011100011001001001100111010000000
000011100010001001000100000000101000110011000000000000
000000000000000001000000001000001001001100110000000001
000010100110000000000000000111001011110011000000000000
000011100000001001000000001001101010010111100000000000
000010100000001101000000000101001001100111010000000000
000000000000110001000111101001001110011111100000000000
000000000001111111100110010101101110001011100000000000

.logic_tile 10 10
000000001110000111000111100111011101101001000110000000
000000000001000000100100000111111001111111100011000010
011000000010010000000110111000000000000000000001000000
000000100010000111000010001111001011000010000000000100
010000000000000111100010100011100001000000100000100000
110000000000000000100110010000001110000001010000000010
000000001010000000000111011011011100111100110110100000
000000000000010111000110101101011111101100010000100001
000000001110000000000011111001001001010111100001000000
000000000000000111000110101111011000011011100000000000
000000000000000001000111110011011101101001000110100010
000000000000000111100010101111101001111111010001000000
000100000000000101100111100001011010010111100000000000
000000000000000000000010000101101111101011100000000000
010001000000100111000011100001111010010111110000000000
100010100010000000100110001001011101000111010001000000

.logic_tile 11 10
000000000000001101100110100000001001001100111000100000
000000000000000101100000000000001010110011000001010000
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000000000110011000001000000
000000000000000111000111000001101000001100111000000000
000000000000010000100000000000000000110011000000000000
000000000000100011100000000101001000001100111010000000
000000000000000000100000000000000000110011000000000000
000000101011000000000000000011101000001100111000000000
000010100000000000000000000000100000110011000010000000
000000000000000000000010000101001000001100111010000000
000000000110000000000000000000100000110011000000100000
000000000100100000000000000001001000001100111001000000
000000000001000000000000000000100000110011000000000000
000010100000000000000000000000001000001100111001000000
000001000000000000000000000000001000110011000000000100

.logic_tile 12 10
000100000110001000000000000000011000001100110000000000
000000000000001111000011100000010000110011000001000010
011000000000000000000111100000011000000100000100000000
000000000000100000000011110000010000000000000010000000
010001000000000000000000011000001101000010000000000010
010010101000000111000010100111011010000000000000000000
000010101110000101100000011000000000000000000100100000
000000001011000001100011011101000000000010000000000010
000000001100000101100011111101011010010111100000000000
000000000000000000000011011111101110000111010010000000
000000000000001101100011110111001101000000000000000000
000001000100001111000111010011111100000001000001000000
000001000000100111100010110111001110000010000000000000
000010000001011001000010110000101000100001010000000000
000110000000000111000110100011111101010111110010000000
000101000000000000100100000101101101001011100000000000

.logic_tile 13 10
000010000001010001000111110101100000000001000000000000
000000000000110000100110100011001001000011000000000000
011001000000000000000111101101000001000000000000000000
000000100000000011000100000111001001000000010000000000
110000100000101111100110111011101100000110100000000000
110001100001010111000111100001101011001111110000000000
000000000000001000000000000011011110000000100000000000
000000000000001111000000000000101010000000000000100010
000000101110000001000010010001111110000000000000000000
000001000000000001000011100000110000001000000000100000
000010100001000000000011110111001010001000000000000000
000001000000100000000011110001001011000110100000000000
000000000000000011100111110000001000000100000100000000
000000000000000000000010000000010000000000000000000010
000000000000000101100000000000011100000000000000000001
000000000010000001000010001111011101000110100000000000

.logic_tile 14 10
000011000011111111100000000101011000001001000000000000
000000000000010001100010011011010000001010000000000000
011000000000000101100011100101101000111111110101000000
000000000000000111100110011011111011111111011000000000
000011000010001111100010000101001101001000000100000000
000000000000000101100011011101111011000000000000000010
000000000000100101100010110111101010000000000001000000
000000000101011101100011110000000000001000000000100000
000000100010010000000011111001011001001000000000000000
000011000000010000000110100111001001011100000000000000
000000000000000000000111000011111000000000100000000000
000000000010000000000110100001111111010000110000000000
000001000000000000000000011111011101111110110000000000
000010000000011001000011010101011000101001110000000000
010001000000000101000000001001001011111000000000000000
100000000100000000000000000101001011100000000000000000

.logic_tile 15 10
000000000000000111000000000000000000000000000100000000
000000000000000000100010010011000000000010000000000000
011000101011001000000000000011101111010000100000000000
000001000001110111000010110000011010101000000001000000
010000001010001000000000011011111100001101000000000000
010000000000001001010010000001100000001000000000000000
000000000001000000000110011101111110000010000000000000
000000100000101101000010000111100000000110000000000000
000010001001001000000000001101101011010000100010000000
000001000000001011000011101001101101010000010000000000
000000000000000001000010000111011111010000000000000000
000000000000001101000011110000101110101001000000000000
000000000000000000000010101111100001000001010000000000
000000000000000000000000001111101100000001100000000000
000000000001010101100110100011011100111000000000000000
000000001100101101000010101101101000010000000000000000

.logic_tile 16 10
000000000000000000000000010000000000000000000100000000
000000000110001111000010000111000000000010000000000000
011000100000000000000010100101111101000010000000000000
000000000000000000000100000000101111000000000000000000
110000000000000001100000010000011111010100100000000000
010000001000000000000010000001011100000000000000000000
000000001000100000000011100000011100000100000100000000
000000000000001101000000000000010000000000000000000000
000001000001010000000000010000000000000000000100000000
000000100000100000000011001111000000000010000010000000
000001000000000000000000011111100001000000010000000000
000000001100101111000011010101101001000010110000000000
000000001100000001100111000000000000000010000000000000
000010100001000000100000001001001010000000000010000000
000000000110010000000011101101011110000101010000000000
000000000000000000000110001001011011000110100001000000

.logic_tile 17 10
000000000000001001100111100000000000000000100100000000
000000000000001111000110000000001001000000000000000000
011000000000000000000111100001011011100000000011000010
000000000110000000000100000111001100010110000011000000
010010000000100000000010011001101011010000000000000000
110000000000011101000010001011101100101001000000000000
000000000100000111000111000000011010000100000100000001
000000000000100000100100000000010000000000000000000000
000001000000100000000000010001000000000000000100000000
000010000001010000000011010000100000000001000000000000
000001000001010001000110010111100000000000000100000000
000010100000110111000111110000100000000001000000000000
000000000110000011100000001011101010010100100000000000
000010000000000011000000000101111110101001010000000000
000000000000000000000111000011000000000000100000000000
000110000100000000000100000000101000000000000000100000

.logic_tile 18 10
000010000010001111000111001001111101101001000100000000
000001000001000101100100000011111010111111010000000110
011000100000000011000111100000011001000000100000000000
000001000000001101100111111001011010010100100000000000
010000000001010111100011100111011101101000110000000000
110000000000001011000011110001001011100100110000000000
000000000001000111100111010011111111111000100101000000
000000000000101101100111010101001000111001110001100001
000011000000110111000000000111001011111100110100000010
000011000000100000000000000111111100011100100001000100
000000000000000001000010001001111010100001010000000000
000000000100000111000000000011011001010000000000000000
000000000000001001100000011011011010101001000110000001
000000100000000111100011110011011010111111010000100000
010000000000000001000000000001011000100000010000000000
100000000000000000000000000111011000010000010000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100011100000000000000000000010
110000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000011100000001100000100000100000000
000001000000000000000000000000010000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000001111101111111000000000000000
000000000000000000000011100011001000010000000000000000
011000000001001000000000010000000000000000000000000000
000010000000000101000011110000000000000000000000000000
010000000000011000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000001000000000001111011100100001010000000000
000000000000010101000000000101111010100000000000000000
000000001010000000010000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000001000000010011000000000000000000100000000
000000001010000001000011011011000000000010000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001001000000000000000000000000000000000000

.logic_tile 21 10
000000000000000101000011111001001100101001010000000000
000000000000000000000011111101011101010110000000000000
011000000000001000000011110001111101100000110000000000
000000000000000001000010010111011101110000110000000000
010010100000001001000011110000000000000000000100000000
010011000000000111000110001111000000000010000000000010
000000000000000001100010110111111111000000010000000000
000100000000000101000010010011101011000001110000000000
000010000000100111000110001001001011000000100000000000
000001001010000000000010011001101111010100100000000000
000000000000000000000110000101001010100001010000000000
000001000000000000000010001001011011010000000000000000
000000000000000000000111100000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000111100110101011111011010100100000000000
000000000000000000100000001001101010101001010000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000011000000000000000000000001000000100000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001111000000000000000000

.logic_tile 23 10
000000000000000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001011010000000000
000000011000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 11
000000000000011000
011000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000011010000100000100000000
110000000000000101000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000100001110000001000100000000000000000000000000000000
000000000000000000000000001111111001101011010000000000
000001000010000000000000000111111011000111010000000001
000000000000000000000000000000001110000100000000000000
000000000000000000000000000111001010000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 11
000000000000001111000110011111111100000100000000000000
000000000010000111000110100111011101010100100000000000
011000000001010000000000010001001000101000000000000000
000000000010100000000011110111011001110110110000000000
110000100000000000000010100011100000000000000100000000
110000000010000000000100000000000000000001000000000010
000000000000011000000000001011001000101000000010000000
000000000000100001000000000111111001010000100000000000
000000000000000000000110000111011101010100000000000000
000000000110101111000110010001011110100000010000000000
000000000000010001000011100111011101101001010000000000
000000000000100000100110001011011010010010100000000100
000000000000001001100010001001000000000000000000000000
000000001000000011100100001001001011000001000000000000
000000000000001011100000000011000000000000000100000100
000000000000000011000000000000000000000001000000000001

.logic_tile 3 11
000000000001000111000011101001001010101000010000000000
000001001000100111100010000011011111101001010000000000
011000000000000111100000010001001110100000010000000000
000000000000000000100011111111101001111101010000000000
010000100010001111000111010001101101000000100000000000
110001000000001001000110000111011101010100100000000000
000010100000000000000000000001001011110000010000000000
000001001110000000000010101011001000100000000000000000
000000000001000001100010010101011101000000100000000000
000001000000000000000111010000011100000000000000000000
000010000000010000000110100000011000000100000100000000
000001001110100001000010010000010000000000000001000000
000000000000000111000110010101101101101000100000000000
000000000000000000000011011011101101111100010000000000
000010100000000000000010000000011110000100000100000000
000001000000000000000000000000010000000000000000000000

.logic_tile 4 11
000001000000000000000110000101011000100001010000000000
000000000000000000000110100101101101100000000000000000
011001000000010001000010000000011110000100000100000000
000000101110000000100100000000010000000000000001000000
010000000000000011100111100001100000000000000110000000
110000000000001111000010010000100000000001000000000000
000000000000011111100010101001011011101100000000000000
000000000000001011000110101101111010111100000000000000
000000100000000000000111011111001000110000110000000000
000000000001000000000111010111011110110000010000000000
000000000001010000000000000000000000000000000100000000
000000001110000000000000000101000000000010000000000000
000000000000001101000010000000000000000000100100000000
000010100000000001000000000000001111000000000000000000
000000000000001011100110100101101011100000010000000000
000000000000001001000000001011001110101000000000000000

.logic_tile 5 11
000000000001000111100000000011101010010100000000000100
000000000000000000100000000000111110001000000000000000
011010100000100101100010100111100000000000000100000000
000001000001010000100000000000100000000001000001000000
110000000000000011100011011000011100000010000000100000
010000000000000000100111100111000000000100000010000000
000010100000110111000010001000011010000010000000000000
000001001010110001000000000101011000000000000010000100
000110100000000000000000000000011000000100000100000000
000100000000000000000011000000010000000000000000000000
000000000000000111000010011011100000000011000010000000
000010000000000000000111000011100000000000000000000000
000010100001010101000000000000000001000010000000000001
000000000000110000100000000101001110000000100000000010
000000000111000001000110011101011011111111000010000100
000000000000100000100010110001101111101111000001100000

.logic_tile 6 11
000000000000111011100110000011100000000000000100000000
000000000001011011000111110000100000000001000000000000
011010100000001011100000000001011001101000010000000000
000001001100001001000000000101001010001000000001000000
010001000000000000000010000001111010101000010000000001
110000000000000001000000000001001111000000100000000000
000000000000010000000111001011001000100000000000000000
000000001101100001000100000101111100111000000000100000
000000000000001101100000010000001110000100000100000000
000000000000001101100010100000010000000000000000000000
000000000000100000000110001001011010101000000000000000
000000001100010000000100000101011110100000010010000000
000000100001011101100110110001011010100000010000000001
000001000000000101000011000111001000100000100000000000
000010000001010000000000001011001000111000000000000000
000001000100000000000000000101011001100000000010000000

.logic_tile 7 11
000000000000110111000000000101101001001100111000000000
000000000000100000010000000000101111110011000000010000
011000000110001000000111110111101000001100111000000000
000000100000000011000011000000001000110011000000000000
110000001110100000000000000111101000001100111000000000
110000000001000101000010000000001100110011000000000000
000111100001011000000000000011101000001100111000000000
000011001110100001000011100000101111110011000000000000
000100000110000000000000000111101000001100110000000000
000100000110100011000010000000101110110011000000000000
000000000000000000000000010000000000000000000110000000
000001000001010000000010111101000000000010000000000000
000000000000000001000111101001101010100000010000000010
000000000000000000010011010001101101101000000000000000
000010100000000101100110101001111001101000010000000010
000000000000000001100111101001101010000000100000000000

.ramb_tile 8 11
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000100000100000000000000000000000000000000
000100000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000001000010000000000000000000000000000
000000001110100000000000000000000000000000
000010001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000100000000000000000111101001111011010111100000000000
000000000110000101000100001001101011100111010000000000
011000000000000000000111100000001010000100000110100110
000000000000000111000011100000010000000000000001000100
010010100001011000000011001101101101001110100000000000
000000000100100011000110010101001000001111110000000000
000000000000000111100111011101101110011111100000000000
000000000001010001000011000011101010001011100000000000
000000000000000001000000000000011010000100000110100111
000000000000000000000000000000010000000000000011000101
000000000010010011100000001001011010010111100000000000
000000000000000001100000000101011001010111010000000000
000010000000000011100000000111101011000000100000000000
000000001111010000100000000000011100100001010010000000
010000001000000111000000011111111011001110100000000000
100010101010000001000010110101011111001111110000000000

.logic_tile 10 11
000011100000000111100110110001001010100001010100000000
000000000000001111100011111011011110111011110001100000
011000000000010111100111110011011011111001110101000000
000000001010100000000011111111111001010001110010000110
110010000000011101000011110011011101000000000010000111
110001000001100101000110100000111010001000000010000001
000100100010000001000110101001001001001001010000100001
000000000000000000000010001111011100101001010010000100
000000000000000111100010011111011011000110100001000000
000000000000000000000011110011011110001111110010000000
000000000100000011000010000101101010000100000000000101
000010000100001111100000000011000000000000000000000000
000100000000000111100110010001101001100001010100000000
000100000000000001100011101011011001111011110011000000
010100000000001011000000000011001011110100010100000000
100010000000001011000010010101111110111101010001000000

.logic_tile 11 11
000000000000011101100000000111001000001100111000000000
000000000000100101000000000000000000110011000010010000
000010100000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000100
000001000000000000000000000000001001001100111000000010
000010000000000000000000000000001110110011000000000001
000100000000000000000110110011101000001100111010000000
000000000000000000010010100000000000110011000000000100
000000000011100000000000000101101000001100111010000100
000010101100010000000000000000100000110011000000000000
000000000000001011100000000000001000001100111010000000
000000000000011011000000000000001000110011000000000010
000000000000000000000000000000001000001100111010000010
000010000100000001000000000000001000110011000000000000
000110100001010111000000000101101000001100111000000010
000000000000100000000000000000100000110011000010000000

.logic_tile 12 11
000000100000000000000000010101111111001111000000000000
000001001110000000000011111111111101010111100000000000
011000000000001000000000000111101010111111000100000000
000100001010000111000000000011011111010110001001000000
000000000000000111000011100111011101101110000100000000
000010100000000000000010001001111110011110101010000000
000000000001011001000010000111101010110110100100000000
000000000000001111010110101111001011111000101001000000
000100000000000001000011100011011111100100000000000000
000000001010000000100000000111101011100111110000000101
000010100001011011000111010111111111110011110101000000
000001000000101011000110111111101010100001011000000000
000000000110000001000010001111001111110011110100000010
000000000000000001000010000111011000100001011000000000
010000000000100011000010001011111010111111000101000000
100000000000001111000111000011001111101001001000000000

.logic_tile 13 11
000000000000100000000000000011001011010000100000100000
000000001010001101000011111111111010000000010000000000
011000000000000111100000001011111111010100000000000100
000000000000000111100000000101011000011000000000000000
000000101010000011100000010000001111000110100100000100
000001001001010000000011110000001011000000001000000000
000000000000001101000011100001011001000000000000000000
000000000000001111100000000000001100001001010000000000
000001000000000001000111000111100000000010000000000001
000010000000000000100010000000100000000000000000100100
000000001110001101100010000001001011100011110000000000
000000000100000111100100000011101101010010110000000000
000000000000001000000011100011111111010000100000000000
000000100000001011000000001011001110000000010000000000
010010101101000001100010011000000000000010000000000101
100001000000100001000010110001000000000000000000000000

.logic_tile 14 11
000000000110000101100011101011011000011000000000000010
000010100000000000100000000111111101010100000000000000
011000001010000001100011111001101100001000000000000000
000000000000001001100011001011010000000000000000000000
110000000100010000000111100111100001000000100001000000
100000000100101111000000000000001111000000000000000000
000000000000000000000010110101011001111000100000000000
000000000000000001000010100001111010111100000000000000
000010100000001111010010111101001000000100000010000111
000000101011000101100011001011010000001101000000000101
000000000000000000000011110111000000000000000100000000
000000000000000000000111010000100000000001000000000010
000110100000000001100111100001111000010100000000000000
000010000110010000000000000011011101011000000000100000
000000100000000101100010001101101110000001010000100000
000000000000100101000100001101101100000010000000000000

.logic_tile 15 11
000010100000000000000000000111011011010000000010000000
000001100000000000000000000000001100100001010000000000
011000001000001111000111100000000001000000100100000000
000000000000000101000110110000001000000000000010000000
110000000000000000000110100001101100000000000000000000
110000100000000000000000000000111100100001010001000000
000000000000001000000110000011111011000100000000000001
000000000001000101000010010000111010101000010000000000
000001000000000000000110000011111010001101000000000000
000010000001000001000000001101110000000100000000000000
000000100001001000000111010111111000000100000000000000
000001000000000001000010100000100000000000000000000000
000011100000101000000111001101100001000001110000000000
000011000001010011000100001101001001000000100000000000
000110100001010101100011000101011111010000000000000000
000000000000000000000100000000101101101001000000000000

.logic_tile 16 11
000000000110000000000000000001100000000000000100000000
000001000000001001000000000000100000000001000000000000
011010100001011001100010111111001101100101100000000001
010000000001011011000111011111001101100110010000000000
110010000000000001000010100000000001000000100100000000
110001000000000000000100000000001001000000000010000000
000000000001001101100111111001001010001000000000000000
000000000000000001100111000001010000001110000000000000
000000000110000111000111101011011101101101010000000000
000000000000001111000000001101111010010100100000000000
000000001110110000000111101101101010110000010000000000
000000000000000000000100001101001100110010110000000000
000000000000000011100111000000011010010000000000000000
000000000000000000000100001101001000010110000000000000
000001000000100000000000010101111001111000100000000000
000000101100000001000011111011001110111100000000000000

.logic_tile 17 11
000000000000000000000000000011100000000000000100100000
000010100111011111000000000000100000000001000000000000
011000000001001101000111100111011011001101000000000000
000000000000000001000000000101001110000100000000000000
110000001000001001100000011111011010101001010000000000
110000001100000101000011011111001010100001010000000000
000000000000001011100010001001101101110000110000000100
000010101000001011100010100101001011110000010000000000
000000000000001000000110000111111000101000010000000000
000000000000010101000111111011011110001000000000000000
000000000000000000000010110101111100000111110000000100
000000001010000000000110001101011010001010100000000000
000010000001000011100111100001101101111001100000000000
000001001110100001100000000001011011110000010000000000
000010000110000001000110001111011110100000000000000000
000001000011001001100000000001001101110100000000000000

.logic_tile 18 11
000011001001000001100011101101101101000000100000000000
000011000000100000000010100111011001101000010000000000
011000000001000111100011100011111011001101000000000000
000000000000101111000011111011001100001000000000000000
110000001000000111000111111001101010101000010000000000
010000000000000000000011001111011111000000010000000000
000000000001000111100010101011011000101001010000000000
000000000000001101100011111011001111100001010000000100
001010000000000000000011100001000000000000000100000000
000001000110000111000010010000100000000001000000000000
000000000000000111000110010101101011101100000000000000
000000000000101111000011100001101001111100000000000000
000010000000100000000011110001111111000110000000000000
000001100000000000000110001001001010101011110000000000
000000101110000111000111101101011101000001110000000000
000000000000001111000000000101111011000000100000000000

.logic_tile 19 11
000010100000000001000000000000000000000000000000000000
000001100000000001100000000000000000000000000000000000
011000000101000011100000010000000000000000000000000000
000101000000000000100010100000000000000000000000000000
110000000000000000000000010011111000110010110000000000
110000000000000000000010000011001101010001100000000000
000000000000100101100111001000000000000000000100000000
000000000100000000000100001011000000000010000000000100
000000000000010000000010101101011111101011110000000000
000000000000101111000110111001101011011011110000000000
000100100001000001100111000000001110000100000100000000
000101000000100000000000000000000000000000000000000000
000000000000000101000010001111101101101001010000000000
000000001110000000100000000101111111010100100000000000
000000000011001001100110001001011110010000000000000000
000000000000000111000010000001001000010110000000000000

.logic_tile 20 11
000000000000000001100010101011011010010000100000000000
000000001100010101100010010111111101101000000000000000
011011100000001000000011111111101000000000100000000000
000000000001000101000010101101111111010100100000000000
110000000110001111100010100000011000000100000100000000
110010100000001001000110110000010000000000000000000000
000001100000001000000111001001011100000001110000000000
000011100000001011000110110101011100000011110000000000
000000000000001001100111010011111110100010110000000000
000000000000000001000010001101111110101001110000000000
000000100000001000000010100011111000011001000001000001
000010100100000001000110110001001110101001000011000100
000000000000000101100010010111101000010100100000000000
000010100000001011000110000101011100101001010000000000
000000000010000111100111010001111010000101010000000000
000000001110001111000010001101111010000110100011000100

.logic_tile 21 11
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000000000011110111001101000000100000000000
000001000000000000000111000000111100000000000000000000
010000000000000111000111100111111111100000000000000000
110000001100000000000000000101101001110000100000000000
000000000001001000000000000001011000000001010000000000
000000000000000001000000000111011100000001100000000000
000010101110000111000000010011101110010000000000000000
000001000000000000000010000001101110010110000000000000
000000000000000111100010011011111110100000110000000000
000000000000000101000110000101111111110000110000000000
000000001010001011100110001011111000101000010000000000
000100000000010101100010000011111110001000000000000000
000000000000000001000010010111100000000000000100000000
000000000000000101000011110000000000000001000000000000

.logic_tile 22 11
000000001000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000010000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000111000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000010000001110000100000100000000
000000000000000000000010110000010000000000000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 0 12
000001011001000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000001000
000000000000000000
000000111000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 12
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000101101010101001010000000000
000001000000000000000000001001001100010100100000000000

.logic_tile 2 12
000000000000001101000000001101011101000000010000000000
000000000100001111000000000101001000000001110000000010
011000000000001111100000000001001110110000010000000000
000000000000000001100000000111011000111001100000000000
110010000000000000000000001111101011110101010000000000
010010001000001101000011101011011111111000000000000000
000000000000001011100000010001011100001001000000000000
000000001100001111100011111011011011000101000000000000
000000000000000000000110100101100000000000000100000000
000000000000000000000011100000100000000001000000000000
000010100000000111000000000000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000100000000000000110100000011010000100000100000000
000000000000100111000000000000000000000000000000100010
000000000000011000000010101000000000000000000100000000
000000000000100001000100000001000000000010000000000000

.logic_tile 3 12
000000000000000011100011110001101011001011110000000000
000000000000000000000110100101011001101111110000000000
011000000000100001100011101111111000101110000000000000
000000000000000101000010100111101010101101010000000000
010000000000000111100011110011100000000000000100000001
110001000000000101100011110000000000000001000000000010
000010000000000000000000010000000000000000000100000000
000001000000000000000011101011000000000010000000000000
000000000001010000000011100101111111100000010000000000
000000000001010001000100000011111110100000100000000000
000000000000001001000000001001001100000110000000000000
000000000000000001100000001001101110010111110000000000
000100000000100000000111100000000000000000000100000000
000000000000001101000000001111000000000010000000000100
000010100000001111000110000000011100000010000000000000
000001000000000101000010001001001000000000000000000000

.logic_tile 4 12
000011100000000101100010101011011100001001000010000000
000000001000000000000010000001001001000101000000000000
011000000000011000000000000111101100010000100010000010
000000001110101111000011101001111000111000100000100000
110100000000001111000000010111100000000000000110000000
110100000000000101100010000000100000000001000000000000
000100000000000011100000000001111100000001110000000000
000000000000000101100010111101101100000000100000000000
000000000000000001000110001011001110010100100000000000
000000000000100000100010001011101010101001010000000000
000010000001000001000110100101101111101001000000000000
000000001110100001000110000101001010101010000010000000
000000000000101011100010001000000000000000000100000000
000000000001000101000100000111000000000010000000000000
000100000000000011100011001101011101000001110000000000
000000000000000000100010001011011011000011110000000000

.logic_tile 5 12
000101000000001000000010000111101111101000000000000000
000110100000011001000111110001101101100100000000000000
011000000000011101100010100111111100010100100000000000
000000000110001001000000001111001100101001010000000000
010000001100001101100000000000011000000100000100000000
010000000000001001000000000000010000000000000001000000
000101000100001011100111000011001011101100100000000000
000100000100011001100100001001001000000101110010000000
000100000100000111100000001111101011110000010000000000
000000000000000111100000000101101011100000000000000000
000000100000011001100010001011111000110000010000000000
000001000000010001100010010011101110010000000000000000
000000000000000000000000011011111011110000010000000000
000000000000101001010011110101001011100000000000000000
000001000000000111000000011000000000000000000100000000
000000000000010000100010011011000000000010000000000000

.logic_tile 6 12
000100000000100000000111110000011000000100000100000000
000000001010000000000011100000010000000000000001000000
011000000000000011100111011001111110001100000000000000
000000000000000000000011100001100000000110000000000000
010011000000100001000010000011100000000010000000000000
110000000111010000000000000000101100000000010010100000
000000000110001000000111001101011110000011000000000000
000000001110000111000100000101010000001100000000000000
000001000000101000000000001000011001010010000000000000
000000000001001011000000000111001001000100100000000000
000000001010000000000111100000011010000100000110000000
000000001110000000000000000000010000000000000000000000
000000100000000000000000000000001000010100100010000000
000001000110000000000000000000011001000000000000000000
000110000000000011100111001111101010001001000000000000
000101000001000000000100000101100000000011000000000000

.logic_tile 7 12
000010101000000011100110110111000001000000001000000000
000010000000000000100011110000101001000000000000000000
000000000010010000000111010111001001001100111000000000
000000000001100000000011000000101001110011000001000000
000000001010000101100000000011101001001100111000000000
000000001010000000000011010000001011110011000000100000
000000000000001011100010000011101000001100111000000001
000000100000000101000000000000101101110011000000000000
000000001000000000000010000001001000001100111000000000
000000000000000000000000000000001001110011000000000001
000110000000000001000000000111001000001100111000000000
000101000000000000000010000000001011110011000000000001
000000000111000001000010000101101001001100111000000000
000000000001100000000010000000001010110011000000100000
000100000000000000000000000101001000001100111000000100
000000000100000000000000000000001001110011000000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000100100100000000000000000000000000000
000110000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000110000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100001110000000000000000000000000000
000010000010000000000000000000000000000000
000000001100000000000000000000000000000000
000010000100000000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000001000000000011101111100001110100000000000
000010101010001111000011011101011101001111110000000000
011010000011011001000000011001111011101001110110000000
000000000110001101100011100011001011011001110000000001
010001000100000111000110011001111011010111100010000000
110010001110000111000111100111001111100111010000000000
000101000000000101000111101000001010010010000000000000
000110100000000111000111111111001010000100100000100000
000000001000001011100010011101101110011111100000000000
000000001100000001100010111111001001000111010000000000
000000000001011111100011101001001110101001000111000000
000000000000100001100010011101001100111111010000000000
000101000000000111000000001101101100101001000100000000
000110000000011111100010001001111100111111100011100100
010100000000100111000011110011111100111000100111000010
100000000000010000000011101111011011110110110000000000

.logic_tile 10 12
000010000000100101000000001001101010110110100010000000
000000000000000000100000000111011101111000100000000000
011000000110000101000000001111111001111111000000000000
000000001010000000010010111111011000010110000000000010
010100000000000000000011101001111101111111000000000000
110100001100000000000010110101001110010110000000000000
001010000000010101000000010111101101111111000000000000
000000001110001101100011100011001000010110000000000001
000010000001011011100000001011111001110011110000000000
000001000110101011100010110111101101100001010000000001
000000000010010101000011111000000000000000000110000000
000100000000101101100011001101000000000010000000000000
000010100001110101000000001001011000100010110010000000
000001000000100000100000000111001110101001110000000000
000000000010100001000000001011111111100010110000000000
000000001100010000000010110001001010101001110000000001

.logic_tile 11 12
000000000000000111000000010000001000001100111011000000
000001000000000000100010100000001101110011000000010000
011000100000000000000000010000001000001100111000000000
000001001010000000000010110000001011110011000001000001
000001001001010000000000000011101000001100111000000000
000010100000100000000011000000000000110011000000100100
000001000000000000000010010000001001001100111000000000
000010000110000000000011110000001110110011000001100000
000000000000100000000111110000001001001100111000000010
000010100001000000000111110000001001110011000001000000
000000000000000111000000000111101000001100110010000100
000000001000001111000000000000000000110011000000000000
000100001100000000000000001011000000000010000100100000
000100000001000000000000000011100000000011001000000000
010100100000001001000000001101101000110110100100100000
100001001010000111000000001101111000111000101000000000

.logic_tile 12 12
000000000000000000000000010000000000000000000111100101
000000001000000000000011100101000000000010000001000101
011000000000001000000111001000000000000000000111100110
000000000010001011000100001011000000000010000011100110
010001000000000111100000011111101010000100000000000000
000010001100100001100011100101000000001110000001000000
000110000000010111100111001011011110001100000000000100
000000000110101111100110000101111100000100000000000000
000000101010000111000000001111011011110101000000000000
000010000000000000100011100101011101010011010000000000
000000000000000000000110101001101001010000000000000000
000000000000000000000111011001011111110100000000100000
000100000000000101100010000111101011110101110000000000
000100100000000001000011111111001010001010000000000000
010000000000000000000110010101101110111100000000000000
100000000110000111000011011111101011011100000000000000

.logic_tile 13 12
000001000000000011100011111001101101000011110000000000
000010100010000000100010101111111101000001110000000000
011000000001011000000010011011011110000000000000000000
000000001000101001000110101101000000000001000000000000
010001000000010000000111101001011010000010000000000000
000010000000100000010000001001001011000000000010000000
000000000000001000000110010000011000000010000000000001
000000000000000101000010000000000000000000000000000100
000000001010001001000011110000001110000100000110100010
000000001000001001100010110000000000000000000000100101
000000000000100000000011100001111010000100000000000000
000000001110010000000011111111111100001100000000000000
000010000110000000000000010101100000000001000000000000
000001000000001011010010111011000000000000000000000000
010000100000000001000111000001011111101011010000000000
100001000000000000100100001001111101001111000000000000

.logic_tile 14 12
000000001011010000000111000001100001000000001000000000
000000000000100000000100000000101101000000000000001000
000010100100000101100111100001100000000000001000000000
000001000000000111100100000000001111000000000000000000
000000001010000000000110100011100000000000001000000000
000000001110000000010011100000101011000000000000000000
000000100000001111100111100101100000000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000000101000000000001000000000000001000000000
000000000001000000100010100000101101000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000000101000110110000101000000000000000000000
000010001000100000000000000101100001000000001000000000
000000000010010000000010110000001100000000000000000000
000000000001000000000010100101100000000000001000000000
000000000000100000000100000000001100000000000000000000

.logic_tile 15 12
000000000000100000000000000000011110000000100000000000
000001001111001101000000000001001110010100100001100000
011000001010010000000000001000001011000100000000000000
000001000000000000000010111111011110010100100000000000
110000001010001001100010101011101111011100000000100000
110000000000001111000111100011011010111100000000000000
000000000000000111000111000101011011000100000000100000
000001000000100000000000000000111110101000010000000000
000000001011000000000010101000011100010000000000000010
000000101011010000000010001111001010010010100000000000
000000000000000001000110101101001100010000110000000000
000000000000001001000000000011011010000000100000000000
000000001000100011000111100101001101010000100000000000
000001000000010000000110100000111001101000000000000000
000000000000001000000011111000000000000000000100000000
000000000100001001000010001011000000000010000000000010

.logic_tile 16 12
000001000000001101000111101001011011011111100000000000
000010001000000011000111110011001001101111110000000000
011000100000000001000111101101101100010000000000000000
000001000000100000100010110011001010000000000000000010
010000100000100001000111000011011010000101000000000010
110100000000011101100100001111110000001001000011000001
000010101000001101100000010111111110111000000000000000
000100000001011111000011111001011111111110000000000000
000001000000001111000010000011011000010000100000000000
000010000000000001110000000000001001000000010011000000
000010000000010101000011000001001011000001000110000000
000000001010100001100000000111001101000110000000000000
000000000000001001100111110001111110010100000100000000
000000000000001011000011000000101110100000000010000000
000000001110010001000010100001001011111110110010000100
000000000000001001100000000111001101111001110010100010

.logic_tile 17 12
000000000000101001100011000001100000000000000100000000
000000000001011111000110100000100000000001000000000000
011010100000100101000111100011011000100001010000000000
000000000000000111100100001101001101100000000000000000
110000001000000000000111001011011010000000000000000110
110000100000000000000110110101000000001000000000000100
000000000001001111000110101000000000000000000100000000
000001000000001011000000000011000000000010000000000000
000000000000000011100010001001001110010000000010100001
000000000000001001000000000011111011110100000001000101
000000000001000001000000000101100000000000000100000000
000000000110101111100000000000100000000001000000000010
000001000000000111000010011111101010001001100000000000
000010100110000000000010000111111110101001110000000000
000000000000000001100000000001001001111000000000000000
000010001110010000000010010001011000111100000000000100

.logic_tile 18 12
000000000000001011100000001011011001010110000000000000
000000000000000101000000000011001101010000000000000000
011000000000001111000111101111100001000010100000100001
000000000000100111000000000101001001000010110011000011
010000000001011101100111000111111110011101010000000000
110000001100100101100000000011101000001001010000000000
000000100000001111000000000011101110111000000000000000
000001000010001111000011110101101110010000000000000000
000000001010000011100000000101100000000000000100000000
000000100000001101100000000000100000000001000000000000
000000000000001000000000010101011000000110100010000000
000001000000100111000011000001001111001111110000000000
000010001000000011100000011111111111010010100000000000
000000001100001101100011110011011010010000000000000000
001000000001001111000000000000000000000000000000000000
000000001000000011000011100000000000000000000000000000

.logic_tile 19 12
000000100001011101100010101011101001100000010000000000
000000000000100101000100001111011110101000000000000000
011000000000000000000000000001000000000000000000000000
000000000010001111000000000111001010000010000000000000
110000001010001000000110000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000100000000011011111111100101000010000000000
000001000000000000000110101111011001000000100000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000001000000000000000000000000100100000000
000001000000100000000010000000001000000000000000000000
000000001000101000000011100000000001000000100000000000
000010000000011111000100000000001011000000000000000000
000001000000000001100010000101011001000100000000000000
000000101010000000000011100000101011000000000000000000

.logic_tile 20 12
000000000111000001100111000000000001000000100100000000
000000100010100000000100000000001000000000000000000001
011000001100001001100000010000011100000010000000000000
000000000000001111100011111001011010000000000000000000
110000000000010101100010100001011000101011010000000000
110000000000101101000000000101001011001011100000000000
000010000000000000000010100001111010101001010000000000
000100000000100000000100001011111100010100100000000000
000010000000100101100011100000000000000000000000000000
000001000000010000000011110000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000100000000000010101111000000000010000000000000
000000000001010000000111000000000000000000100100000000
000000001100100000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000011110000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000111001110100000000000000000
000000000000000000000010001111101100110000100000000000
011000001010000111100010100001111111000000010000000000
000000000000000000000010111111101001000001110000000000
110000000000000001000110000001111110110101010110000101
010000000000000000000100001101001110110110100000000100
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000011000011110010000000100100010
000000000000000111000011101101001010010010100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010011101111000001000000000000000
000000001100000101000011011001011001001110000000000000
010000000000000011100000000000000000000000000000000000
100100000000000001100000000000000000000000000000000000

.logic_tile 22 12
000010100000000000000000011000000000000000000100000000
000001000000000000000011111011000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
010000000100010000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000010101100100000000000000101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101000000000000000101000000
000000000000000000000000000000000000000001000000100101
010000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
010000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000111000000000000000000000000000000000000
000000000010000000000011110000000000000000000000000000
011000000000000000000000000001101001100000010000000000
000000000000000000000010101111111011010000010000000000
110000000001000000000111100001000000000000000100000000
010000000000000001000000000000000000000001000000000000
000010100000010111000000000001111010101000110000000000
000000000000100000100011111111101010011000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000011100000100000100000001
000000000100000111000000000000000000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000010000000000000000000100000000001000000000001

.logic_tile 2 13
000010100000001101000110110011100000000000000100000000
000000000000000111000011000000000000000001000000000000
011000001010001111100010100101111001000000010000000000
000000000000000011100000001111001001000010110000000000
010000000001001001000111100000011010000100000100000001
110000000110001111100011000000010000000000000000000000
000000000000001111100000001111101100001110100000000000
000000000000000111100010011001001001001110010000000000
000000000001111000000000001001011010010011110000000000
000000001000001011000011101011001111110111110000000000
000000000000000001000000001101001001101001110011000000
000000000110000000000010011111011110000000100010100001
000100000000000000000110010101011001101000010000000000
000000000000000000000010000001101111000000100000000000
000000000000001001000110100011011110000110100000000000
000000000000000001000010110000111010000000010000000000

.logic_tile 3 13
000000000000000000000000000000011100000100000100000010
000000000110000000000000000000010000000000000000000000
011000000000000001100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010010100010011000000011100000011000000100000000000000
110000000000001111000100000000010000000000000000000000
000000000000000111000000011111000001000010000000000000
000000000110001111100010001101001100000000000000000000
000000000000100000000000001001111011011100000000000000
000000000001001111000000000111001010101110100000000000
000000000000000101100111010000000000000000100100000000
000000000000000000000111000000001010000000000000000000
000010000010011001000000000001101111100001010000000000
000000000100000111000000000011001010010000000000000000
000000000000000111000000000011100000000000000100000000
000000000000000000100000000000100000000001000000000000

.logic_tile 4 13
000000000001000000000111000001111010110110000000000000
000000000000100000000100000011101101111010000000000000
011000000001010001100110001011011000010000000000000000
000000000000000000100110101101111001010110000000000000
110100000001001001100010000001101110010100100000000000
110100000000000111000010001101011010101001010000000001
000100000000001001000110010101111100001101000000000000
000000000110000101000111110111001011000100000000100000
000000001100001000000000000111100000000000000110000000
000000000000010101000010000000100000000001000000000000
000000100000001000000111100011011011000100000000000000
000001000000101011000000001101011101101000010000000000
000100001011010000000110101101001110001000000000000000
000100000000001101000111100011001101001110000000000000
000010000000000111000000000111100000000000000100000000
000000000000000000100010000000000000000001000000000101

.logic_tile 5 13
000000100001110001100011100001000000000000000100000000
000000000000000000000111110000100000000001000000000000
011001000110100011100011111011111010001101000000000000
000010100001000000000010110001111011001000000000000000
110000100001000111100010110011001011110011000000000000
110010000100100111000111001101001100010110100001000000
000000100000010111100010001001101111000110100000000000
000000000001100000000010100111101001001111110000000100
000011000011010001100111001001011010001101000000000000
000000000100000000100000000101011010001111000010000000
000001000000110011100000010001000000000010000010000000
000000100001110001000010010000101101000000010000000000
000000100000000001000010001101001100001100110000000000
000001000010000000000000000011001011110011000010000000
000000000000101001100000000111111101000000100000000000
000000000000001101100000000000001100001001010010000010

.logic_tile 6 13
000101000001000101100000001001001111110011100000000000
000010000111100000100000000101011000110110100000000000
011000000001111000000000010111011001101111000000000000
000000000001111011000011101111101010101110100000000000
010010101110000000000111000011111101011100010000000000
110000000110000000000100000111101000010011010000000000
000000000000100011100000000111011001011000110000000000
000000000001010001100010011111101010011011000000000000
000110100000000000000000001000000000000000000100000000
000010100000000000000000001001000000000010000001000000
000000001100000111110111000000000001000000100100100000
000000000000000000100000000000001011000000000001000000
000000000000000011100110101001001111000101110000000000
000010100000010000000110000001011010110101000000000000
000001000000100000000000001001101111110110010000000000
000010100001010000000000000011001101101101010000000000

.logic_tile 7 13
000000000000010101100000010011101000001100111000000000
000000000000100000000010100000101111110011000010010000
000000000000011000000010000011101001001100111000000001
000000001010101111000100000000001001110011000000000000
000010101010001111000110100101101001001100111000000001
000000000000000101000000000000101000110011000000000000
000000000000010000000110110101001000001100111000000001
000010100000000000000010100000101010110011000000000000
000100000000000000000010100001001000001100111010000000
000000000001001101000100000000001100110011000000000000
000000000000001000000110000001001000001100111000000000
000000000000000111000100000000101101110011000000000100
000000001000001000000111100111001001001100111000000000
000000000000001011000010000000101011110011000000000010
000010100001000000000000000101001000001100111000000000
000001001010110000000000000000001110110011000000000010

.ramb_tile 8 13
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100100000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001000010000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 9 13
000100000000010000000111100101100000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000000000011101000001100111000000000
010000000100000000000000000000001010110011000000000000
000000001110000111000010000011001000001100111000000000
000000000000000001100011110000101010110011000000000000
000010100000000001000000000101001000001100111010000000
000001001010010001100010010000101111110011000000000000
000010101001001000000111010101101000001100111000000000
000001101100100011000111100000101101110011000000000000
000000100000001001000000000011001000001100111000000000
000001000000000111100000000000001001110011000000000000
000100000100000000000011110101001000001100111000000000
000000000000000000000111110000101111110011000000000000
000000000101110000000000000101101001001100111010000000
000000100000000000000000000000001100110011000000000000

.logic_tile 10 13
000000000000000000000011110101000000000000001000000000
000000000000000000000111110000001011000000000000000000
000000001010001111000111110011001001001100111000000000
000000000000001111100111110000001000110011000000000000
000100001000001000000111100101101000001100111000000000
000100000000001111000100000000001001110011000000000000
000000000000001000000011100101101001001100111000000000
000000001010000111000100000000101001110011000010000000
000010100001010011100000000111101001001100111000000000
000001000110101111100000000000101000110011000000000000
000000001000000011100000010001101000001100111000000000
000000000000010000000011100000101100110011000000000000
000101000000010000000000000001001001001100111000000000
000110000000100000000000000000101101110011000000000000
000100000000000011100000010111101001001100111000000000
000000000100000000100011000000001100110011000010000000

.logic_tile 11 13
000010100000000011000011100001000001000000001000000000
000000001000000011000000000000101000000000000000001000
000000100000000111100000000101100001000000001000000000
000001000001001111000011110000001010000000000000000000
000001000001000111100000010111100001000000001000000000
000000100000101111100011100000001011000000000000000000
000000000001001011000111100111100001000000001000000000
000010100000100111100100000000001000000000000000000000
000010100000100000000000000101000001000000001000000000
000001000000000000000000000000001101000000000000000000
000000000100000000010000000001100000000000001000000000
000000000110000000000010010000101111000000000000000000
000001000000100000000000000001000000000000001000000000
000010000000010000000010000000001000000000000000000000
000000100001010011000000000101000000000000001000000000
000000000100000001000000000000001011000000000000000000

.logic_tile 12 13
000000000000000000000111100101111000101110000100000000
000000001010000000000011100101101110011110101010000000
011000100000001011100000011001111100101110000000000000
000011000000001111000011101011101011011110100000000000
000000000000000001100011100000000000000010000000000000
000010100000000000000010001101000000000000000001000001
000000000000011001000000010101101100000110000100000010
000001000000101101000010110000000000000001001000000000
000010001100110000000000001101001001110110100000000000
000001000000110001000000001001111101111000100000000010
000000000001010000000010000111111011010100100000000000
000000001000000001000011110000001010001000000000000001
000001001110000011000000001101011111110110100000000000
000000100001000000010000001001111000110100010000100000
010000000100000011000000010001000000000010000000000000
100000000000000000100011100000100000000000000001000001

.logic_tile 13 13
000000000010100000000111000001100000000010000000000010
000010100000000000000100000000100000000000000000100100
000001000000000101100011000000000001000010000000000000
000000000001010000000000000000001000000000000001000000
000010100000000000000000000000011100000010000000000000
000000000000000000000000000000010000000000000001000000
000100000001010001000000000000011010000010000000000000
000000000000110000000000000000000000000000000011000100
000100000011010000000000010000011110000010000000000010
000000001100010000000010010000000000000000000001000000
000000000000000000000010000000000000000010000000000000
000000000000000000000000001001000000000000000001000001
000000001110000000000000000000000001000010000010000000
000010000110000000000000000000001110000000000000000100
000000000000001001000000000011000000000010000010000000
000010000000001111000000000000100000000000000000000000

.logic_tile 14 13
000000000000101000000111100111000000000000001000000000
000000000001001111000000000000101100000000000000010000
000000000000000000000000000111100001000000001000000000
000010000000000000000000000000101011000000000000000000
000000000000100000000000000011100000000000001000000000
000000000000000000000010000000101000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000110000000000011100000001101000000000000000000
000000000000001000000011100001000000000000001000000000
000000000000001111000111110000101101000000000000000000
000000000001010101000010100111000000000000001000000000
000000000000000001010000000000001011000000000000000000
000010000000000101000010000011100000000000001000000000
000001000000000000000010000000001111000000000000000000
000110100100000101000110110111100001000000001000000000
000000001100000000100011110000001111000000000000000000

.logic_tile 15 13
000000000000000001000000010101100001000001110000100000
000010000000001111000011010001101000000000010000000000
011000100000000000000110000000000001000000100100000001
000011100001001101000100000000001001000000000000000000
010000000000001000000000010101000000000010000000000000
010000001010000111000010010000100000000000000010100000
000000000000000000000111111001011000001000000000000000
000000000001000000000010000111000000001110000000000000
000000000001001101100000000000001100000010000000100000
000000000100110111000000000000000000000000000001000000
000010001000000011000010000111011010010000010000000000
000001000000100000000011100101011000100000010000000000
000000000000000111100000001011111100101001110000000000
000000000000000000000000001011101100010100100000000000
000010100000001000000110100111100000000010000000000001
000000000110001011000000000000100000000000000000000000

.logic_tile 16 13
000001000110001111100000000011111011010110100000000000
000010000000000011000010110011001110010110000000000000
011000000000100011100111010001100001000000100000000000
000000000001000011000111111101001000000001110001000000
110001001010100011100000010011111110100000000000000000
110010000000001111000011111001111000010110100000000000
000000000000000001000011101011111010101001110000100000
000100000000000111100111111001001000101000010000000000
000000000001100000000000000000001110000100000100000000
000000000001110011000000000000000000000000000000000001
000000000000000111010010000000011000000100000100000001
000000000100000111100000000000010000000000000000000000
000000000110001000000011111111001011000011100000000000
000010000000000111000011111111101011001011110000000000
000000000000010001000110010001101011010000100000000000
000100001110000000000010110000001011000001010001000000

.logic_tile 17 13
000000000100000001100011100001000000000000000100000000
000000101100001111100010010000000000000001000000000000
011000000000000111100111101001001000110111110000000000
000000000000000000100010101101011011110110100000000000
010010100000000111000010000000000001000000100100000000
110000000000001001100011100000001111000000000000000000
000000000000110101000000010101101100000101010000000000
000000100000000000100010001001011111001001010000100000
000100001101010000000000000000001010000100000100000000
000010000000100000000010000000000000000000000000000000
000010000000001000000010101101011111000000010000000000
000000000000000011000010001111001000000010110000000000
000010101000010001100000011001111111100010010000000000
000000000110000000000010111001011100010111100000000000
000010100000000001000110001011101111010000100010100011
000001000000000000000110001001101101110100010001000010

.logic_tile 18 13
000000000000000101000111111011001001101000010000000000
000000000000001001100111110101111000000000100000000001
011000000000001000000000000101001110001101000000000000
000100000100000101000000000011101011001111000000000000
010000000000000101000110001001001001100001010000000000
010000000000000000000010010101011110010000000000000000
000000000000000111000111100001011111101001000000000000
000000000000000000000100000001001100100000000000000000
000000000000000101100110010000000000000000000100000000
000000000000000000000110000101000000000010000000100000
000000000000100111000000000011100000000000000100000100
000000000001000000100011100000100000000001000000000000
000000100010000011100000010011011101010101000000000001
000001000110000000100011100001101000111110000000000000
000000000000000011100000011011011010000001110000000000
000000000000000000100010101111111111000011110000000100

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000110101000000000011011011010000100000000000
000000000000000000100000001011001000101000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000100000100001100011101000000000000000000100000000
000001000001000000100011101101000000000010000000000000
000001000000000000000111000000000000000000000000000000
000000100000000001000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000001000000000011100000001101011111000000100000000000
000000000000000000000000000101011011010100100000000000
000000000000000000000000000111000000000000000100000000
000000000000010000000011110000000000000001000000000000

.logic_tile 20 13
000011100000000000010111000101111000111000000000000000
000000000000000101000011100111011111010000000000000000
011000000000101001000111000001100000000000000100000000
000000000001001111100000000000000000000001000000000000
010000100000001000000111100000000000000000000000000000
010001100000000111000100000000000000000000000000000000
000000000000000001000000000101000000000000000100000000
000000000000000001100010000000100000000001000000000000
000000000001110000000000000000000000000000000000000000
000000001010010000000010110000000000000000000000000000
000001100010000000000000001001001101001101000000000000
000000000000000000000000001101011001001000000000000000
000000001000000011100110001101011110010000100000000000
000000001010000000000000000101001101101000000000000000
000000000000000000000000001111001110101001000000000000
000000000000000001000000000001101001010000000000000000

.logic_tile 21 13
000000000100000111000000011001001011101000000000000000
000000000000000101100010001111001000010000100000000000
011000100000001111100111100001011011000000100000000000
000000000000001111000100000000001011000000000000000000
110000000000001000000000001111111011000000100000000000
010000001010001001000000001111001110101000010000000000
000001100000011001100000010011001001000000100000000000
000001000000000011000011010000011001000000000000000000
000010100000001111100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000011000000000001011111110001101000000000000
000000000100000101000011110001001110001000000000000000
000010100000001000000000001000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000000000001001000010000000000000000000100100000000
000000000000000101000000000000001100000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000100000000001111000000000000000000000000000000000000

.logic_tile 23 13
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000100000000000000000000000000000000001000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000010000000000010
000000110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
001000000000000000
000001110000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000001000000110000111111101100000000000000000
000000000000001011000000001101111101110000100000000000
011000000000000000010110001000011110000000000000000000
000000000000001111000100000011001001000010000000000000
110100000000000001100011100000000000000000000000000000
010100001000000000000000000000000000000000000000000000
000010000000000001100000001101001110100000010000000000
000001001100000000000000001011101110010000010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000110001001001110010000000000000000
000000001100000000000010011001001111010010100000000000
000000000000000001000000010111101101100010110000000000
000000000000000001100010100101001010010110110000000000
000000000000000101100000000001100000000000000100000000
000000000000000101000010000000000000000001000000000000

.logic_tile 2 14
000000000001000111100000001011111111000001010000000000
000000000000101101100010111101111111000001100000000000
011010000000001000000000000001101001111000000000000000
000001000000000001000010100111111110111100000000000000
110000000010101001100110011000001011000110000000000000
110000000001010101000010010101011011000010100000000000
000010000000001111000110001001011000101000010000000000
000000000000000011000011110111001010101001010000000000
000000000000000111000000001101111110000000010000000000
000000000000000000000000001111111110000001110000000000
000000000000010011100111000101101111010000100000000000
000000000000000000100000000011001011010100000000000000
000000000000001001000111100101111100000101010000000000
000000000000000001000000000101001011001001010000000001
000000000000001000000010010000000000000000000100000000
000000000000000011000111010001000000000010000000000000

.logic_tile 3 14
000000000000001001100010110000000000000000100100000000
000000000000000011000010000000001000000000000000000000
011000100000000000010010001101011011000000010000000000
000001001010000111000110111011011111000001110000000000
110000000000101111000000001111011011101001010000000000
010000000001011111100010111011101001100001010000000000
000000000000000001100111100101101000101011010000000011
000000000000000001000100001001011011000111010000000000
000000000000000111100010000111101101001001000000000000
000000001000000000000110000101101000001010000000000000
000010000000101000000011110111100001000000100000000000
000000000001010001010010000001001010000000000000000000
000000000001000000000010111011101011100000010000000000
000000000000100000000111111101101111010100000000000000
000000000110000101000010001011101110110000110000000000
000000001000000000100110001001011101110000010000000000

.logic_tile 4 14
000000000000000000000000000000000001000000100100100000
000000000100000101000011100000001110000000000000000000
011010100000010000000000000101011011000000000010100111
000001000000100000000010110101101110000000010010000100
010000000000001001000010010011111011100011110000000000
010000000010001111100010000001101111110111110000000000
000100100001011011000110101101101010000100000011100010
000001001100101011000000000111011010000000000001000010
000000000000000000000011001101011110100000000011000010
000000000100000000000000000101001011000000000010000100
000010000110000000000111001101101010001000000001000110
000001000000000000000000000111011010000000000011100000
000000100000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000100
000010000000100011100010100001111010000000010001000001
000000001110011111000100001011111011101001110010000010

.logic_tile 5 14
000000000001000011100111110101100000000000100000000000
000000000000100000000011000000001001000001010001000000
011010100001000111100000000011011000001100110010000000
000000000000100111000000001111001001011010010000000000
010000000000000000000010000000001101010010000000000000
110000000000000000000000000000011110000000000010000010
000000000010001000000000001000001110000100000000100000
000000000000000001000000000011010000000110000000000000
000000000000000000000010000111111001111100110110000000
000010000000010001000000000111101100101100010000100001
000000000001010001000000001000001110000010000000000001
000000000000001001000011110011010000000100000000000000
000000000000000101100111001001011111101001110110000001
000000000000000000000110001011001100100110110001100000
010001000000001001000000000111100000000000100000000000
100010100000000101000010000000001101000001010000000010

.logic_tile 6 14
000100000000001000000000010101111010000101110000000000
000100000000001101000011110101011000110101000000000000
011000000001000000000111000001101101011111100000000000
000001000000000111000000001101011001000111010000000000
010000000000000011100000000000000000000000000100000000
100010000000000001000010000111000000000010000001000000
000000000001011000000000001001001011101111000000000000
000100001100101011000010000101001011011101010000000000
000011100000000000010110110011001011010111100000000000
000001000000010000000010101001111000101011100000000000
000000000000010000000110000111000000000000000100000000
000010100000000101000100000000100000000001000010000000
000000000000000101000010000011100000000010000000000000
000000100000000000100000000000100000000000000001000010
000010101100000000000000000001111100010111100000000000
000000000000000000000000000101001011100111010010000000

.logic_tile 7 14
000100000000000000000010010111001000001100111010000000
000000000000000000000111100000001001110011000000010000
000010000000000111100000000011101001001100111000000000
000001000000000000100000000000101010110011000000000001
000010000001010000000000000001101001001100111000000000
000000001011110000000011100000001111110011000000000000
000000000000001001000011100111101001001100111000000000
000000000000001011000000000000001101110011000000000000
000101100110010101000000000011001001001100111010000000
000010000001110000100000000000001011110011000000000000
000001000000000000000010100111001001001100111010000000
000010000000000000000110000000001110110011000000000000
000000100101000111000011100101001001001100111000000000
000001001011101001000000000000101010110011000000000010
000000000000000101000010000111001000001100111000000000
000000000000101101100000000000101001110011000000000010

.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000110000000000000000000000000000
000000001011010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001100000010000000000000000000000000000
000011000110100000000000000000000000000000
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000010100001010000000000000000000000000000
000001001001110000000000000000000000000000

.logic_tile 9 14
000010000001010000000000010011101001001100111000000010
000001001010100000000011100000101110110011000000010000
000010100001000000000000000011101001001100111000000000
000000000000000000000000000000001111110011000010000000
000010100100000000000111110011001000001100111000000001
000000000000001111000110110000101001110011000000000000
000100000000010000000000010101001001001100111000000001
000000000000000000000011110000101011110011000000000000
001000000001010000000111000101001001001100111000000000
000000100001100000000011100000101111110011000000000010
000000000100000000000111000111001001001100111010000000
000000000000000001000000000000101011110011000000000000
000010100000000000000111000101001001001100111000000100
000101001110000000010100000000001111110011000000000000
000010100001110011100111100011001001001100111000000000
000011100000100000000010000000101011110011000000100000

.logic_tile 10 14
000100000000000111100000000101101001001100111010000000
000000000000001001100000000000001001110011000000010000
000010100001101101100000000001101001001100111010000000
000000000000001011100010010000001011110011000000000000
000000001100010000000000000001001001001100111000000010
000000000000100000000000000000001011110011000000000000
000000000010001111100111100111001001001100111000100000
000000000000001111000111100000101111110011000000000000
000001000000000000000111100001101000001100111000000000
000010000000000000000000000000001111110011000000100000
000010100000000000000000000001001000001100111000000010
000100000000000000000000000000001101110011000000000000
000001000000000000000111100011001001001100111000000000
000010000000000001000000000000101010110011000010000000
000000000000000000000000000111001000001100111000000000
000000001011010000000011110000101110110011000010000000

.logic_tile 11 14
000000001010111000000000010111100000000000001000000000
000000001110110111000011110000101000000000000000010000
000000100110000000000000010111100001000000001000000000
000011100000000000010011110000001100000000000000000000
000101000000000111000000010101100001000000001000000000
000100100000001111100010110000101001000000000000000000
000111100000010000000111100101000001000000001000000000
000000000000000000000111100000001101000000000000000000
000011000100010000000010010011000001000000001000000000
000011100000100000000111110000101011000000000000000000
000000000000000001000111000011100000000000001000000000
000000000000001001000000000000001011000000000000000000
000100000001000000000000000101000000000000001000000000
000100000000100000010000000000001101000000000000000000
000100000000000001000000000001000001000000001000000000
000000000110000111010010000000101110000000000000000000

.logic_tile 12 14
000001000000000001100110010111100001000000001000000000
000010100000000000100110010000101001000000000000000000
000001000001001000000110010001001001001100111000000000
000000001110101111000110010000101010110011000000000000
000101000010000000000000000101001001001100111000000000
000000000000000000000010100000101101110011000000000000
000000000000001001100010100101101000001100111000000000
000010000100001001110000000000001101110011000000000000
000100000000100000000010000111001001001100111000000000
000010100001000111000000000000101000110011000000000100
000001101000100000000000000101101001001100111000000000
000011100000000101000010000000101001110011000000000000
000101000010100000000000000001001000001100111000000000
000010100000000000000010100000101100110011000000000000
000000000000000000000000000011101000001100111000000000
000001000000000000000010000000001000110011000000000000

.logic_tile 13 14
000001000000010111100000000101000000000000000110000000
000000101111110000100010000000000000000001000000000000
011001000000000101100111110000000000000010000001000010
000010000000000000000111110000001110000000000000000000
010001101100000101100110111001011101101000010000000001
010010100000001001000010100101011011000000010000000000
000100000000000001000110100101001101101001000000000000
000000000000000000100000000001111101010000000010000000
000000000000000000000000001011111001110000010000000000
000100000001000011000011001011101001010000000000000010
000000000000000000000011100000000001000010000000000000
000000000000000000000011000000001001000000000001000000
000000000000000000000000001001001010100000010000000000
000000000000000001000000001111011100101000000010000000
000011000011000000000011111101011110100000010000000000
000011100000100000000010111111011000010000010000000010

.logic_tile 14 14
000011100001000000000000000001100000000000001000000000
000011000101110000000000000000101101000000000000010000
000000000001011011100011100101000000000000001000000000
000000000000101101100000000000101111000000000000000000
000010101000000000000010000111000000000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000100000000000000000000101100000000000000000000
000010000001001101000000010111100001000000001000000000
000001000000101011100011110000001000000000000000000000
000000100001000001000010000011000001000000001000000000
000000001110100000000000000000001100000000000000000000
000001001100100001000011100001100001000000001000000000
000010000001011101100011100000001110000000000000000000
001000000110000001000111000111000001000000001000000000
000000000001011011100000000000001101000000000000000000

.logic_tile 15 14
000000000000100000000110000111100000000000000110000000
000000001101000000000000000000100000000001000000000000
011000000000001000000000000000001100000010000001000000
000010101010000011000000000000000000000000000000100000
110000100000100000000000000000001100000100000100000000
010001100000000000000010000000000000000000000000000010
000000100010000111000000011001101111110010110000000000
000001000100000000100010111101011100101001010000000000
000010100000001011000010101101001110110000010000000000
000101100110000101000011110101111110110010110000000000
000000000000010111100000010111100000000010000000000000
000001000011101111000011100000100000000000000001000000
000001000000100001000010001001011111000001000000000001
000010000001010000000011001011101100000001010000000000
000001001000001000000011000000000000000010000000000000
000100000000000111000110001011000000000000000010100000

.logic_tile 16 14
000000001010011011000011110001111101010100100000000000
000100001010000001000011010000011001000000010001000000
011010000000000011100111110011111110000001000000000000
000000000000000000110011111101111111001001000000000010
010000000000000011100111010011101100000110000000000000
010100001010000000000111100101011111000010000000000000
000010000001001111000111000111111010000100000000000000
000001000000001111000111100000000000000001000000000100
000001000000000000000110000101100000000000000100000000
000000100001000000000000000000100000000001000000000010
000000000000000001100010010101111110000000000000000000
000000000100100000000010001001000000000010000000000000
000001100100000000000111111001001000110010110000000000
000011000000000000000111011101011000010110100000000000
000000000000000101100110001101101011100000100000000010
000001000000000000100000001001111010101111100000000000

.logic_tile 17 14
000000000000011111000111101011100000000000100000000000
000000100000001111000100001101101101000000000000000000
011000000000000111100000000001001111010010100000000000
000000000110001111000000000000001000100000000000000000
000001001010000011100010110101001100000110000100000010
000010001110000000100011010000100000000001001000000000
000000000001000000000010110000001010000110000110000000
000000001010000000000111100011010000000010001000000000
000001000000000111000000000001001001101000010000000000
000010000001000000000010010101011000001000000000000000
000010000001011000000110001011101110100010110000000000
000001000110000101000011111111011110010110110000000000
000000001000001111100010000101111001100000100000000000
000000000001010001000000000001101101101111100000000000
010001000000001000000111111101011110111000000000000000
100000100000001011000010110111011001100000000000000000

.logic_tile 18 14
000000000000000101000000010101000000000000000100000000
000000000001000000000010000000000000000001000010000000
011000000100000111100000000011100000000000000100000000
000100000000001101000010110000100000000001000000000000
110001000000000101000011101011011111000000010000000000
110010001100001101100111110101011000000001110000000000
000000000001001111100011110001101010000000100000000000
000000001000000101100010001101011100101000010000000000
000010100001010111000110010011011110111000000000000000
000001000000101101100011010101101101111100000000000000
000000000011010000000010011011000001000000100000000000
000000000100000000000011000101001000000000000000000000
000010001011010000000010000001111101111000000000000000
000001000000100000000000001001011001111100000000000000
000000000000001001100000001111111010111111000000000000
000000001000100011000010001101011000101001000000000000

.logic_tile 19 14
000000000000000001000010110001001010000000000000000000
000000000100000000100111101111010000000001000000000000
011000000000000011100010101101101101101001000000000000
000000000000000000000010111101111100010000000000000000
010000000001000001100000000101100000000000000100000000
010000000000100000100010110000000000000001000000000000
000000001101011000000010100111001101101000000000000000
000001000000001011000011101111011001100000010000000000
000000000000001001100111010111001111100001010000000000
000000000000001011000011000101011001100000000000000000
000000000000100001000000000000000000000000000100000000
000000000001000000100000001011000000000010000000100000
000000000000000001000110000000011000000100000100000000
000000000000001001100010010000000000000000000000000001
000000001111010000000000000000001100000100000000000000
000000000000100000000000000011001001000000000000000000

.logic_tile 20 14
001000000000001001100110010101111100110000010000000000
000000000000000101100111111011001111110000110000000000
011000000000000101000011100111001101010100100010000000
000010100000000000000011100011111000010110100000000000
110010100000011101000010001000000000000000000100000000
100001000000000001000000001001000000000010000000100000
000000000000001001100110101101111010100010110000000000
000010000000010101000010101011101000101001110000000100
000000001010001101100000011111011110101000000000000000
000000000000000101000011010111011010100000010000000000
000000000000001101100110011011011101010100100000000000
000000000000100001000011101001011011101001010000000000
000000000000000000000111100101001000101110000000000000
000000000000000001000100000001011001011110100000000000
001000000000001011100000001101011101110000010000000000
000000000110000101100010110111101001110000110000000000

.logic_tile 21 14
000000000000000000000011001001101101101000000000000000
000000000000000000000000000001001110100000010000000000
011000000000000011100010101011111110100000010000000000
000101000000001001100000001011001100010100000000000000
010010000000000000000011100001000000000000000000000000
110001001100000000000000000000100000000001000000000000
000000100001000000000010100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000010101100110001011011001000001010000000000
000000000000100000000000001101101000000010010000000000
000000000001001001000111101111111100010000000000000000
000001000000001011000000001001101101010010100000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000111100111100000000000000000000000000000
000000001000100000000000000000000000000000000000000000

.logic_tile 22 14
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000011100000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011110000100000100000000
000100000000000000000000000000010000000000000010000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000001111000010100001001111001101000000000000
000001000000001101000100000111011001001111000000000000
011010001011010011100000000011011011000001110000000000
000001001100100000000011100101011010000011110000000000
010000000000000011100000001001001001101000010000000000
000000000000001111000000001001011101010110100000000000
000000000001000101000010011001011101100001010000000000
000000000000100111100010100001001011010000000000000000
000000000000001101000000001101001101110000110000000000
000000001110000101000010010101001011110000100000000000
000000000000001000000000000001001101100001010000000000
000000000000000011000010100111011011010000000000000000
000001000000001101000000001000000000000000000110000001
000010100000101011100010000111000000000010000000100011
010000000001000111000000000000001010000100000101100101
100000000000100000000000000000000000000000000010100000

.logic_tile 3 15
000000000000000000000010110101011010101001000000000000
000001000100000000000111100111001011100000000000000000
011010000000000001100000011101001110110000010000000000
000001000001000000000011110111001101100000000000100000
110001000000001111100010000111011101001101000000000000
110010100000001011000100001011101111001111000000000000
000010100001010000000111011000000000000000000100000000
000000001110000001000111001101000000000010000000000000
000000000010000000000010001000000000000000000100000100
000100000000000000000110101101000000000010000000000000
000000100000000001000000000000001000000100000100000000
000001000010001101100000000000010000000000000000000000
000000000000000101000010001011011001000100000000000000
000000000000000000000010110011101001010100100000000000
000000100001000001100010000111111100001111100000000000
000001000110101111000100000101001001000110010000000000

.logic_tile 4 15
000000100000000000000110011011011101100000010000000000
000010100000000000000011001101011001100000100000000000
011000000000000001100010011000000000000000000100000000
000000001110000000000111101001000000000010000000000001
010000000000001111100010100000000000000000100110100000
010000000000000001100111100000001111000000000000000000
000000000000010000000111011000011110000000100000000000
000000000110000000000111000001001011000000000000000000
000000000000000111100110100000000000000000100100000000
000000000000000101000000000000001110000000000000000000
000010100001000001000011100001111101010000000000000000
000000001110100000000110011011111011010010100000000000
000000000000000101100010000011101001101110000000000000
000000000000100000000000000011011111011110100000000000
000110100000000101000110000101001010101001010000000000
000000000000000000000000000101011011101000010000000000

.logic_tile 5 15
000000000000101011100111101001011011110011100000000000
000000000001000011100010001101001110110110100001000000
011000001001010111100000001011111010110110100011000000
000000000000100000000010101101001100111101010001000101
110000000000000001100000000001101000000000010011000011
010010000000000000000000001001011000000000000010100100
000010001110000111000010010101000000000000000100000000
000000000100000001000011010000000000000001000000000000
000001000000000011100000000001101000001000000011000110
000000100000000000100010000001011001000000000011100000
000000000000000000000000000001001001000000000011000101
000010100110000001000000001001011000001000000010100000
000010100000000000000000000001011000000000000001000011
000000000001010000000010000001101001000100000010000110
000000100000000001000000000001100000000001000000000000
000001000000000000100000001111100000000011000010000000

.logic_tile 6 15
000000000000000111000000000000000000000000100101000000
000010000000000000000000000000001010000000000000000000
011001001000000000000000001011101111100011110000000000
000010000110000000000000001111001100011001110000000000
110011100000000101100010000001000001000010000010000100
100000000000000000000011110000001110000000010000000000
000000000000010000000000001011001010110110010000000000
000000000000000000000010000011111011011110100000000010
000011100000000000000111111101001110000101110000000000
000000000000000000000111110111111011110101000000000000
000000001101101111000000000011111111101111000000000000
000000000000111001000000001011001110101110100000000000
000000000100000001000000010101100000000000000100000000
000000000000000000100011110000100000000001000010000000
000010000000100111000000011011101111001100110000000000
000001000001000001000010010011001111100101100000000000

.logic_tile 7 15
000101000000000000000000000011001001001100111000000000
000000101011000000000010000000101001110011000000010010
011000000000000000000000000001001000001100111000000000
000000000110000000000011100000101011110011000000100000
110000000000100000000000000011101001001100111000000000
110000000000000000000010110000101010110011000000000000
000000100100000011100000010111101000001100111000000001
000000000100000000100011010000101110110011000000000000
000000000000110000000010000101101000001100111000000000
000000000000100000000010110000101101110011000000000000
000001000000000000000111001111101000001100110000000000
000010101100000111000100001111000000110011000000000000
000000000110000000000010010000000001000000100100000000
000000000110000111000011110000001100000000000010000000
000010000001010011000010100000000000000000000100000000
000000000000000000000110111111000000000010000001000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000110000000000000000000000000000000
000000100110000000000000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100001110000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000010000000000000000000000011001001001100111000000000
000010100000000000000000000000101000110011000000010001
000000000000001000000000000111001001001100111000000000
000000000000000111000000000000001010110011000010000000
000000001011100000000000000101101001001100111000000000
000000001010110000000010010000001101110011000000000100
000100100000001111100000000001101000001100111000000010
000000001000000111000000000000001111110011000000000000
000000000000000000000011100111001001001100111000000000
000000100110000000000000000000001000110011000000000100
000000100001010000000000010001101000001100111000000001
000001001100100000000011010000001011110011000000000000
000010000000010001000000000101101001001100111000000000
000001000001111001100010010000001010110011000000000001
000010000000000000000000000001101001001100111000000001
000001000000000001000000000000001110110011000000000000

.logic_tile 10 15
000010100000000000000000000011101001001100111000000000
000001100000000000000000000000101111110011000000010100
000000000000100000000011100111101000001100111010000000
000000000000000000000100000000101100110011000000000000
000000000010000000000000000001101001001100111010000000
000000001110100000000000000000101111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000001010111000000000000101111110011000000000100
000001100000000111000000000111001001001100111000000000
000010000001010000000000000000001111110011000000000100
000000000000010000000010000111101001001100111000000000
000000000100000000000000000000101110110011000000000001
000010100000000000000000000111101001001100111000000100
000000000000100111000011100000101111110011000000000000
000010100000000000000010000111101001001100111000000000
000001100000001001000011110000101010110011000000000100

.logic_tile 11 15
000000000110001000000111100111000000000000001000000000
000000100001000111000110000000101010000000000000010000
000010000000000000000000010001000000000000001000000000
000000000100000000000010110000101100000000000000000000
000000000000010111100000010111100000000000001000000000
000100000001100111100011100000001000000000000000000000
000100000000000111000000000001100001000000001000000000
000000001100000000000000000000101111000000000000000000
000001000000011001000000000011100001000000001000000000
000100000000101011100000000000101010000000000000000000
000000000100000000000010000111100000000000001000000000
000000000000000000000011000000101010000000000000000000
000101001000100000000000000001000000000000001000000000
000010100000000000000011100000101100000000000000000000
000010000000000000000111010011100000000000001000000000
000000000000000001000111110000101011000000000000000000

.logic_tile 12 15
000100100000001001100111100001001000001100111000000000
000100000001001111100000000000101110110011000000010001
000001000100000001110011100111101001001100111000000000
000010100000000000100111100000101001110011000000000000
000010100000000000000011110101101000001100111000000001
000000001100000000000011110000101100110011000000000000
000000000000010111100000010101101001001100111000000000
000000000000000000000011100000001100110011000000000000
000000000000000000000000000001001001001100111000000001
000000000000000001000000000000001001110011000000000000
000001000000001011100000000101001000001100111010000000
000000100000001011100000000000101011110011000000000000
000010100110000001000000000111101001001100111000000000
000000000000100000000000000000001100110011000000000001
000000100000000000000110100001001001001100111000000000
000001000000001001000000000000001000110011000000000001

.logic_tile 13 15
000010001111010011100110100011100000000010000000000000
000001100101010000100000000000000000000000000001000000
000010100000000101100000010000011110000010000001000000
000001000000000000100011100000010000000000000000000000
000000001000000101100010000000000001000010000000000000
000000000000000000000100000000001001000000000001000000
000000000000000101100000000011011101100000000000100000
000000100100000111100010111001111000110000100000000000
000000001010000000000000010000011010000010000000000000
000000000001010000000011010000000000000000000001000000
001000000001000001000000011011011011100000000001000000
000000000000000000100011001111101011110100000000000000
000000000000000000000000010111011000111000000000000001
000000000110000000000011011101101010010000000000000000
000000000000010000000010010000000000000010000000000010
000000000010000000000110010001000000000000000001000000

.logic_tile 14 15
000010100100000111000000000011100001000000001000000000
000001001010010000000000000000101011000000000000010000
000000000000001000000000000011000001000000001000000000
000000000000001011000000000000101111000000000000000000
000001001101100111000000000001000001000000001000000000
000000000000010000100000000000001000000000000000000000
000100000001010001000111000101100000000000001000000000
000010100000000000000000000000001101000000000000000000
000111000000001101100111100111100001000000001000000000
000000001011010011100111110000001110000000000000000000
000000001100000000000010000011000000000000001000000000
000000000000000000000111000000001111000000000000000000
000000001110100000000000000011000000000000001000000000
000010001110010000000010000000001010000000000000000000
000000000000010011000000010011101000111100001000000000
000010000000001001000010110000100000111100000000000000

.logic_tile 15 15
000000100001001101000111110101011000010000000000000011
000100000000001111100111101111011101110100000000000011
011000000001001111000111101111111100001000000000000100
000000000000001111000010110001110000001110000000000000
010000000001010011100111000000001110010000100100000000
110100000000100111100110110101011110010000000010000000
000001001111010001000000011001011101100001010000000001
000000000000000000000011101111001011010000000000000000
000000000000000001100000000001001101010000000000000000
000000000000000000000010000000001010101001000000000011
000010000100010101100010010101111000001101000000000000
000000000010000001000110001101010000000100000000100001
000000001000000111000011110001011101110000010000000000
000010100000000000100011001001111000110010110000100000
000000000000000000000111001000000000000010000000000100
000000000000000000000010010011000000000000000001000000

.logic_tile 16 15
000000000100000111000111001011101101000000000000000000
000000000000000000100111101111011101000000100000000100
011010000001010000000000000101011010000000000000000010
000000000000100000000000001111010000000010000000000000
010000001010100011000111110111111111100100110000000000
010000001111010000000010001011011010001110010000000000
000010000000010111100110011000001101000100000000000000
000000100110000000100010011111011110000110100001000000
000010100000000000000110100000001000000100000100000000
000100000000000000000010000000010000000000000000000000
000010000100010001000011110011001010010100000000000001
000001000000100000100010000000111000001001000000000000
000000000100000000000000010101011010000010000000000000
000000000000000000000010100000110000000000000000000000
000010100001000000000010011000000001000000000000000000
000100000000100001000010111011001011000000100000000000

.logic_tile 17 15
000000000000001101000111101101111001001000000000000000
000110100000000011000100001011011000001101000000000000
011000000000001011100010010000000000000000100100000000
000001000000100011100111100000001001000000000000000011
110000000000011000000110001001011001011110000000000000
110110100000001111000011101101001111011111000000000000
000010100000001001000111111101111110111000100000000000
000100000100000101000111101101001011000111010000000000
000000000001001111000000000111001101000011100000000000
000000000001100011000000000001001001001011110000000000
000000000001010000000000011101001100010111110000000000
000010000000000001000011110111101110101111110000000000
000000001110001011100110100000001010000100000100000000
000010100000001011000100000000000000000000000000000010
000010100001011001000111001011101111000000100000000000
000000000110100001000100001001001010010100100000000000

.logic_tile 18 15
000000000110000000000111101000011010010110100000100001
000000000000000000000011100001001100000100000011000111
011010000000001000000111010111011001101000010000000000
000011000000001111000111100101011110000000100000000000
010000000000000111000110100011100000000000000100000000
110000000000000111100100000000100000000001000000000001
000000100000000000000111100101101001000110000000000000
000000001000000001000110111001111001010100000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000100011000000000010001101001110000000000000000000
000001001010100000000110001101010000000001000000100000
000000000000110101100110001001011110100000010000000000
000000000000110000000000001101101110010100000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 19 15
000000000000000011100011100001000000000000000100000000
000000000000000000100000000000100000000001000000000010
011000000001000001000010010001100000000000000100000000
000000000000100000100111010000100000000001000000000000
010000000010001101000010101001111001010010100000000000
110000000000000101100100001101011111010000000000000000
000000100001000000000011100101111110001110000000000000
000001000100100000000100000011111111000100000000000000
000000000110000001000000000001001111101001010000000000
000000000000000000110000000101001110010100100000000000
000000000110100000000111001000000000000000000100000000
000000000110000000000100001011000000000010000000000000
000000000000100000000000010101000000000000000100000000
000000000001010001000011100000000000000001000000000000
000000000000000101100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000001000000000010000000000000000100100000000
000000000000000001000010010000001100000000000000000000
011010000001010101000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010000001010000001000111100000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000001000000001000000000010001001011110010110000000000
000000001000000101000011110101011011010001100000000000
000000000000000000000000001101111001010000100000000000
000000000000001111000000000111001001100010110011000000
000001000000000011100000001101001010010000000000000000
000000100000000000000000000011101110100001010000000000
000000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000100000100011100000000000000000000000000000000000
000001001010010000100000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000010000000000000000011110000100000110000000
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101000000000000000100000000
110000000000001111000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000000000110000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000011000011010
000100000000100000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000001000
000000000000000000
000000000000000000
000001011000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 16
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011111010000000100000000000
000000000000000000000000001101111111010100100000000000
110000000000000011100000000000000000000000000100000000
110000000000000111100010110101000000000010000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000010101001010000001010000000000
000000000010000000000010001011101110000010010000000010
000000000001010000000000000000000000000000000000000000
000000001010100000000010000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000111100000000001000000100100000000
000000000000000000000111100000001000000000000000000001
011000000001011000000000001011001011010000000000000000
000000001000001011000000001111001110100001010000000000
010100000000000111000110000101111111010000000000000000
010100000000000000000110000011101111010110000000000000
000000000000000000000000011111101011010100000000000000
000000001100000111000011011101111101100000010000000000
000001000000001000000000000000011010000100000100000000
000000100000000101000000000000000000000000000000000000
000010100000000000000110001101001011010100000000000000
000001000000000000000000001111011101100000010000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000010010000000000000000000100100000000
000000000000001101000011100000001001000000000000000000

.logic_tile 3 16
000000000000010101100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
011000000000001000000011101001101101100000000000000000
000000000000001101000011100101101101110100000000000000
110000000000000000000000000111100000000000000000000000
010000000000000000000000000000000000000001000000000000
000100000001011000000000001001101100111001010000000000
000000000000001011000000000011101100010001010000000000
000001000000000011100000000000000000000000000000000000
000000100000000111010011100000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000011111000000001111111001100001010000000000
000000000000000101000000000011111111100000000000000000
000000000000001000000010100001111100000001110000000000
000000000000000101000010000111011000000011110001000000

.logic_tile 4 16
000000001000000000000000011011101111100000000000000000
000000000000000000000011001001101000110100000000000000
011010000000000000000000010000000000000000000100000000
000000000000000101000010001101000000000010000000000000
110100000001010001100110000101111010101001000000000000
000100000000000000100110011111101110010000000000000000
000110100000000000000000010111101101010100000000000000
000000000000000101000010000111101100100000010000000000
000000000000101101000010100000001110000100000100000000
000000000001001011000010000000010000000000000000000000
000010100000000001000010100011101000101000010000000000
000000000000000000100010001011111100000100000000000000
000000000000010101000010100000000000000000000100000000
000000000000100001000010000101000000000010000000000000
000000000000000000000010100101001100010000000000000000
000000001010000000000000001011111100101001000000000000

.logic_tile 5 16
000000000000100101000010110101001011000000000000000000
000000000001000111100111000000011101000001000000000000
011000000000000111100110110000000001000000100100000000
000000000000000000100011100000001110000000000000000001
010000000010000101000000000000000000000000100100000000
010000000000000011000010110000001010000000000000000000
000000000000000001000010110101111110000010000010000000
000000000000000000000111100000000000001000000000000000
000000000000000000000000011001100001000000000000000000
000000000000000000000010000111101111000010000000000000
000011000000000000000000011001011010101000010000000000
000001000100000000000010001101011111000000010000000000
000000001111000000000000010001101111000100000000000000
000000000000100111000010000001001011101000010000000000
000000000000000111100110000001101100101000010000000000
000000000110000001000000001001111000000100000000000000

.logic_tile 6 16
000001000000100111000000001000000000000010000000000100
000000100100000000000000000111001100000000100000000000
011001000000000011100000000011101100000100000000100000
000010000000000000100000000000000000001001000000000000
110000000000000011100000000001101110110110010000000000
010000000000000000100010000011001010011110100000000000
001100001011010000000000001011000000000001000000000100
000100000000000000000000001011000000000011000000000000
000110000000001001100000000011000000000000000100000000
000100000000001011100010000000000000000001000000000000
000000000000010001000010000011000000000000100000000010
000000001010101001000000000000001000000001010000100000
000000000100000101000000000011101010001100000000000000
000000000000000101000000000111011100110011110000000000
000010000001000111000000000101001101011000110000000000
000001000000000000100000000111001000011011000000000000

.logic_tile 7 16
000010100000000111100000000000011011010010000000000000
000000000110000000100010100000001011000000000000000010
011000000000011001000000001001001010010111100000000000
000000000000001011100000000001111110101011100000000000
110000100000001000000010001001011110110110110000000000
010001000110000111000000001101001110011100100000000000
000000000000000101000010011000000000000000000100000000
000000000000000111000011101111000000000010000001000000
000000000000000000000010011101100000000001000000000000
000000000000010000000011101101000000000011000000100000
000000000000000000000000000000000000000000100100000001
000000001110000000000000000000001010000000000000000000
000011100000011001000000001011001110010111100000000000
000010000000001101000000000001101011100111010000000000
000100100000001000000000010101011011011111100000000000
000001001100001011000011010111101011001011100000000000

.ramt_tile 8 16
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100100000000000000000000000000000
000000100000010000000000000000000000000000
000001000001100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101101110011000000010100
000010000000000000000111100011001001001100111000000000
000000000000000000000100000000101101110011000000000001
000010000001000000000000000111001001001100111000000000
000000001010100000000000000000101111110011000000000000
000100000001000000000010000011101000001100111000000000
000000000110100000000000000000001111110011000000000001
000011100000000000000000010111001000001100111000000000
000000000010000111000011100000101100110011000000000000
000000000000000000000011100111001000001100111000000000
000000000000000001000000000000001111110011000000000000
000000101010000001000000010111001000001100111000000000
000000001110101001100011100000001101110011000000000000
000010100001010000000010000101101000001100110000000000
000000000000100000000100001111100000110011000000000000

.logic_tile 10 16
000000100110010000000000000111001000001100111010000000
000001000000000000000000000000101101110011000000010000
000010100000000000000011100111101001001100111000000000
000000000110000000000100000000101111110011000000000001
000000000000100000000000000011101000001100111000000000
000000000000010000000000000000101101110011000000000000
000111001000001000000000000011001001001100111000000000
000001001010001011000000000000101010110011000000000100
000001000100000111000000000111101001001100111000000000
000000000101010000000010000000101110110011000000000000
000000000000110000000011100011001000001100111000000000
000000000000000000000000000000101100110011000000000000
000000100000010000000000010111001000001100111000000000
000001000000000111000011100000001101110011000000000000
000000000000000001000011011011001000001100110000000000
000010000100000000100111101001100000110011000000000000

.logic_tile 11 16
000001000101010000000011100001000000000000001000000000
000010000000000000000000000000101111000000000000010000
000000000100001000000000000111100001000000001000000000
000000000000001111000000000000101110000000000000000000
000000001000001111000000000011100001000000001000000000
000000000000100111100000000000101000000000000000000000
000100101111010000000000010111000000000000001000000000
000011000100000000000011010000001101000000000000000000
000011000011010111000011100011000001000000001000000000
000001000000000001000011100000001100000000000000000000
000001000000001000000111100101000001000000001000000000
000110000000000011000000000000001111000000000000000000
000100000000000011000010000101000000000000001000000000
000100000000100000000000000000001101000000000000000000
000100000100001000000010000011000001000000001000000000
000001000000001111000110010000001011000000000000000000

.logic_tile 12 16
000001000000000001100000000011001000001100111000000000
000000100000010001110000000000001011110011000000010100
000000000000100000000000000111101001001100111000000000
000000000001000000000000000000101010110011000001000000
000000000000001000000111100101001000001100111010000000
000000000000001001000100000000001000110011000000000000
000000000000100000000111100011001000001100111000000000
000000000000000111000000000000101000110011000000000100
000000000000110101000011110111101000001100111000000001
000001000000000000100011010000001111110011000000000000
000010100110000000000000000101101000001100111000000000
000000001010001101000000000000101111110011000000000010
000000000000000000000111100011001001001100111000000001
000001000000100000000110110000101100110011000000000000
000001001110001101000111000111101001001100111000000001
000010100000001101100011110000001111110011000000000000

.logic_tile 13 16
000000000000100011100111010111100000000000001000000000
000000000001010000000011010000001100000000000000001000
000000000001100000000000010111001000001100111000000100
000100000000110000000011000000101101110011000000000000
000000000000001000000000000101001001001100111000000100
000000000010000011000010100000001110110011000000000000
000100001010000000000111000111001001001100111000000100
000000000000000101000010000000001011110011000000000000
000000000000000000000110100101001001001100111001000000
000010000000000101000100000000101011110011000000000000
000000000000000000000000000001001000001100111000000010
000000000000000000000000000000101000110011000000000000
000000001000000001000010100001001001001100111000000000
000000000000000000000000000000101111110011000000000000
000010000001010001000010000001101001001100111000000000
000001000111110001000000000000101010110011000001000000

.logic_tile 14 16
000000000001010000000000000111101000001100111000000000
000000001000100000000000000000101100110011000000010000
011000000000000111100010100000001000111100001000000000
000000001110000000100000000000000000111100000000000000
010000000111011001100111010001101110000100100010000000
110000000101100111000111110000101010100001000000000000
000000000110000000000111100000000001000010000010000000
000100100000000000000000000000001000000000000001000000
000000000000001000000000000000011100000010000000000000
000000000110010111000010110000000000000000000001100010
000000100000000111000000000000000000000000000100000000
000001000000000000000000001101000000000010000010000000
000010000000001000000000010101001111111000000000000000
000000000000000001000011111011011011010000000010000000
000000000000000000000010000111100000000010000010000000
000010101000000000000010000000100000000000000011000000

.logic_tile 15 16
000000000000100000000110000000000001000000100101000000
000000000001000000000010000000001110000000000010000000
011000000000001000000000000000001110000000100010000000
000001000000010111000011111001011010010100100000000000
010000000000100000000010000111101000001101000000100000
110000000000001101000010011111010000001000000000000000
000100000000001111100011100001011011101001110000000000
000000000000001101100111100011111101010100100000000000
000000000110000011100000001111101011110000010000000000
000010001110001101100000001101111000110001110000100000
000000100001110111100111101101111001111000000000000000
000001000000010101000000000101011100010000000000000000
000000000001010000000010100101011010101110010000000010
000000000000000000000100000011011111101101010000000000
000000000000001001000000010000011100000010000000000000
000001000100000001100011010000000000000000000001000010

.logic_tile 16 16
000000000000100000000000001000000000000000000100000000
000000000101000000010010001101000000000010000010000000
011010100001001101100000011101011111100100000000000000
010000000000100001000010001111011110100111110000000001
110000000100100001000010100000001110000000000010000000
010000000001000000000010100011011111010000000000000000
000000100100000001100111101001111100000001000000000000
000101000000001111100110000101101011000001010000000000
000000000000101000000111100011000000000000000000000000
000000000001011001000111010011101111000000100000000000
000000000000011000000011100000011110000100000101000000
000000000000000111000000000000000000000000000000000000
000000000000100000000110100011101110110110100000000000
000001000000000001000111101001101011111000010000000000
000000000000001111000010001001111011000100000000000000
000000100110001011000110010001001011000000000000000010

.logic_tile 17 16
000000000001111001000110100000001010000100000100000000
000010000010001111000011110000000000000000000001000000
011000000000001001100000001000011011000100000000000100
000000000000001011000010110001001111000000000000000000
010000001100001000000111000101100000000000000100000000
110000000000001001000010000000100000000001000000000000
000000000000000111100010000011111100000000000000000000
000000000110011101100010000000101000001000000000000000
000000100000000111100011100011001000000100000000000000
000011100000000000000000001001111111000000000000000010
000000001101000000000000010001111010001110000000000000
000000000001100001000010111101011110001000000000000000
000010001110001101100110011111001110101000000000000000
000000000000001111000010000001011110100000010000000000
000000000001010000000000010001011001111111110000100000
000000000000000000000010000011011010111111100000000000

.logic_tile 18 16
000000001010001000000111011101111111101000110000000000
000010101000000001000110101101101000011000110000000000
011000001111000111100111100000000000000000100100000000
000100001010101111000100000000001001000000000000000000
010000001000010111100111100111101010001111100000000000
110000000001101101100110010101001000001001100000000000
000001100000000111000011010000000001000000100100000000
000000000110000000100010110000001000000000000000000000
000000000000000001100000000000001010000100000100000000
000000000000000000000000000000010000000000000000000100
000010100000010111100000001101111111100001010000000000
000001000000000000000000001101001100100000000000000010
000000001110100000000000000111101101101000010000000000
000000000001000000000000001001001000001000000000000000
000000000001001011100000001101111110010000000000000000
000000000100100011000000001001001010010010100000000000

.logic_tile 19 16
000000000001010011000111011011101101010001110000000000
000000000000100000110111010001111101010000100011100110
011010100000001101000110110101111111101001010000000000
000000000100001111000011111001101001100001010000000000
010000001100000011100110010111001010111111100010000000
010000000000000000000110101101011010110110100000000000
000000000000000101000111110000000000000000100000000000
000000000000000000000110000000001000000000000000000000
000000001110000000000110111000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000010100000000001000010001011101101111001010000000001
000001000010000001000010000001011111011001000000000000
000000000000000000000000010111000000000000000100000000
000000000000000111000011000000100000000001000000000000
000000101100000111100111001101111111111001010000000000
000000000000000000100110100011011011100010100000000000

.logic_tile 20 16
000000000000000111000000001011011000001000000000000000
000000000000000111000000000011011000001101000000000000
011000000000000111010010010111111011010000000000000000
000001000010100000100110000011001001010010100000000000
010000000000100001100111011001011111101001000000000000
110000000000010000000011111101001100100000000000000000
000000000000010011100010100101011001110000110000000000
000000000000000111100100001101011101110000010000000000
000000000000001101100011110011000000000000000100000000
000000000000000001000010000000100000000001000000000000
000010100000000000000110101011001101101001010000000000
000000000010100001000000001111011000010110000000000000
000000000000010000000000001111111011101000010000000000
000000000000100000000000000111001011000000100000000000
000001000000001001000000010000000000000000000000000000
000010101010000101100010100000000000000000000000000000

.logic_tile 21 16
000000000000001000000000001101011111111000000000000000
000000000000001111000011100111111001100000000000000000
011000000000000001100000010000000000000000000000000000
000000000000001001000011101111000000000010000000000000
010000000000000000000000010101101011101001000000000000
010000000000000000000010010011111011010000000000000000
000000000000001000000011111111111001001101000000000000
000000000000001011000011100011001111000100000000000000
000000000000001000000110010111100000000000000100000000
000000000000001111000010000000000000000001000000000000
000000000000000101100111101001101101000001010000000000
000000000000000000000100000011001010000001100000000000
000000000000001011000000000011111000010100100000000000
000000000000000001100010101011101000010110100000000000
000000000000000111100011110111011110010100100000000000
000000000000001111000111011011011110010110100000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000010000100000000
000000000000000000000000001011000000000011001010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000001110
000000000000010100
001000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 0 17
100000110000000000
000100001000000000
000000000000000000
001000000000000001
000001011000000100
000000000000000000
001000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 17
000000000000000111000010100001101000000100000000000000
000000000000100000000011100011111101101000010000000000
011000000000001011100110000000000001000000100000000000
000000000000000011000000000000001011000000000000000000
010000000000000000000010100001000000000000000100000000
010000000110001001000000000000000000000001000000000000
000000000000000000000110011011111110000001110000000000
000000000000000001000010111011111010000011110000000000
000000000000000000000000010000000000000000000100000000
000000000000000001000011100111000000000010000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000111100000001001111010000000100000000000
000000000000000000100000001101001011010100100000000000
000000000000000000000111000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000010000000001111100111100011000000000000000100000001
000000000010000101100011110000000000000001000000000010
011000000000000000000000000001101100100000010000000000
000000000000000000000010011111111010100000100000000000
110000000000001111100000010011011010001101000000000000
110001000010001011100010010001111110001111000000000000
000010001001010000000011111000000000000000000100000000
000001001110100000000110001011000000000010000000000000
000100000001000001000011101001001111110000010000000000
000000000000000000100010001001111110010000000000000000
000010100000000000000010000001000000000000000100000010
000001000000000000000100000000100000000001000010000000
000100100000000111000010010001001011110000010000000000
000000000000000000000010101011011011100000000000000000
000010100000010011100000000111101010101001000000000000
000001000000100000000000001101001001100000000000000000

.logic_tile 3 17
000000000000000000000110111000011000000000000000000000
000000100000000111000011101111011110000010000000000100
011010100000001111100110001001011001010000000000000000
000001000000000111000011110001011111100001010000000000
010000001100000111000011110000000001000000100100000000
110000000001000000100111100000001010000000000000000000
000000000000000111100000010001011101001000000000000000
000000001110000000100011101101011011001101000000000000
000000000000100000000000000011111111111100000000000000
000000000001000000000000001111001000110100000000000000
000000000000000001000111010000000001000000100100000000
000000000000000000000110010000001101000000000000000000
000000000001000001100110000101101000101000010000000000
000000001000000000000000000101111001001000000010000000
000000001000000000000010011001101010101000000000000000
000000001100000001000110010001101001010000100000000000

.logic_tile 4 17
000000000000101001100011110101001101000000100000000000
000000000001010001000011001111001000101000010000000000
011000100000000101000000001111001110100001010000000000
000001001110001101000000001101101111100000000000000000
010000001100000111000000000001101000101001010000000000
010001000000001001000000000101011000010100100000000000
000010000001010101000000010111101101111001010000000000
000001000000100000100011011111101011010001010000000000
000000000000000101100000000001001001101001010000000000
000000000000001111000010000101011010010010100000000100
000010000000010000000010000011000000000000000100000000
000100000000100111000000000000100000000001000000100000
000000000000000101100110111000000000000000000100000000
000000000000100000000011010011000000000010000010000000
000010100000010000000110100000000001000000100100000000
000001001010100000000000000000001101000000000000000000

.logic_tile 5 17
000000000000001000000110010111111010111111000000000000
000001000000001011000010101001001000101001000000000100
011000000000011001100110000000011010000100000110100111
000000000111101001000000000000010000000000000011000101
010000000000001111100110001001101111101000000000000000
000000000000001111100000000101101000010000100000000000
000000100010010011110111100000001100000100000110100111
000000000000000101000000000000000000000000000011100111
000000000000000001100000001101011000000000000000000000
000000000100001111000000001011000000000001000000000000
000010000001010011100000010101001011010000100000000000
000001000000100000000010000011101100010100000000000000
000000000100000001100000001001001110101001000000000000
000001000000000101000000000001101110100000000000000000
010000000000001111000000000000011110000100000110000111
100000000000000001100000000000000000000000000011100001

.logic_tile 6 17
000011001010100111000000000000000000000000100100000000
000000000110000000010011110000001100000000000001000000
011001000000101000000000000001000000000000000100000000
000010000001000011000000000000100000000001000000100000
010000001100101111100000000011011010000010000000000001
100000000000000111100000000000010000001000000000000000
000000000010100000000000000000000001000010000000100100
000001000000000000000011000001001011000000100000000000
000000000000000101100000000101100000000011000000000000
000000000000000001000000000101100000000000000000100000
000000100101100000000000000000000001000000100000000000
000001001111111001000000000101001011000010100000100000
000010100000100111100000000000000000000010000001000001
000000000001010000100000000111000000000000000010000000
000100000000001000000000001011111001000101110000000000
000000000010000101000000001101001110110101000000100000

.logic_tile 7 17
000000100000101101000010001001001010111100110100000010
000001000000001111000111110101001000011100100001000100
011000000000000111000111100001011011111001110110000000
000000000000000000100110101111011101010001110000000010
110000000000000011000011111001111010110011100000000000
010000000100001111100111100111011010111001010000000010
000000000000001011100010101101001010100011010000100000
000010000000001101000011111001011001100111110000000000
000000000001010000000000000101001111101001000110000000
000000000100000000000011100001101001111111010010000110
000000000000000000000111000000001001010010000000000000
000000000000100000000000000000011010000000000000000011
000001000000101000000000011101111000001100000000000000
000000000000011101000010110111101010110011110000100000
010000000000010111100000000101001011000101110000000000
100000000100000000000000001001011001111010000000000010

.ramb_tile 8 17
000000000000010000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100010000000000000000000000000000
000110101101010000000000000000000000000000
000010000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 17
000000000011011011100111001011101010100010110100000010
000000000001010011100100000011111011010110111000000000
011000000000001001100111010001011110110011110000000000
000000000000101001100111001001011010100001010000000000
000000000001100001100111101101101101101110000010000000
000000000000010001000011011001111111101101010000000000
000010000100000101000000001111111000110011110000000000
000000001110000101000011101001111000010010100000000000
000000000000001000000011001101101001101011010000000000
000000001110001111000000000001011111001011100000000000
000000000000001000000011101101111110101011010000000100
000000000110000001000000000001011001000111010000000000
000000000000101111100110000011101010110011110100000010
000000001100011101100000000111111010010010101000000000
010010100001000000000010001011001110110110100100100000
100000100000000000000000001011011110111000101000000000

.logic_tile 10 17
000000000001101011100000000001111110110011110101000000
000000101010011011110010100111011011010010101000000000
011000000000000011100010110011101000111111000000000010
000000000000001111000011001111011101010110000000000000
000000000010010000000011111111011100000000010010000000
000000000000000000000011010101011101000000000000000000
000010000000000111100111000111111001101011010101000000
000000000000000000100010101101001111001011101000000000
000000001000000000000010011001101101101011010000000000
000000000000000000000010111111111100001011100000000000
000010000000101000000111111001111010101110000000000000
000001001010011101000010010111111101101101010000000000
000100000010011111100000011001001100110011110000000000
000100000001000101000010010011011000100001010000000000
011100000100001001100110000011111101110110100000000000
100010000000001101000111101011011011111000100000000100

.logic_tile 11 17
000000000101010000000000001101101000011100000000000000
000010000000100000000000000011001010111100000000010000
011001100000011011100111110000000000000010000000000000
000001000000100101000110100101000000000000000000100000
000010100000000111000000011000000000000010000010000000
000001000110001111100011111101000000000000000000100000
000101000001111000000111000001111111101011010100000000
000000100000001011000100001101001001000111011010000000
000000101010100111000111110000001100000010000000000000
000001000000000000100111110000010000000000000000100000
000011100000001000000000000000000000000010000000000010
000110000000000111000000000000001100000000000010000000
000100000000000000000000000000000000000010000001000000
000110000000000000000000000000001101000000000000000010
010100000100000111000000001111111001110110100101000000
100000001010100000000000001001011000110100011000000000

.logic_tile 12 17
000001000001110000000010000011001001001100111000000000
000000100000010000000000000000001001110011000000010001
000011001000001001000000010111101001001100111000000001
000010100000001111100011110000001000110011000000000000
000000000000000000000000000111001001001100111000000010
000000101010000000000000000000001111110011000000000000
000100000000001000000010000101101001001100111000000010
000000000010000011000100000000101101110011000000000000
000100001100000111000000000101101000001100111000000000
000001000000000111000000000000001110110011000000000001
000100000000010111000011100001101000001100111000000000
000000001110100000000000000000001001110011000000000100
000101101000001001000011100111101000001100111000000000
000010100111011011000100000000001111110011000000000001
000010100001000101000111000011001001001100110000000000
000000001000100011100100000000001100110011000000000010

.logic_tile 13 17
000010101010110000000011000101101000001100111000000000
000000000000000000000100000000101011110011000000010000
000001000000001111000000000101101000001100111000000000
000010100000001111100000000000001111110011000000000010
000010000100000000000110000111001000001100111000000000
000000001010000011000100000000001100110011000000000000
000000000001011011100110000001101000001100111000100000
000000000000101101000111110000001010110011000000000000
000000001111011000000000000001101001001100111001000000
000000000110001011000000000000001110110011000000000000
000000000000100000000010000101101001001100111000000001
000000000001011111000010000000101101110011000000000000
000001001010000000000000000101101001001100111000000000
000000101010000011000011000000001100110011000000000000
000000000000000011000000000011101000001100111000000000
000000000000000000000000000000101001110011000000000000

.logic_tile 14 17
000110000000000000000011101000000001000010000000000010
000001000000000000000100000101001101000000000001100000
011010100000011001100111111001111100100000000000000000
000000001110101111000011101111001010111000000000000000
010000000000101001100011100000000000000000100100000000
110010000000010101000000000000001110000000000000100000
000001000000000101000000000111000000000000100010000111
000010100001010000100000001011101111000001110000100011
000000100000000000000011100011111000000110000000000010
000100001011010000000011100000001010000001000000000000
000000000000010111100000011111111000000101000000000000
000000100010001001100011001001011110000111100000000000
000000000000000001000010010000000000000010000010000000
000000000001001111100011110000001101000000000000000010
000000000000000001000000010000000000000010000010000000
000000000000000000000011010000001001000000000001000010

.logic_tile 15 17
000000000001001111000011101011011101101001110000000000
000000001011110011100111100111101010101000010000000000
011000000000001000000000000101011100001101000010000000
000000000000011101000000000001110000000100000000000000
010000100001000001000110111011111111111000000000000000
010001001110100000000010001101001110111110000000000000
000110101101010111100010000000001110000100000100000000
000010100000000000100000000000000000000000000010000000
000000000000000000000111001011111111101000000000000000
000100000000000000000100000001111100011000000001000000
000000000000000101100011111101011110101001110000000000
000000000000001001100110000011001110101000010000000001
000001000001000111000000011011101110111000100000000000
000000100000100001000011110111011000111100000000000000
000000100000000101000000000000001010010000000000000100
000001000000000001100010001001011011010010100000000000

.logic_tile 16 17
000000000110001000000000010000001110000100000100000000
000000000000001111000011010000010000000000000000000000
011000100010001001000111010000011100000100000100000000
000001000000000111100111010000010000000000000011000000
010100000011110000000000010101011110010000000000000000
010100100110110000000010100000111111100001010000000000
000100000000001001100111000101101111000100000000000000
000000000000101111000100000000001010101000010000000000
000101000000000001000000000000011100000010000000000000
000010000000000111000000000011000000000000000001000000
000000100000000101100110011000011001000100000000000000
000001000010000000000011001011001111010100100000000000
000100001010100101000011100011011001101001010000000000
000000000001000000100010010001001011101010010010000000
000000000000000001000000011111111001101101010000000000
000000000000000000100011111001011000101000010010000000

.logic_tile 17 17
000010101000000000000110110001111110010000000000000000
000010101100000000000110100000011001100001010000000000
011010100000000101100011100000000000000000100100000000
000101001000000000010000000000001111000000000000000001
010001000110001001000011000000011110000010000001000000
110000101100000001000111100000000000000000000000100000
000011100000000111000000001000000000000000000100000000
000001000000000000000000001011000000000010000000000010
000000000001010101000000001011001010111111100000000000
000000001110101001100000000101001010111001010000000000
000011000001000000000010000011000000000010000000000000
000010000000100001000100001101000000000000000000000000
000000000000010000000000001001101001000001000000000000
000010100000100000000011100111111100010110000000000000
000010000000000101100000000101011011000100000000000000
000000001000000001100010000011001001101100000000000100

.logic_tile 18 17
000010100000001111000110000101000000000000000100000000
000000000000101111000000000000000000000001000000000000
011000001110101000000000010111000000000000000100000001
000000000101000111000010000000000000000001000000000000
110000000000011111000010101000000000000000000100000010
110100000001101011000000000011000000000010000000000000
001000100000001111100000000101001011100000010000000000
000000000000000111100000001011011111111110100000000000
000000001010100000000011101111100001000000000000000000
000001000000000000000100000111001001000001000000000001
000000000000000111000000011011111011000010000000000000
000010000000001111100011010011101010100001010000000000
000000000000100101000111101111111100111000000000000000
000000000001000000000000000001101011100000000000000000
000100000000001001100000000001011100110110010000000000
000000100010001011000010110001011001110000100000000000

.logic_tile 19 17
000000000000000000000110000011011000111001110000000000
000000000000000000000010000011001110010100000000000000
011000000001000001100000001111011111111000000000000000
000000000000000000000010101101111101010000000000000000
010001000000101101000111011101001101010111100000000000
110010100000010001100010111011101001101010000000000000
001010100000100011100010110101111010000110000000000000
000000000000000000100011111111101011010111110000000000
000000000000001111000000011101001110010110110000000000
000000000000000101100010000111001101111101110000000100
000000000010001101100111100000001010000100000100000000
000001000000001011000010000000000000000000000000000000
000000000000000011100111110000000000000000000000000000
000000000000001001000111000000000000000000000000000000
000010100000000001010111001011101000010011110000000001
000000000000000000000000000011011001111011110000000000

.logic_tile 20 17
000010101010001000000010001011011110101000110000000000
000001001000000011000000000011001010011000110000000000
011000000001011101100000010111000000000000000100000000
000100001000000011000011100000000000000001000000000000
110100000000010111000110000001011011101000000000000000
100100001110100000100000000001101110100000010000000000
000100100000000000000000000001011101101000000000000000
000000000110100101000000001001001000111001110000000000
000000000000001101000000001101111111101000010000000000
000000001110000111000000000001001110000000100000000000
000000000001001000000000000101001100111101010000000000
000000000000000101000000001001101100100000010000000000
000010100000000101000000000111100000000000000000000000
000111100000000000100000000000000000000001000000000000
000010000001001011100000000000011000000100000100000000
000001001100000111100000000000010000000000000000000000

.logic_tile 21 17
000000000000000111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110001000000001000000000001000000000000000000000000000
010010000000001011000000001101000000000010000000000000
000000000000100000000011100000000000000000100000000000
000000001000000000000000000000001010000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000010110000000000000001000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000111100000000000000100000000
000000000000001101000000000000000000000001000000000000
010000000000000000000000000000011110000100000100000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000010001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000010000010000000000011100000000000000000000000000000

.logic_tile 23 17
000000001010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000101100000000000000101000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000111000001010
000100000000000000
000000000000000000
000000000000000001
000010000000010110
000011010000010000
001000000000000000
000000000000011000
000000000000000000
000000000000000000
000010000000100010
000001110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 18
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000010001
000001010000000010
000000001000000000

.logic_tile 1 18
000000000000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
011000001010001001100111101111001011010100100000000000
000000000000001001000100001001101011101001010000000000
010000000000000001100111000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000011101101111101001101000000000000
000000001100001111000010010011111010000100000000000000
000000000000000000000011001011111000001101000000000000
000000000000000000000000000001101001001111000000000000
000000100000000101100010010011111110001000000000000000
000010100000000000000010001001101101001101000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000100000000000101100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000001100011101111101010111100000000000000
000000000000000000000110000011111111110100000000000000
011000000000001111100011100001111001010000000000000000
000000000000001011100011100101101000010110000000000000
110000000000000111100111100000000000000000100100000000
010000000010001111100010100000001001000000000010000000
000010000001011101000111000001101011000001010000000000
000000001110100011100100000101001010000010010000000000
000001000000000000000110000001001110100000000000000000
000010100000000000000110001101101010110000010000000000
000000000001011000000000001000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000000000000110001001001101111100000000000000
000000000000000101000000001101011010111000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 3 18
000000000001000000000000001111001010101000000000000000
000010000000000000000000001111001111100100000000000000
011000000000000000000010001001111110101001010000000000
000000000000000101000111111101001101101000010000000001
010000000000000000000111100001101011111000000010000000
110000000000000111000100000011101010100000000000000000
000000100001010101000111100101111110101000010000000000
000001000000000000000110000111111100001000000000000000
000000000000001111000110011111101010000001010000000000
000000000000000111000011001011101111000010010000000000
000000000000000000000011101101111101010100000000000000
000000000000000000000010001011111111010000100000000000
000000000000001000000011100000000000000000000100000000
000000000000000011000100001011000000000010000000000000
000000000000000001100110110000011000000100000100000100
000000000000000000000110000000010000000000000000000000

.logic_tile 4 18
000000000000000001100010100001111001010000000000000000
000000000110000000100011101011011100100001010000000000
011000000000000111000110000001101111010100100000000000
000000001010000111100100000111001011010110100000000000
010100000000000000000110011111101011000001110000000000
010100000000000000000111011101111010000011110000000000
000110100000001011100110000011001111111101010000000000
000001000000001011000010001001111100010000100000000000
000000000000000000000010000000011010000100000100000000
000000000010000000000010000000000000000000000000100000
000000000000010001000000000111001011000000010000000000
000000000000101111100000000001111100000001110000000000
000000000000001111100010001001001101111000000000000000
000000000000000001000000001111011110010000000000000000
000000100100000001100111011101011100010000000000000000
000001000110000000100010000001101000010110000000000000

.logic_tile 5 18
000000000000000101000010101011001001100000000000000000
000000000000000000000000001101111001111000000000000000
011000000000001000000010110101011011101001010000000000
000000000000000111000011101111001110101001000000000000
110000000000000101100010110001001011101000000000000000
100000000000000000000011111101011000010000100000000000
000011000010110001100011110011100000000000000100000000
000000000000100000000011010000100000000001000001100000
000001000000000000000010001101100000000001000000000010
000010100000000000000000001101100000000011000000000000
000000100000000000000000001001111110111000000000000000
000001000110011001000011111001101101100000000000000000
000001000000100000000000010000000001000000100100000000
000010100011010000000011000000001100000000000000000000
000100001011000001000000000001111111101000110000000000
000000001010100001000000001101001001011000110000000000

.logic_tile 6 18
000000000000101000000000011000000000000000000100000000
000000000001011011000011001011000000000010000000000000
011010000001010111100000000111011010000100000010000000
000011001100000000000000000000100000001001000000000010
010000001110001011100111100101100000000001000000000100
110000000000001001100100000101000000000011000000000000
000000000000001011100000001101000000000001000000000000
000000000000001001000000000001000000000011000000000010
000001000000000101000011000111101100111011110000000000
000010100000000000100000000001101001000010110000000001
000010100000010000000000001000001110000100000010100000
000000001110000000000010000101000000000110000000000000
000000001100000001000010000011001010000010000000000001
000010000000000000000000000000100000001000000000000000
000010100100000000000000000001001001001101100000000000
000000000100010000000010000011011111110010010000000010

.logic_tile 7 18
000000000001001000000011100101100000000010000000000000
000000000000100111000000001111101000000001010010000000
011000000000001000000111100000000000000010000000000100
000000000000001011000000001111001010000000100001000000
010000000000011001000111000001000000000010000000000100
110000001000000011000100000000101010000000010000000001
000000000000000111000010001101101011111111010000000001
000000001110000101100010000101101111001101000000000000
000000100000000000000000000011100000000000000100000000
000001000001010000000000000000000000000001000001000000
000001000000000011100000001101101010001100110000000000
000000100000000000100000001001001110100101100000100000
000000100000000001000010000001101111111011110000000000
000001000000000001000011000101101010000001110000000010
000000000000000000000000000001101110000010000000000000
000000100000000000000010000000000000001000000000000001

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000010000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101011110000000000000000000000000000
000000000110100000010000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 9 18
000000000100001011100011101001011100101011010000000000
000000000000001011000011100001001101001011100000000000
011011000000100111000000000101001101101011010000000000
000000000000010111000000000011111100001011100000000000
110000000000000011100010000011101100111111000000000000
110001000101010000100000000001011101010110000000000000
000000000000100000000000000000000001000000100110000000
000000000000000000000000000000001110000000000000000000
000000001010001011000111000011101000110110100000000000
000101001100011011100110001011011010111000100000000000
000000000000000001000010001011001001110110100000000000
000000000000000000000010000011111000111000100010000000
000000000000000000000011100011111101110110100000000000
000000001100000000000100001011011101111000100000000000
000010000000001000000000000011000000000010000000000000
000001001100101111000000000000000000000000000011000100

.logic_tile 10 18
000001000000001000010000010011011011110110100000000000
000000100000000001000011011001111101110100010000000000
011011000100000111100000000001001010101110000000000000
000000000000000000100000000101101101011110100000000000
000000000001011011100111010111001100101011010000000000
000000000011101011100111001011111001000111010000000100
000000000000100111000000001011001110101011010110000000
000000001011010000000010000011011110001011101000000000
000000000100001000000110100011011110110110100000000000
000010100010011101000110001001111011110100010000000000
000000000000000001100000010001011011110110100000000000
000001000000000000000011011011101110110100010000000000
000000000000000000000111010101001110110011110100000000
000000000000000111000110111111101000100001011001000000
010000100000000000000000011000000000000010000001000000
100000001110000011000011110001000000000000000000000100

.logic_tile 11 18
000000000001010000000011111001101110010000110000000000
000000000110000011000111110011011001110000110000000000
000000000000010111000011100001011011101001110000000000
000000000000100000100011011011001011101000010010000000
000101000000100000000000001011011110000101000010000000
000010000100000101000000001011000000001001000000000010
000001001000001011000111000111000000000010000010000000
000000000000010001000110000000100000000000000010000010
000000000000000001000010110101001111000010000000000000
000000000000000101000111111011001001000011010000100000
000000000001011001000000010000000001000010000000100001
000000001100101011000010110000001001000000000000000000
000001000000001000000010001101101000000011100000000000
000000100000000001000110011101011100000011110010000000
000100000010101000000000001000000000000010000010000000
000000000000000011000000000011000000000000000010000100

.logic_tile 12 18
000000000000001000000010000001000000000010000000000110
000000000000001011000000000000100000000000000000000000
011010100000110111000110000101101011100000000010000000
000000001100100000100100001111011111111000000000000000
000010000000100001000111101000001100000110000101000000
000000100001010000000000001111010000000010001000000000
000000000000000001000010000011101011110000010000000000
000000000000000000000000001111001000100000000000000100
000100000110001000000010000001101110101000010000000100
000010100000000101000010000011011000000000010000000000
000100001101011000000110100011100000000010000010000000
000000000000100101000010010000100000000000000000100000
000100000000110000000000001011101110100000010000000000
000000000000000000000010011101111011100000100001000000
010010000000000000000010010101001101100000010000000000
100001001000000000000110101111111001101000000000000000

.logic_tile 13 18
000000100000100000000000000111001001001100111000000000
000000000001010000000000000000001101110011000000010000
000000000000010101100011110101101001001100111000000000
000000000000001111000111100000101111110011000000000000
000000100110000000000000000001101001001100111000000000
000001000011000000000000000000101111110011000000000000
000000000000000011000010000011001001001100111000000000
000010100000000000000100000000101000110011000000000000
000000000000000111100111000011001001001100111000000000
000000000000000000000010000000101001110011000000000000
000010000000000011100010010111101000001100111000000000
000000000000000000000011100000001100110011000000000001
000100000110001000000000000011101001001100111000000000
000100000000001111000000000000101000110011000000000000
000110100000000001000111100101101001001100111000000000
000001000000000000000111110000001100110011000000000000

.logic_tile 14 18
000010100000100001010000001001001101100001010000000000
000000101101010000000010011101011101100000000000000000
011000000000000000000000001000000000000010000010000000
000001000000000000000011111011000000000000000000100000
110011101010000101100000010011001110110000010000000000
010011100000000111000010100101111111010000000001000000
000010100010010111100111100000001110000010000010000101
000000001110001001100000000000000000000000000000000000
000000000000000000000111000101100000000000000100000000
000100100000000000000010010000000000000001000010000000
000000000000010000000111010001100000000000000010100010
000000001010000000000110010000101010000000010000000101
000000000000100001000111111000000000000010000000000101
000000000110010000000011010101000000000000000000100000
000010001000000000000000000111001000100000010000000000
000001001010000000000000001011111011101000000000000000

.logic_tile 15 18
000000000000000101000110000011001011010100000000000000
000000000000001011000011100000111110100000010000000000
011000000000000101100010100000011000010000000000000000
000000001000000000000010101001011101010110000000000000
010000000000010111100010010001111011110000010000000000
010000000000000001100010000001011101110010110000000000
000000001100000101100111111101011010110000010000000000
000000000000000000000011110111001111110010110000000001
000000000000000000000110001001011000001000000000000000
000000000000000000000100001101010000001101000010000000
000010000000000000000010000101001011101001010000000100
000000001010000000000010000101101000010101100000000000
000000001110000000000000000011100000000000000100000000
000001000000000000000011000000100000000001000010000000
000010100001010001100000001000000000000000000100000001
000000000100000111000010011111000000000010000000000000

.logic_tile 16 18
000000000000010101100010101111011101000010000000000000
000000001000100000000000001111011010000000000000000000
011000001000000111100011100111111010001001000000000000
000000000000000111100111100001010000000101000000000000
110000000000001001000011010111101010010000100100000000
010100000000001111000011100101001011000000100010000000
000010100000001111100111100001101100011100000000000000
000000000110000001000111101111101001001000000000000000
000000000010000011100110111101111101111100000000000000
000000000000000001100011000011101000011100000000000000
000000000000000011000110100001101101011100000000000001
000000000010001101000000000011101000001000000000000000
000000000110010111000110000101011010101001010000000000
000000000110100111000010001111101110100001010010000000
000000100001000101000110001000000000000000000000000000
000011000000000111100000001001001101000000100000000000

.logic_tile 17 18
000010100001011111000000000111111111100000000000000000
000000000000000111000011000011011111110000100000000000
011000000001000000000111000000000000000000100100000000
000000000110100000000011110000001011000000000000000000
110000000000001001000000010001011110111001100000000000
110000000000000001100011100011011000110000100000000000
000001100000000101000010011101111111111101100000000000
000000000000000000000011000011101001000010010000000000
000001000000101000000000000111011101000001010010000000
000000000000011001000000001001001010000000100000000000
000000000000101101100111000101011101001101000000000000
000000000001000101100000000101001011001111000000000000
000000000000000000000111000000011100000100000100000000
000000001010000111000100000000010000000000000000000000
000000100001001001000011110001111011101001010000000000
000001001100101011000011100111101100101001000000000000

.logic_tile 18 18
000000000000001000000000010001111010100000000000000000
000100000101010011000011010001001010110100000000000000
011000000000000111100010110000011010000100000110000000
000000000000100000100011010000000000000000000000000000
010000000110001101100011110000000000000000100110000000
010000000000000011000010100000001110000000000000000000
000010100001001011100111001001111110111101110000000001
000001000000000011100111111001111110110100110000000000
000000000000000011100000000111111011000001010000000000
000000100000000000000000001111011011000010010000000000
000000000000000000000000011011101010010111100000000000
000001001010100101000011011111111100100010010000000000
000000001110000101100010000011001011111000110000000000
000001000000000001000100000101001011011000100000000000
000000001111000000000110010011101111101101010000000000
000000100000100101000010001101011010011000100000000000

.logic_tile 19 18
000001000000001001100010001001001100101000000000000000
000010101100000101000100000011111110011111100000000000
011000000000000011100111100111011111111111110000100001
000100000000000000000110110101111000111001010011000100
110000000000000101000110001011101111101101010010100000
010000000000001011000000000111111011001000000001100000
000000000000101000000110000000000000000000100100000000
000000000000000001000000000000001000000000000000000000
000000000000001011100110000111111000000010110000000000
000000000000000011000010000111111011000000010000000000
000010000000000000000110110011000000000000000100000000
000001000110001001010010000000000000000001000000100000
000000000000000111100111001011011110000001110000000000
000000000000000000100010001001001010000011110000000000
000001000001010001000010001001011100101100000000000000
000000100000000001000110010101011100111100000000000000

.logic_tile 20 18
000000100000000000000000001101101101111100000000000000
000001000000000000000000001111011000111000000000000000
011000000000001111100000011001111101000001010000000000
000000000000000001000010000001111111000001100000000000
110000000001010101100110000000011110000100000000000000
010000000000000001000010100000000000000000000000000000
001000000000000101000111001011011011010100000000000000
000000000110000101100110111111001011010000100000000000
000000000000000000000010010001101111000001110000000000
000000000000000001000011011111001001000000010000000000
000000000000000101100010100101101110101000010000000000
000000000000000000000010000101101011101001010000000000
000000000000000001100010000000000000000000000100000000
000000000000000111000100000101000000000010000000000000
000000000000001001100111001101011111100010110000000000
000000000000001101000011101011101100101001110000000000

.logic_tile 21 18
000000000000000001100000000101101100110000010000000000
000000000000000111100000001011001000010000000000000000
011010000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
010000001010000001100110000011011011000000000000000000
110000001111010000100100000000111111000001000000000000
000010000000010111000000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000000000000000001100010010001011011010000000000000000
000000001100000000100110100001001010100001010000000000
000000000000001000000111100011101110000100000000000000
000000000110000001000000000000011110000000000000000000
000000000000001001100010000111111101000000010000000000
000000000000000001100011110101011010000010110000000000
000000100001001000000110001011001111101000010000000000
000001000100101011000000001011101110000100000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
110000001100000000000000000000100000000001000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000011001
000000110000000010
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011010100000000000000010110101111010100000000000000000
000000000000000101000111101101101111110000010000000000
010000000000000000000010111111111110111111000000000000
010000000000000001000111100001101011101001000000000000
000000000000000001100010100111111011101000000000000000
000000000000000000000100000111001001010000100000000000
000000000000000000000000001000001011000100000000000000
000000000000000000000010001001001101000000000000000000
000000000000000000000000010011000000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000000000101000110000000001010000100000000000000
000000001000000011000010000111001111000000000000000000
000000000000001111100000010000000000000000000000000000
000000000110000001000010000000000000000000000000000000

.logic_tile 2 19
000000000000001111100111110001011110100000010000000000
000000000000001111100011101111101000010100000000000000
011010001000000000000010101001111000010001110010000000
000001100001010011000110101101011011010000100011000000
110000000000000101100011110000011010000000100000000000
010000000000001111000010100101001011000000000000000000
000000000000000011100110001101101110110011110000000000
000000001100001101000010111001101111100001010000000000
000000000000001000000000000000000000000000100100000000
000000000000000101000010000000001001000000000000000000
000000000000001000000000000101101100101001000000000000
000000000000000101000000000001001010100000000000000000
000000000000001001100111010111101011100000010000000000
000000001000000001100010000001001010010000010000000000
000000000000001000000000000011101010000100000000000000
000000000000000001000000000111010000000000000000000000

.logic_tile 3 19
000000000000111111100110100000000001000000100100000000
000000001001011111100010110000001011000000000000000000
011000000000000011100011101000000000000000000100000000
000000001100000101000100000111000000000010000000000000
110000000000000000000111001000000000000000000000000000
010000000000000101000000000111000000000010000000000000
000000100000011111100111101111011011001001000000000000
000001000000101111010100001001101000001010000001000000
000000000000001000000010010001001100000000010000000000
000000000000001001000110000001011111000010110000000000
000000100001000000000000000000000000000000000000000000
000011100110100000000000000000000000000000000000000000
000000000000000000000010101101101010110000010000000000
000000000000000000000000000001001011110000110000000000
000000000000000101100000000001001101001001100000000001
000000000000000001100010011001101111000110100000000010

.logic_tile 4 19
000101001100001101100000000000001110000100000100000001
000010100000000011000010010000000000000000000000000000
011000100000000000000111111001011001100010110000000000
000001000000000111000010101001111110010110110000000000
110000100000000101100010100101011101110110100000000000
110000000000000000000010100001111100110100010000000000
000000000000001001000010011101001110010110110000000000
000000000000001111100110010101101111111101110000000000
000000000000000000000000000000000001000000100100000000
000010100000000000000010000000001011000000000001000000
000000000000001000000110100000011000000100000100000000
000000001010000101000010000000000000000000000000100000
000100000000101111100011010101111111100000010000000000
000100000001010111000010100101111010010000010000000000
000000000001000000000000000011101101101000010000000000
000000000000100001000010000001111011000000010000000000

.logic_tile 5 19
000000000000000101000110110000000001000000100100100000
000000001110000101010011000000001000000000000000000000
011100000000011000000000010101001010101000100010000000
000100000000000111000011010001011001101000010010000011
010000001101000101100011001111011101001111100000000000
010000000000001101000110100101001011000110010000000000
000010100010000001000010100001101101010100000000000000
000000000100000000000000001011101100010000100000000000
000000000000100000000010000111101010000000000000000000
000001000001000101000000000000001000000001000000000000
000010100000000001100000000000011100000100000100000000
000000000000000000000010100000010000000000000000000000
000001000110000000000110000000000001000000100100000100
000000100000000101000000000000001110000000000000000000
000000000100000111100000000000001111000010000000000000
000000000000000001100000001101011110000000000000000000

.logic_tile 6 19
000000000000000000000000001000011100000100000010000100
000000000001000000000000001111010000000110000000000000
011000001000000000000000001000000000000000000100000000
000010000100000000000000001101000000000010000001000000
110000000000100001000000000000001011010010000000000001
010000000000010000000011100000011010000000000000000000
000010100011010111000000000000011110010100100010000100
000000000001010000000010110000011011000000000000000000
000010001100000000000000000000000000000000100100000000
000000000000000001000011110000001111000000000001000000
000001000000100000000010000111101100000100000000000000
000010000111010000000000000000100000001001000000100000
000000000000100000000010000111100001000010000000000010
000000000001000000000100000000001111000000010010000000
000001001100110000000010000111101010000010000000000001
000000000000000001000000000000100000001000000000000000

.logic_tile 7 19
000001000000001000000111000101100000000000100000000100
000000100000000011000010010000001010000001010000000000
011000101000000000000000000101011111001100110000000000
000001000000000000000000000011011110100101100000000010
110001000000001011100000000000000000000000100110000000
010010100000000111000000000000001111000000000010000000
000000000000000000000000000101001100111111010000000000
000000000110000001000000000011001010001110000000100000
000000101110100001000010000001000000000000000110000000
000000000000000001100011010000100000000001000000000000
000000000110000000000000000001001000000000110000000000
000000001010000000000000001011011110111111000000100000
000001000000100000000011100011001010001100110000000000
000000100001000001000000000011001010011010010000000010
000010001010001000000010001000000000000000000110000000
000010000000001111000010111111000000000010000000000000

.ramb_tile 8 19
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000100000000000000000000000000000
000100000100000000000000000000000000000000
000001000000000000000000000000000000000000
000010001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000010000010000000000000000000000
000000000000000000000000000000000000000000
000000100110100000000000000000000000000000

.logic_tile 9 19
000010000110100000000000001111101010111111000101000000
000000001100111001000010100111111000010110001000000000
011000000001000001000000001001011110110110100100000010
000000000000000101100010101111011100111000101000000000
000100001101000101000011100001111111100010110100000000
000100000000000101000111100111011001010110111001000000
000000000000000101000010001011001011111111000100000000
000000001000000000100000001111001000101001001001000000
000000000000000001000000011111111001110011110100000100
000000000001001111000011111101101000010010101000000000
000000100000000000000000001011101001111111000110000000
000001000010100001000000001111011000101001001000000000
000000001011010101100000001101011000100010110101000000
000000000010100000100000000101001011101001111000000000
010000000000010011100011100000001100010100100000000000
100000001000100000100010000000011100000000000000000100

.logic_tile 10 19
000000000000000101000000000000000000000010000010000010
000000000110000000000000001011000000000000000000000000
011000000000000000000000000011000000000010000010000000
000000000000000000000011100000000000000000000010000100
000000000001000000000000000000000000000010000010100000
000010000000000000010000001111000000000000000010000000
000000000000000111100111100011111010010010100011000111
000000000000000101100100001011001110000010000010000100
000000001010001000000011111000000000000010000010000000
000000000000001111000111101101000000000000000010000000
000000000000001000000000000000001110000010000010000000
000000000010001101000000000000000000000000000000100000
000000001011011111100111111101101111111111000100000010
000000000001100111000011110111011001101001001000000000
010000100000000011100000011001111110110011110100000000
100001000000000000000011111111101000010010101000000001

.logic_tile 11 19
000000000000010000000000000000001100000010000000000001
000000000000000000000010100000010000000000000010000000
000000100000001001100110001011101011010000100000000000
000001000000001101000111111001101000000000010000000000
000000000000000101000110100000011100000010000000000001
000000000001010000100000000000000000000000000000000000
000000100000100000000000000000011000000010000000100001
000001001011010000000000000000010000000000000000000000
000001000000000101100111000000000000000010000011000001
000000001000000000100000000000001110000000000000100000
000000000001000011100010000111101001111110000000000000
000000000000000001100110011111011111101001010000000000
000001000000010111000000001000000000000010000000000000
000000101010000000000010010011000000000000000000100100
000000000000000011100000001101011000111000100000000100
000000001110000000000011111011101100111100000000000000

.logic_tile 12 19
000010100000000000010110010011101010000010100000000000
000001001011000000000111110000101111001001000000000010
000000100001010000000000011011011100101000000000000000
000001000110100000000011101101111100100100000000000000
000001000000000000000111010111001101001100110000000000
000000000000000001000011000000011001110011000000000000
000100001111010000000000000000000001001100110000000000
000000001111100001000011101011001010110011000000100000
000011100001010101000010010000000000000010000010000010
000001000110100000000010000000001001000000000000000000
000000000000000000000110000101011100101000000000000000
000000000000000000000011101001111100011000000010000000
000000000000011111000011101011001011110000010000000010
000000001100101011000000000111011101010000000000000000
000010000000000101100111001111101111000111000000000000
000011100000000001000010111111101110001111000000000000

.logic_tile 13 19
000000001011000111100111100111001000001100111000000010
000000000000100000100100000000001101110011000000010000
000000100001011011100000010101001000001100111000000000
000001001000100101100011100000001001110011000000100000
000010100010010111000000000011001001001100111000000000
000001000000100000100000000000101011110011000000000000
000001000000001001000111100011101001001100111000000000
000010001000001101100000000000101101110011000000000100
000001100100000111100010000101101000001100111000000000
000001001100000000100110010000001110110011000000000000
000001000000000000000111100001101000001100111000000000
000000100000000000000011110000101100110011000000000000
000000001100000111000000000001001001001100111000000000
000000000001001111100000000000001000110011000000000000
000110000000000000000000001101101000001100110000000100
000101001000000000000000000001000000110011000000000000

.logic_tile 14 19
000000000001110000010000000001111011000010000000000000
000000000000110000000000000000111010000000000001000000
011010000000000000000111101101101010000010000000000000
000000000110000000000111111101010000000000000000000000
110000000000000001100011011101001110101010000000000000
110000000100000000000010011011111010101001000000000001
000000100000010101000000000000000000000010000000000100
000000000000000000000011110000000000000000000001000000
000010001001000000000011000000000000000000000101000000
000001100000000000000100000111000000000010000010000000
000000000000000001000000010101011100000110100000000000
000001000000000000000010000111011111001001100000000000
000011100000101001000010010101111101000000100000000000
000011001011010001000010110000101010000001010000000000
000010000000010000000000000101111001101001110000000000
000001001100000111000000001011011110010100100000000000

.logic_tile 15 19
000000000000000111100000010000000000000000100110000000
000000000000000101000011000000001111000000000000000000
011000001101011000000110110011011111000000000000000000
000000000000001101000011111101001011000110100000000000
010010000000000000000110011001011111111110000000000000
010000001010000001000010000011011101101001010000000000
000000001010000101100111000101100001000000100000000000
000000000110100000000111110000001100000000000000000010
000000000000001000000010001011100000000000010000000001
000100000000001001000000000101001000000010110010000000
000000001100000011100110000111011011010000000010000000
000000000000001111000111110000011001100001010000000000
000000000000110101000010101000001011010000100000000010
000000000001010000100000001001001000000010100000000100
001000000000000001000011110101011111000111000000000000
000001000000000000100110001011111101001111000000000001

.logic_tile 16 19
000001000000000011100011100101111011101001010000000100
000000101010001101100110000001101010101001000000000000
011010100110001011100010101001111010010000000000000100
000000000000000011000100000111011111110000010000000000
110001000000000000000110000000001100000100000100000000
110000000000000101000100000000010000000000000000000000
000000001100100001100111010111111111000100000000000000
000000000000011101000011110000101000101000010000000010
000000000000001000000111000001111000001000000000000100
000000000000001001000100000011010000001110000000000000
000000000001010101100110100001111100001001010000000000
000000000000000001110000000101001001010110100000000000
000000000000000000000011010011111100000010000000000000
000100001010000000000011111101101001000000000000000010
000001000000101011100111101101111000010000010000000000
000000000000000001100000000111101000100000010000000010

.logic_tile 17 19
000000000000101000000000010011101110010000110000000000
000000000001000001010010111111001011000000100000000000
011010100000001111100011100111101011110000010000000000
000010100000001111000000001111101111110000110000000000
010001000001010101000111010011101111101000000000000000
010000000000100000100010101011101011010000100000000000
000000000000001000000110101011011110100000010000000000
000000000000000111000100001011101011101000000000000000
000001000000000001000010110011000000000000000100000000
000010100000000001000111010000100000000001000000000000
000010100000110111100111100001011001111000000000000000
000000001010000000100010010011001001111100000000000000
000000000000001000000010010111101011101000000000000000
000000000000001111000010001101011110010000100000000010
000001000000000001000010001011011101101100100010000000
000000000000000001100010000001011010000101110000000000

.logic_tile 18 19
000000000000010101100111000000000000000000000100000000
000000000000100111000110010101000000000010000000000110
011000100000001011100011100011101101100010110001000000
000000001100000011100000000111011011111001110011100001
010000000000000001100110100001001101000100000000000000
010000000000000000100000000001111011101000010000000000
000001000001010101100011100000000001000000100100000000
000000100110000111000110110000001111000000000000000000
000000001000000000000110001001111101001001000000000000
000000000000000111000010000101011000000110100000000000
000000000001011001100110001000001010000000000000000000
000000001110100001000000001001011111000010000000000000
000000000000001001000110010001011101101110000000000100
000000000000000111000010000111001110011110100000000000
000000000001000001100000001111001100000000010000000000
000000001010100000100010000101101001000001110000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011010100000010001010000000000000000000000000000000000
000000000110000000100011100000000000000000000000000000
110000000000000101000000011101111111110001010001000000
010100000000000101000011000101111111110000000011000000
000010000000000001100110000000001010000100000100000000
000000000000001001000011110000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000011111001000000000010000000000000
000000000000000001100000001101101111111110010000000000
000000000000100001100000000011101000111110100000000000
000000000000000001000110000101011010010100000000000000
000000000000000000000000000001101111010000100000000000
000001000000000000000110101011101110110000010000000000
000000000000000000000010000101011010110110010000000000

.logic_tile 20 19
000101000000101000000110010011001110010100000000000000
000010100001001111000010010101111000010000100000000000
011100100000100000000111001111101010100000010000000000
000001000001000000000100001111001101100000100000000000
110000000000000001010000000000000000000000000100000000
110000000000000101100000000111000000000010000000000000
000000000001000001000000001000001100000010000000000000
000000000000100000000000001001001100000000000000000000
000001000000011001100111010000000000000000000000000000
000010100000000001000010000111000000000010000000000000
000000000000100101100000011101101100000010000000000000
000000001011000000000010101111010000001011000000000000
000000000000000001100111110000011101000110100000000000
000000000000000000100110000001001010000000100000000000
000001000000000101100000010011101000101110000000000000
000000000100000000000011101001111010011110100000000000

.logic_tile 21 19
000000000000000000000111001111111111101000010000000000
000000000000000000000000001111011110000000100000000000
011000000000000111100111100011111110101000010000000000
000000000000001101000000001001001111000100000000000000
010000000000001000000111100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000010000100000000000010100000000000000000000000000000
000000000110000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000010000000000001000000100100000000
000000000000000101000000000000001000000000000000000000
000000000000000001100000000101011101010100100000000000
000000000000000000000010001011011000101001010000000000
000000000001001101000010011101101111010100100000000000
000000000000100101000011001001101011101001010000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000011100000100000100100000
000010100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011011010000110000100000000
000000000110000000000000000000100000000001001010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000110010
000000001000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 20
000000000000011010
000100000000000000
000000110000000000
000000001000011001
000000000000010010
000000000000110000
001000000000000000
000001110000001000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000011000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001111000000000111111000101001010000000000
000000001100001101000000000001111101010100100000000000
000000000000000000000110100000011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010100000011010000100000100000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000011000010111001111001101000010000000000
000000000000000000000111000001011111000100000000000000
011010100000000111100111100101011100000010000000000000
000000001110000111100010111111101010010010100000000000
010000000000000111000011100000000001000000100100000000
010000000000000111100011000000001011000000000000000000
000000000000000001000011100111001010111000000000000000
000000000000000111000000000101011000100000000000000000
000000000000000001000000001111011011000010010000000000
000000001000000000000000000011101111000001010000000000
000010100000000000000000000000000000000000000100000000
000001000000000001000000000011000000000010000010000000
000000000000001111100010111111101011101011110000000000
000000000000000001000110001001011010011011110000000000
000010100000001000000010000111001010111000000000000000
000000000000000101000000000111101001111100000000000000

.logic_tile 3 20
000000001111000111100000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
011100000000000000000111100111100000000000000100000000
000100000000000000000011100000100000000001000000000100
110000000010000111000000011101111001101001010000000000
110000000000000000000011111011011010101000010000000000
000010100000000001100110010000000000000000000100000000
000001000000001101000011100001000000000010000000000010
000000000000000000000000001111001111110010110000000000
000000000000000000000000001001101011100010010000000000
000000000000000101000000011001001010100000010000000000
000000000000000000100010000011101011100000100000000000
000000000000010000000111000101001111010100000000000000
000001000000000111000111100101101001010000100000000000
000000000000000101000010001001011110001001100000000000
000000000001010000100100001101101111010110110000000000

.logic_tile 4 20
000000000000000000000111000011111011000000100000000000
000000000000000111000010000001101010101000010000000000
011000000001010111000000000000001000000100000000000000
000000000000001111100010100000010000000000000000000000
010000000000100000000011101101011000001001100000000000
110000000001010000000010100111101101001001010001000000
000001100000001111000010100000000000000000000100000000
000001000000001011000010111111000000000010000000000000
000001000000100000000010001000001001000100000000000000
000010100001011111000011011001011111000000000000000010
000000001010000000000111001101101100101001010000000000
000100000000000001000000001101101110010010100000000000
000100100000001000000000001000000000000000000100000000
000110100000000001000010000001000000000010000000000010
000001000000000001100110001101111100000001010000000000
000000100000000000000000001011001101000001100000000000

.logic_tile 5 20
000000001110000000000000001001111100001110000000000000
000000000000000000000010011111111110001000000000000000
011000000001000000000111000111101101010010100000100000
000000000001100000000100000101111101100000000000000000
010000000110000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000010000010000000000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
000000001110000101000000000000000001000000100110000000
000000000000100000000010000000001101000000000000000000
000010000000100000000111110000000000000000000110000000
000000000111001111000110100011000000000010000000000000
000000000000000101100000010111011011000000000000000000
000000000000000000100010100000111100001001010000000001
000000000000010000000011100000000000000000000000000000
000000000100000000000100000000000000000000000000000000

.logic_tile 6 20
000000000000000000000000000111100000000000000100000000
000000001000000000000011100000100000000001000000000000
011000100010010000000000010101100000000000100000000000
000001101010010000000010100000001011000001010001000000
010000001110100000000000001101011011010111100000000000
010000000001001001000010001111001101001011100000000000
000000000001000111100000000000001110010010000000100000
000010000110101001100000000000001110000000000000000000
000000000000100011000011100111001100000100000000000010
000000000001010000000110010000010000001001000000000000
000010100010000001000010000000000000000000100000000011
000000000000000000100111100111001100000010100000000000
000000000000001001000000000011111101101111000010000000
000000000000001011100000001011011001101111010001100110
000010000000010000000111010000011010010010000000100000
000000000110000000000010000000001011000000000000000000

.logic_tile 7 20
000000000000001011000111110111011110011000110000100000
000000000100001111100011000001001001011011000000000000
011000000000000000000000010001001001110011100000000100
000000000000000000000010100111011110111001010000000000
010010101000001011100011100001011110111110100000100000
110001000000001111110100000101001101010100110000000000
000001000000000000000000000000000000000000100100000000
000010000000000000000000000000001001000000000000000001
000000000000100011000000000101001100000010000000000000
000110000001010000000010000000000000001000000000000010
000000001100000000000000000111000000000000000110100000
000000000000000000000000000000000000000001000000000000
000000000000000101000000001000000000000000000100000001
000010100000010111100000001001000000000010000000000000
000000000000000000000000000101001101001100000000000000
000000001100000001000000000001011110110011110000000010

.ramt_tile 8 20
000001001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000111010000000000000000000000000000

.logic_tile 9 20
000000001000000000000000000011101010011111100100000000
000000000100100000010010110111011001101111101000100000
011010000000001000000011100101000000000001000000000100
010000000000000111000100000101100000000011000000000000
000010000000000011100010011101101111010000100101000000
000000000000001111100011110001001110101000010000000000
000000000000000000000000000000001100000010000010000000
000000000000000001000000000000000000000000000010000010
000000000111001000000000000000011110000110100110000000
000000000000101011000000000000001001000000001000000000
000000000001100111000000000001111110000100000010000010
000100001010110000000000000000000000000000000000100010
000001000110000111100000000000000000000010100100100000
000000100000000001000000001001001010000010001000000000
010100100000000001000000001001000000000010000100000000
100000000000000001000000001001100000000011001010000000

.logic_tile 10 20
000000000001000001110010100001000000000000000000000100
000010100000100111100011110101001110000001000000000000
011001001000001101110111110101011001101110000101000000
000000000000001011000111110101101000101101011000000000
000000000000100111100111001011001000101001010000000000
000000000001000111100000001101111001101010010000000000
000000000000000001000110100001011001111000100000000000
000000000110000000000100001001111001111100000000000000
000000000000000111100010011011011110010111100000000000
000000000000001111100011100101001100001011100001000000
000000000001010011000000001111111100111111000101000000
000000000000100111000000000001001010101001001000000000
000100100000101101000000000111001110000110000100000010
000101000000010111100010110000010000000001001000000000
010100100000001111100000001001001101111111000100000010
100000000100000011100000000011011000010110001000000000

.logic_tile 11 20
000010100100110000000110011000001110000000000000000000
000001000000001101000010001011011000010000000000000000
000010100000000011100010101111001101100000100000000000
000000000000000111100111100001011010011111010000000000
000000001110000011100000001101111010110001100010000000
000000000000000001100000001001011010100111000000000000
000001000000001111000010100111001100010010000000000000
000000000000100011100010000000101100100000010000000000
000100000011010111000011111101011101100010110000000000
000000000000101001100110110101011011010000100000000000
000100100000000000000110010001101001000010000000000000
000001000000000000000010001001011111000000000000000000
000001001101000111100110000011011000000000000000000000
000010000000000000000110000000110000001000000000100000
000000000000000000000000000011001110000100000000000000
000000000100000000000010000000011100001001000000000000

.logic_tile 12 20
000000000000001000000110110001101110001000000000000000
000000000110001111000011110011100000001100000000000000
000010000000010001100110110111100000000010000000100000
000001000000100000000010000000000000000000000001000000
000000000001010101000000010011101010101001000000000000
000000000000100000000010011001111110010000000000000000
000000000000001000000111111001011110100000000010000000
000000001000000001000111110011011101000000000000000000
000100000000001000000110101111111110101001010000000000
000000000000001101000111111101101101100001010000000000
000000000000010011100011000000001110010000000000000000
000000001100100111100010010000011001000000000000000000
000010100000000101100111000101111001000110100000000000
000000000000000001000000000101011101000000000000000000
000000000001001101000111001001111101000001000000000000
000000001010000111000110011101101000001001000000000000

.logic_tile 13 20
000110100000001000000000000101101111100000000010000000
000001001000001011000000000111011000111000000000000000
000001000000100011100110100000001010000100000010000000
000010101011010101100000000111010000000000000000100010
000010100111011000000111111111111111010100000000000000
000000000000001001000011000101101111001000000001000000
000011101110101111000111000000011110000000000000000000
000010000001010011000110100101000000000100000000000000
000000000000000111000110100011011001111100000000000000
000010100000000000100010011011111100111000000000000000
000000000000001000000000000001001111100001010000000000
000000000000000101000000001111001011010000000010000000
000000000000100001100010001011011000000000000000000000
000000000000001001000011111101000000000010000000000000
000000000000101111010110010111001110101000000000000000
000000000000000001100110001111011011010000100000000000

.logic_tile 14 20
000001000000000111000110100000011010000100000110000000
000000100000000001000011100000000000000000000000000000
011000000000111111000000001111001110110000010000000000
000001000000001011000000001111011000110010110010000000
010001000000000111100000011001101110001101000000000000
010010001110000001100011000001000000000100000000000000
000000000001000011100000000011011011001000000000000000
000000000000000001100000001011001100001100000000000000
000000001010001101100010001111011001001001000000000000
000000000101011011100000000001001010000101000000000000
000000000000000001100000000011111111010000110000000000
000000000000000000000011110011111000000000100000000000
000010000001011111100010000001011000001010000000000000
000001000001000101100000000001100000000110000010000001
000010100000000000000110010101001110101001010000000000
000000000010000000000011010101001011010101100000000000

.logic_tile 15 20
000001000000101101000011100011111011000000100000000000
000000001111000001000011100000111111101000010000000000
011000000000000000000000000001111101111000000000000000
000000001010000000000011111001111010111101000000000000
010010101000000001000010000000000000000000100110000000
110001000010000111100010110000001010000000000000000000
000000100001100101000111110000011010000000000000000000
000000000000111111100011010001000000000010000000000000
000000000110000001100110101101011010001001000000000000
000000000000000000000000001101110000000101000000000000
000000000000011000000010000000000000000000000100000000
000000100000000001000011111011000000000010000010000000
000000000000000000000000001101000000000000010000000000
000000000000000000000000000011001000000010110011000000
001000100000000000000110001001000000000000010000000000
000000000000000000000100001101101100000001110000000000

.logic_tile 16 20
000000000000000101100010110101001100010000100000000000
000000001110011001000011110111111000100000100000000000
011011000000000011100111100001011000001001000000000000
000000000000001101100011111011011001000001010000000000
110000000000001101000110101101101100101001010010000000
110000000100101011000011110001001011101001000000100000
000000000000000111100000011111101010101111000010000000
000000000000100001000011110101101010011111100000100011
000000001100000001100011001001101101001000000000000000
000010000000000000000100000011011010001001010000000000
000011100000101000000111011000000000000000000100000000
000000000000010111000010001101000000000010000000000000
000011000000100111000010000111111101101001110000000000
000011100001000000100000001001011110101000010000000000
000000000001010001000010101000011100010000100000000100
000100000100000001000100001001011000010100000000000000

.logic_tile 17 20
000000001010000111000000010000011000010000000010000000
000000000000000000100011110000001110000000000000100000
011011100000000011100000000101101011000100000000000000
000000000000000101100000001111101010101000010000000000
110000000000000111000110110000000000000000100100000000
000000000000000000100011110000001011000000000000000000
000000000000001101100011100001101001000100000000000000
000000000000001011000100001111011010101000010000000000
000000100100000001000000001101101111100000000000000000
000001000000000000000011101011011010110100000000000000
000000000000000000000000000101101100000010000000000000
000000000000000000000010110011111000000011100000100000
000010000000000001000000010111101101100001010000000000
000000000000000000100011111011101010010000000000000000
000000000000000000000000000001101100000001010000000000
000100001000000000000010111101011100000010010000000000

.logic_tile 18 20
000000000000101011100110110011111101100000010000000000
000000000001010001000010101001101011100000100000000000
011010100001001000000110101101011100000001110000000000
000000001010100011000000001001001101000011110000000000
010001001011010001000011101101100000000010000000000000
110010000001110000000100000101101010000000000000000000
000000000000000101000011111111101001101000010000000000
000000001010001111100110101011011010001000000000000000
000000001010001001100110010000000000000000000100000000
000010100001000011000010000011000000000010000000000000
000000000001000011100111100001011000000001110000000000
000000000000001001100100001001001000000011110000000000
000010100110000000000000001011001110110011110000000000
000001000001000001000000001111001101010010100000000000
000000000000000011100010000000000000000000000000000000
000000001000100000000100000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000011111111010010100000000000
000000000000001001000000000001111000010000000000000000
011000000000011000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
010011100000000000000111100000000000000000000000000000
110011100000000000000100000000000000000000000000000000
000010000001010000000000000111000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011111001010110000000000000
000000000000100001000010001011101110010000000000000000

.logic_tile 20 20
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000001001000000000000001111010000000000000000000
000000000000000001000011101101010000000010000000000100
110010100000000000000110110000000000000000000000000000
010000000000000000000011000000000000000000000000000000
000000000001000000000110100000000001000000100100000000
000000001010100101000000000000001010000000000000000000
000000000000001000000000000011101001101001000000000000
000000000000001011000011101101111100100000000000000000
000000000000000000000011101001101010100000010000000000
000000000000000001000100001111111001010100000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000011000000000000000100000100
000001001100000000000010010000000000000001000000000000

.logic_tile 21 20
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000110100000011110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001001111001000000000000000
000000000000000000000011010001111101001101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000100000000000000100010000000000000000000000000000000
001000000000001000000000011111001010010100000000000000
000000000000001001000011011111011111100000010000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011100000000000000100000000
000000000010100000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000001000100000000011001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000001010000000001
000000000000000010
000000000000000000

.logic_tile 1 21
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100011100000000000000000000100000000
110000000000000000100000000101000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000100000000000000111010101001001111100010000000000
000001000000000000000110101111011000010100010000000000
011000100000011000000000010001100000000000000100000000
000001000000100011000011100000100000000001000000000000
010001000000001011100011010011001110101000010000000000
110000100000001111100110100101111101000100000000000000
000000000000011000000011100101001100010000000000000000
000000000000000111000000000011011011010010100000000000
000000000000001001100111001000000000000000000100000100
000000000000000001000010001011000000000010000000000000
000000100001010000000000010000011110000100000000000000
000001001110100000000011000000010000000000000000000000
000000000000000001100111010111001011010110000000000000
000000000010000001000010110011001011101011100000000000
000000000000000000000010100111001001001000000000000000
000000000000000000000100001001011010001101000000000000

.logic_tile 3 21
000000000000001001100000000000001100000100000100000000
000000000010000011100000000000000000000000000000000000
011000000000001111100111111001011111001000000000000000
000000000000000011000110110001011001001110000000000000
110000000000000001100011110001111010100000010000000000
110000000000000111000110100001101011101000000000000000
000100100000000011100000010000001100000100000100000000
000101000100000111100011100000010000000000000000000000
000000000000000001000000001011101011101001010000000000
000000000000000000100010010011011001010110000000000000
000010100000000001100000000101111001001001000000000000
000000001010000001000011110101001011000101000000000000
000000000000000000000111010001001111001101000000000000
000000000000000000000110000101011101001111000000000000
000010100000000000010110101001111111001000000000000000
000001001100000000000000000001011011001110000000000000

.logic_tile 4 21
000000000000000011000111010111000000000000000100000000
000000000000000000000011010000100000000001000010000000
011010000001001001100000000000000000000000000100000000
000001000110101011000000000101000000000010000000000000
010100000000001001000110000000000000000000000110000000
010100000000001111000000001011000000000010000000000000
000000100001010111000000000101101010000001010000000000
000001001010000000100010000011001001000001100000000000
000000001100000001100010010011101101000001110000000000
000000000000000001000011011101111111000011110000000010
000000000000001000000010000011011011001101000000000000
000000000110000101000000000011001011000100000000000000
000100000000000000000000001001011001001101000000000000
000100000000000000000011000011001000001111000000000000
000000000000000000000110100000000001000000100100000000
000000001110001001000000000000001110000000000000000000

.logic_tile 5 21
000000000000000000000000010101000000000000000100000000
000000000000000111000011000000100000000001000000000000
011010100100000000010000011001001010000000100000000000
010101000000000000000011000101011010010100100000000100
110000000000001011100011100000000000000000000000000000
010000000000000001000010010000000000000000000000000000
000100000000100000000000010001001011000000100000000000
000010101110000111000011110011011011010100100000000000
000000000000000111100000001111101110101000010000000000
000000001000010000000010001001001001000100000000000000
000010000001000000000000000001011001000000010000000000
000001100000100000000000000101111010000010110000000000
000000000001000000000000000011011011001101000000000000
000000000110000101000000001001011001001000000000000000
000010100000001000000000000101001011100000000000000000
000000000110000101000000000111101110110100000000000000

.logic_tile 6 21
000001100000000101000000000000000000000000000100000000
000001000000001111100000001011000000000010000000100000
011001000010001111100011001011101010110110100011100001
000010001110001011000000000001101010110110110010000100
010001000000010101100010001001111101010111100000000000
110000000000011001100000001101101000001011100000000000
000000000000100111100011100000000000000000000100000000
000000000000010000100010100001000000000010000001000000
000001000000100000000010010000011010000100000100000000
000000100000000000000011000000010000000000000000000000
000000100000000001000010000111000001000001000000000001
000001000000000000000110101111101101000010100000000000
000000000000100000000011010000000001000000100100000000
000000000001000000000010000000001010000000000000000001
000000000110000000000000000001000001000000010000000000
000000000000000001000000001011001110000000000010000000

.logic_tile 7 21
000100000001000000010000000111011011101111000000000000
000000000000100001000000000011101000011101010000100000
011010000000001111000000000011100000000000000100000000
000001001110001011000000000000000000000001000001000000
010010100000100000000111100000000000000000100110000000
110000000001000000000100000000001110000000000000000000
000000000000000000000000001011001101001101100000000000
000000000000010001000000000101011000110001100000100000
000000000000100111100011100111100000000000000100000000
000000000001000011000010110000100000000001000001000000
000010100001110000000000010000011100000100000000000010
000000001111110001000010110011010000000110000000000000
000010000000000101000000000000001110000100000000000010
000000000000000011100010110001000000000110000000000000
000000000100000000000000010000000000000000000100000000
000000000000000000000010011011000000000010000001000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010100000000000000000000000000000

.logic_tile 9 21
000000000000000111100110011011001101111000000000000000
000000000000001101000010011101101101111110000000000000
011010100000001111010111001001011011000100000000000000
000000100110000011100000001101001101011100000000000000
010000000000000101000111100001101110000000000011000011
110000000000000001100111000000100000001000000010000100
000000000000000111100111100011101110110000010000000000
000000001110001001000010001101111000110010110000000000
000000001111100111100111100101100000000000000110000000
000000000001110000000000000000000000000001000000000000
000000100000010111000110100101001111010111100010000000
000011000110100000100010001111001100001011100000000000
000000000000001001000111110101011111010100000000000000
000000000001011111000011100000001000001001000010100000
000011100000000000000000001001000000000000010000000000
000001000110000111000000000001101001000001110000000000

.logic_tile 10 21
000000000000000111000010110001011000001000000000000010
000000000000000000100011000101010000001110000001000001
011010000000001000000110100111111010001001000000000000
000001000000001001000000001001010000000101000000000000
010100000000010001100000000001001011010000000000000000
010100000000100000010010100000111011101001000000000000
000110100000010000000111101000001100010100100000000000
000001000010100000000100000111011110000100000000100010
000100000000111000000000011000000000000000000100000001
000100000001111011000011101011000000000010000000000000
000000000101010000000000000000001100000100000100000000
000000000000000001000010010000000000000000000001000000
000011100001011000000000011111001111100101100000000000
000011000000101101000011100011101111011001100000000000
000000000000000001000111000001101010001000000000000100
000000001010000001000000000001000000001101000000000100

.logic_tile 11 21
000000000000001101000000010001111101100000000000000001
000000000000001001010011000101011110000000000000100000
000000001100000101000000010001011000000000000000000000
000100000000000101000010100000100000000001000010000001
000000100000000111100000010000011010010110000000000000
000001000000000101100010100001001001010000000000000000
000000000000001000000111000011101000001001000000000000
000000001100000001000111101101010000000101000010000000
000000000000010000000000011101100000000001010000000000
000000000001000000010011101101101101000001100000000000
000010000000001101000011001000001110010100000001000000
000000000000000001100110001111011010000100000000000100
000110000000000101000111101000000001000000000000000000
000100000000000000000000001011001001000000100000000000
000000000100010111000000000111011001000010000000000000
000000100001100000000010000001011100000000000000000000

.logic_tile 12 21
000000000001010001100010100000000001000000000010000001
000000000000100101100010010001001011000000100000000010
000010100000000111100010110101011111110110100000000000
000000101100010111000111011111101000111000010000000000
000000000000000000000010000101001011000001000001000000
000000000001010111000110100111011001000010100000000000
000100100000001011100111111001101000011000000000000010
000001000100000101000110101001011110010100000001000000
000000000000001111000000011001011100111000000000000000
000001000000001101100010111011001111010000000000000000
000010100000010101000000001001001100011000000000000000
000100000000000000100010010101001100101000000000000010
000100001100001001100010001101101001000110000000000000
000100000000001101000011001111111010000010000000000000
000100000001010101100010001011000000000000010000000000
000000000001000000000000001001101110000000000000000001

.logic_tile 13 21
000000100001000111100000001011111011000100000000000000
000011100000100011100011110101101011001100000000000000
011001000001010111100110100000000000000000000100000000
000000100010100111000110110001000000000010000000000010
110011000100000000000010111101011001010000000000000000
110000001100000001000011100011001101111000000000000000
000000000000101101100010100111101110000001000011000000
000000000000001111000000001101101010100001010000000000
000000001000000000000000001101001010000001000000000000
000001000000000000000000000001101110010110000000100000
001000000001001000000111010001000001000001100000000000
000000000000100101000010001111001001000001010000000010
000000000000000101000010000000000001000000000000000000
000000001110000000000010001101001110000000100000000000
000000000010000001000010000001101000000010000000000000
000010101010000000000000000000110000000000000000000010

.logic_tile 14 21
000001000000000111100000000001011000000110000100000010
000000100000000000100010100000000000000001001000000000
011001000010000111100110000000000001000010100100000000
000000000000000000000100000011001000000010001010000000
000001001011011101000000011001101110001000000010000000
000000100110000011100010100101100000001101000000000101
000000101010000111000000010101000001000000000000000000
000001000110010000000011010101001110000000100000000000
000000000000001011000000001001111100001101000000000000
000000000000001101000000000101100000001000000000000000
000000000000000001000110000111001101000100000000000000
000000000100000000000000001101101101000000000010000010
000000000000001101100110000001100001000010100100000000
000000000100000101000000000000001110000001001000100000
010000000000000111100000001001001110000001000000000000
100000000000000001100000001101101010010010100000000000

.logic_tile 15 21
000010100000010011100011000111111011000100000000000000
000101000000100000100111100000011011101000010000000001
011000000000000111100000011000001001000000100000000000
000010100000000000010011000101011111010100100001000000
110000000000001001000110001101001101111000000000000000
110000000001001111100111101001011100111101000000000000
000000001000000000000011110000001010000100000110000000
000000000000000101000010010000010000000000000000000000
000000000001001000000011111001001111110000010000000000
000000000000100011000110000011011110110001110000000000
000000100001000000000000000011101011100000000000000000
000001000000100111000010001101101000000000000000000000
000000000000000000000010000111000001000001010000000000
000000000010001101000010001011001011000001100000000010
000101000011001111100110100111101100000000100010000000
000000000000010001100010110000101001000000000000000000

.logic_tile 16 21
000000001110000000000110011011011101000010000000000000
000000000000000000000010111001111110000000000001000000
011001001101000000000111111000000000000000000100000000
000000000000100000000011000101000000000010000010000000
010000000000001011100010100001011110000000000000100000
010000000000000011000000001111101100001001010000000000
000000000010001000010000001011001111100000010000000000
000100000000001011000010111001001100110000010000000000
000000000001110101000010000101101010000100000000000000
000000000000011011100100000011101010011100000000000000
000001000001010001000010000000011110000100000100000001
000010100100000000000000000000010000000000000000000000
000000000000000011100110100000000000000000000100000000
000000000000000000000100001101000000000010000000000000
000001000000000011100010000011000001000000000000000000
000000101000001101000010000011001111000000010000000000

.logic_tile 17 21
000000000000100011110111111000001010000010000000000001
000000100000000111000111101101000000000000000000000000
011000000010100011000000010001001011100100000000100000
000000000000010101000010001001001000011011110000000000
110000000000000111100000000101101011000001000000000000
010010100110000101000011000111101011010111100000000000
000010100001001000000010100001111110101001010000000000
000001001010000111000110010011011011010100100000000000
000000001110001101100110010111011110010100000000100000
000000000000000101000111010011101111011101000010000000
000000100000000000000000000000000000000000100100000000
000001001001000000000000000000001110000000000000000010
000000000000100001100110010000001100000100000100000000
000000000001010101000011110000010000000000000000000000
000000000000000000000110000001011001001101000000000000
000001000000000001000000000001111010001000000000000000

.logic_tile 18 21
000000000000000000000111101011011001101001010000000000
000010100000100111000011100101101011010010100000000000
011010100000000011000110001011111111111100000000000000
000001000000000000000000000001111001111000000000000000
110000000000100001000111111101111100100000110000000000
110000001111011101100011110011001010110000110000000010
000000000000100101000010110000000001000000100100000001
000001000000011101000110100000001111000000000000000000
001000000110000101100010000111101001000100000000000000
000000000010000000000100001001011110101000010000000000
000010101101011011100000000001011111000000100000000000
000001000000100001000010000011001011010100100000000000
000000001010000111000010000101000000000000000100000000
000000000001000000100000000000000000000001000000000000
000010100000000111000111000111001011010100000000000000
000000000100000011000110011101011110010000100000000000

.logic_tile 19 21
000000000010001000000000001111101100001001000000000000
000000000000001111000011100101111110000101000000000000
011000000001100000000000000000011100000100000100000000
000000000000100000000000000000010000000000000001000000
010001000000000101000110000000000000000000100100000000
010000100110000000100000000000001100000000000000000000
001000000010001001100000001011111111100000010000000000
000000000000000001000011001011011100101000000000000000
000000000000000000000010010011111110000001110000000000
000000000000001101000010001011101000000000100000000000
000000100000001011100011100011000001000011100000000000
000001000000000111100111101111101100000010000000000000
000000001110000101000000010000001111000110100000000000
000000000000000000000011000001011111000100000000000000
000000000000001000000111111101001011111000000000000000
000000000000000111000010001101101010111100000000000000

.logic_tile 20 21
000000000000100011000111011001011110111000000000000000
000000000001010000100111000111001111111100000000000000
011000000000001101010111100000001010000100000000000000
000000001010000111000100000000000000000000000000000000
010000001010000001000111000001101110110000010000000001
010010000000000000000000000101111011100000000000000000
000010000000000111000000000101100000000000000100000000
000000000110001001000000000000000000000001000000000000
000000000000001000000000001101101000111100010000000000
000000000000001001000010100001011101010100010000000000
000000000001000001000000010111111101110000000010000100
000010100000101011000011000111101111110010100010000101
000001000000101000000110100000000000000000100000000000
000010100001010101000010100000001010000000000000000000
000000000001000001000110001011101101101000010000000000
000000000000100001000010110011101000101001010000000000

.logic_tile 21 21
000000000000000001100010101101001000001111010000000000
000000000001000000100111110011011011011111110000000000
011010100001001000000111110000000000000000000000000000
000000000000100101000011000000000000000000000000000000
010000000000000001100011101001111110111000000000000000
010000100000000111100100001111101010010000000000000000
000000100000001000000000011011111001000000100000000000
000001000100001111000011111101111111101000010000000000
000000000000000000000111001011011111000010100000000000
000000000001010000000000000001111101101111010000000000
000010000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000010100000001000000010011111111000101000010000000000
000000000000000011000110100101111000000000100000000000

.logic_tile 22 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000011000000001000000000000000000000000000
000000000000000000100000000001000000000010000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100001000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000001000001110000010000100000100
000000000000000000000000001011000000000110001000000000
011000000000000111000000000000000001000010100100000000
000000000000000000000000000111001000000010001010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 22
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 22
000000000000000111100010101001001100110110000000000000
000000000000000000100000000001001111110101000000000000
011010100000000000000000001111011101000001010000000000
000000000000001111000000000011111110011111100000000000
010000000000000000000010000111111011100000000000000000
110000000000000000000000000111001101111000000000000000
000000000000000011100011100111101100000010000000000000
000000001110000001100110110000011001000000000000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000001000000010111011001001101000000000000
000000000000000001000010100001001010000100000000000000
000000000000001001000110101101101111111110110000000000
000000000000000001010100000101101011101101010000000000
000000000000001001100010000000011110000100000100000000
000000000000000001000000000000010000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000011000000100000100000000
000000000000001011000000000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001010000001000100000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000010000000000000000000000000000000000000000000
000000000001000101100000001111111101000000110000000101
000000000000100000000000001101001101010100110010000010

.logic_tile 3 22
000000000000001000000000000000000000000000000100000000
000001000000000001000000000111000000000010000000000000
011000000000000111000111110000000000000000100100100000
000000000000001111000011100000001010000000000000000000
010001000000000111000111100011011101010100100000000000
110000000000000001000100000011011011101001010000000000
000000000001000000000010100000000000000000100100000000
000000000000100000000010100000001101000000000000000010
000000000000000001000111000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000010000000000000000110011011101010101001010000000000
000001000000000000000010001101101111010110000000000000
000000101101000111000111100001111110000100000000000000
000000000000000000100011110001011111010100100000000000
000000000000000000000000011001111001100000010000000000
000000000000000111000011001001101110101000000000000000

.logic_tile 4 22
000000100000001001100111101101101100010000110000000000
000000000000001111000011100101011011100110110000100000
011000100000001011010111101111001010000010000000000000
000001000000001011000100000001100000001011000000000000
010000000100000111100010010000011000000110000000000000
010000000000101101000011111111011000000010100000000000
000000001110001001000010000011011010000000100000000000
000000000000001011000000001001111000101000010000000000
000000000100000000000110010001101011110000010000000000
000000000000000000000110001101111010100000000000000000
000000000000000000000000000001111010101000000000000000
000000000000000000000000001011011110011000000000000000
000000001100000000000010000111000000000000000100000100
000010000000100001000010100000100000000001000000000000
000010100001010001100000000000011110000000100000000000
000000000000000000000000000101001001000000000000000000

.logic_tile 5 22
000000000000101000000110101001101100010000100000000000
000000000000001111010010110111011010010100000000000000
011000001100101011100000000101111001110000010000000000
000000000000000101000010110101011010110000110000000000
010000000000001111100111010101000000000000000100000000
110000100000001111110111110000100000000001000000100100
000010001101000101000110100000001000000100000100000000
000000000000101001000010100000010000000000000000100000
000000000000100000000010001000000000000000000110000000
000000000001010000000000001111000000000010000001000000
000010000010000000000000011111011010110110100010000000
000000000000000000000010101111011001111000100000000000
000000000000001001100011100101111011000011110000000000
000000000001010001000000000001101101000001110000000000
000000000011011101100010011001101110000001110000000001
000000000100011101100010000111011110000011110000000000

.logic_tile 6 22
000000000000000000000000000000011010000100000100000000
000000000000000101000000000000000000000000000000000000
011010000000111011100110010011000000000000000000000000
000000001010001011000011010000100000000001000000000000
110000000000000101000000001000000000000000000000000000
000000000000000111100011100111000000000010000000000000
000000000001001000000000011000000000000000000100000000
000010000000100011000011001011000000000010000000000000
000000000000000000000000001001111001100000000000000000
000000000000000000000010111001101000110000010000000000
000000000000001000000011100111011100010100100000000100
000010100000000001000100001111101010101001010000000000
000000000000000000000110001101101010100001010000000000
000000000000100000000110001111111000100000000000000000
000010100001010101100110000101000000000000000100000000
000001000000100000100000000000000000000001000000000000

.logic_tile 7 22
000001000000001000000110110000001101010000000010000000
000000100010000011000110100000001111000000000000000001
011000000000000000000000000000001110000100000100100000
000000000000000000000000000000000000000000000010000000
010101000000000101100010000000000001000000100000000000
110100000000000000100100000101001111000000000000000000
000100001110111000000000000011001000000100000000000100
000000001110111111000000000000010000001001000000000000
000000000100001101100000000000000000000010000000000010
000000000000100011100000000011001001000000100000000000
000000000010000111000000001001011101010111100000000000
000000100000000001000000000101001111001011100000000000
000010101010001101000110110111001000010100000000000000
000001000010000111100111000000011000001000000000000000
000000000000010000000011111000001110000000000000000000
000000000000100000000111110011011111000110100010000000

.ramt_tile 8 22
000001000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000100001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000101000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 9 22
000000000000000000000110010001011000001101000000000000
000000000000000000000011110101110000001000000000000000
011000100001011111100010110000000001000000100000000000
000001000110100111100010000000001010000000000000000100
010010000000000001000010100000001010010000000000000000
010001100100000101000011101101001101010110000000000000
000000000001001111100000000011011000010000100000000000
000000000000101101000011100000111010101000000000000100
000000001011010111100000000011001011100101100000000001
000000000000100000000010000111011110101010100000000000
000000000010000000000010000011100000000000000100000000
000000000110000001000000000000000000000001000000000100
000000000000000011100000001001111011101001110000000001
000000000000000000100000000001011010010100100000000000
000010100000000001000000001000000000000000000100100000
000001000000000000100000001011000000000010000001000000

.logic_tile 10 22
000000000000100111010110110011001001000110100001000000
000010001001010000000110101101111000001111110000000000
011000100000001000000111101000011101000000000000000000
000001001100000011000000001101011010000110100000000000
110000000000101001000011100101001010010100000000000000
100000000001010111000110100000011001100000010010000000
000000100000001111100010010011011110000000000000000000
000001000100000101000010000000010000000001000000000000
000000000000000001100010011011011000000000000000000000
000010100100000111000111111101011111001001010001000000
000010000000000111000000001011001010110001100010000000
000000000000000000010011100011101110011011000000000000
000000000000001111000110001111101110110010110000000000
000000000000000011000011100101111110101001010000000000
000000000010000000000010010000000000000000000100000000
000010000100000000000010010001000000000010000001000000

.logic_tile 11 22
000000100000001000000111101111001011000000000000000000
000001000000001001000010100001101011000001000001000000
011000000000001000000111101000000000000010100100000000
000000000000001001000000001001001001000010001010000000
000000000000000111100010100111101110001000000000000100
000000000110001111110000001001001010001001010000000000
000010000001000000000110000001001010000000010000000000
000001000000000000000000001011101110000110100000000001
000000100000000101000010110111101110001000000000000000
000000000000000000000010110101001111001001010010000000
000001000000100000000000000111101100000010000000000010
000010101101000000010000000000011100000000000000000110
000001000000000000000010100001100001000010100100100000
000000100001010001000111010000101111000001001000000000
010001000000000111000111100001001010000000010000000000
100000000100000001000100000111011101100000110000000000

.logic_tile 12 22
000000000000000101000111110001101110000110000100000100
000010000000001111100111110000110000000001001000000000
011000000100001101100011100001111101101100100000000000
000000001010101111000110101001011110001010110001000000
000010000000010000000010001101111010100001010000000001
000000000000000000000010001001101111000000000000000001
000000000000000000000000011111101011100000000000000000
000000000000000111000010001011011000110000010000000000
000001101010001011010000010101011001101000000000000100
000011100100011011100011100111101111011000000000000000
000000000000100111000111001011001100011100100000000100
000000000000000001100010011111011000001100000000000000
000000000000100111100110101011101100101011010000000000
000000000001001001100011110011001000001111000000000000
010000000000000011000111010001000000000001000000000000
100000000000000011000010100111100000000000000000000000

.logic_tile 13 22
000010000000000111100111100101011111101001110000000000
000000000000000101100010001001101011101000010000000000
011001000000100011100111100011111001001001000000000000
000010100001001101100010101011111010010100000000000000
010000001100000000000111110001011100101001010010000001
110000000000000111000111100011001000101001000000000000
000000000010001000000011111001111100001001000000000000
000000000000001001000011110101010000001010000000000000
000001000000001000000010100001011001000000000010000000
000000000000000111000100000000111101000000010000000000
000000000000000001000000000000000000000000000100000000
000000001000000001000010010101000000000010000000000100
000000000110000111000011000000000001000010000000000000
000000000110000000000000000111001100000000000000000000
000010100000010000000011101111101111100000000000000000
000001000000100001000000000001111011110000100000000000

.logic_tile 14 22
000000001100001011100011101001001110101001110000000000
000000000000000101100000000101111100010100100000000000
011010000010000001100000000000011101010000100000000000
000001000110000111000000000101001011010100000000000000
110001000000001000000010000000011110000100000100000000
010010000000001011000000000000000000000000000010000000
000001100000000001000111001001011110001001000000000000
000011100000000000000110110001000000001010000010000000
000010000000101000000000011000011001010000100000000000
000001000001001011000011010111001011010100000000000000
000000000001111000000000000111011100111000000000000000
000000000100000001000010001001111111111101000000000000
000000000000001000000110110000001111010000000000000000
000000000000000001000110110001001110010110000000000000
000000000000000011000000000001101010111000100000000000
000000000000000101010000001111011000111100000000000000

.logic_tile 15 22
000000000000000011100110111001100001000001110000000000
000000000000001101000011011001101000000000100000000001
011000001010001111100111010001001101010110000010000000
000000001110100101100010100000001000100000000000000000
010000000000001000000111000000000001000000100100000100
110000000010100111000100000000001110000000000000000100
000000000000000111100110110011101110001001000000000000
000010000000000101100011100101011000000010000000000000
000000000000000000000000001000001000010000100000000001
000000000000001101000000000101011100010100000000000000
000011000100000000000000001000000000000000000100000100
000000001110000011000011101111000000000010000000000000
000000000000000001000111101101111110011001110000000000
000000000000000000100000001011101110010110110000000000
000000000000000011100000001001011010001000000000000000
000000000000001111100010010101110000001110000000000100

.logic_tile 16 22
000001000001011101100010111000000000000000000100000001
000010000010100101000011010011000000000010000000000000
011000000001001000010110100111101110010000110000000000
000000000000110101000011100001111101000000010000000000
010000000000001001100010000011111110010000100010000000
110000000000010011000000000101011001000000010000000000
000000000010010000000000000011101100001001000000000000
000000000100000000000000000101100000000101000000000010
000000000000011101000010001001000001000001000010000000
000000000000100111100000000001101111000001010000000000
000000000000000001000010000001011110001010000000100001
000000001010001101100011110011010000001001000000000000
000000001110100000000110001001100000000001010000000000
000000000000000000000000001001101100000010010010000000
000000000000000000000011011000000000000000000100000001
000000000000000000000010101011000000000010000000000000

.logic_tile 17 22
000000001100001000000000000011101011011111100000000000
000000000000000111000010101111011010011111110001000000
011000000000000000000000010011000000000010100110000000
000000000000000000000011110000101110000001001000000000
000000000001000000000000010111101100000100000000100000
000000000000001111000010000000010000000001000000000000
000000000001010001100000000000000001000010100100000100
000000001010000101000000000111001010000010001000000000
000010000001110000000111010111000001000010100101000000
000001000000000000000111000001001001000011101000000000
000000000000000011100010000111011101000011100000000000
000000000110000001100000001011101110001011110000000000
000000000100000001000010000011101111000001000000000000
000000000000000111000010001001111110001011110000000000
010100000000101001000000000000001110000010000000000000
100000000000001011100000000101000000000000000000000000

.logic_tile 18 22
000000001000000000000111011011101101101111000000100001
000000001110001101000110000011011110101111010011000001
011010000000010011100000001111001100100000010000000000
000001000110001101100000000001111111101000000000000010
010000000000000000000010001111011111010000100000000000
110000000000000111000100000101011011101000000000000000
000000000000000011100111100001001000000000100000000001
000000001000000000000100000000011010000000000000000000
000001000000001000000111001111001110101000000000000000
000000100000000001000010000101011101010000100000000000
000010100000001001000000000011111000000100000000000000
000001000000001111000010001001100000001100000001000000
000000000000101000000111010000000000000000000100000000
000000000001011011000110100011000000000010000000000001
000000000000000001100000011101101111000001010000000000
000000000000000000000011011111111000000001100000000000

.logic_tile 19 22
000000000000000001100111100000011000000100000100000000
000000000000000101100110110000000000000000000000000000
011000000000000111100010101101011010101001010000000000
000000000000000000000010111011101101010010100000000000
010000000000000101000010110000000000000000100100000000
010000000000001101100111100000001111000000000000000000
000000000000101001000110010011011100101000010000000000
000000000001011011100011111001011000000100000000000000
000000000000001111000110000011111001001001100010000000
000000000000000001100000000101011110001001010010000000
000000000000000101100111110101111001110000110000000000
000000000110000000000110010011111010110000010010000000
000010100000000000000111001101001010110011110000000000
000000000000000000000100001111011000100001010000000000
000000000000100101100110101011011101101000010000000000
000000000001000000100010011101011111000100000000000000

.logic_tile 20 22
000000000000000000000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000011011100110000101100000000000000000000000
000000000000000001100111100000000000000001000000000000
010000001010000000000010011111101001001000000000000000
110000000000000101000011011001111101001110000000000000
000000000001000001000010100000000000000000100100000000
000000000100000000000100000000001110000000000000000000
000000000000010001010000000111111101000001110000000000
000000000000100000000000001111001001000000100000000000
000000000000000111000000000111111010110011110000000000
000000001000000000000010000101111011100001010000000000
000010100001010000000110011011011001010100100000000000
000000000000101111000010000001011110010110100000000000
000000000000000011100110101001011010010100100000000000
000000000000001001000011100001101111101001010000000000

.logic_tile 21 22
000000000000000001100010001001111110000000100000000000
000000000000000000100100000011111011010100100000000000
011000000000001000000010010000000000000000000000000000
000100000110001111000110000000000000000000000000000000
110000000000001111000010100000000001000000100100000000
110000000000000001000100000000001110000000000000000000
000000000000001000000010001101001011101000010000000000
000000000000000001000100000101101110010101110000000000
000000000000000000000000000111001001111100010000000000
000000000000000000000000000101111000101000100000000000
000000000000001000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000000000000000000010001111011111101000010000000000
000000000000000000000010101101111000000000100000000000
000000000000011111100000010001100000000000000000000000
000000000000000101000010010001101010000010000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001010000100000100000000
000001000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001001011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 23
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
010000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000001100000010000000000000000000000000000
000000000000000000100011010011000000000010000000000000
011000000000001001100000000000000001000000100100000000
000000000000000001000000000000001110000000000000000010
010100000000000111000111110000000000000000000100000000
010100000000010000000010000111000000000010000000000000
000000000000000000000000001001101111101001010000000000
000000000000000001000000000011011000010010100000000000
000000000000001000000000010001011011100000010000000000
000000000000001101000010001011001100010000010000000000
000000000000000001000110000101011101000001010000000000
000000000000000001000000001111101010000001100000000000
000000000000000111100010010011101110010111100000000000
000000000000000000100010101101111100010001100000000000
000000000000001000000000000101001100111001010000000000
000000000000000111000000001101001000010001010000000000

.logic_tile 2 23
000000000000000111000110110000000000000000000000000000
000000001000000000100010010000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000000000110100001000000000000000100000000
010000000000000011000100000000000000000001000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000100000001000000110000000000000000000000000000000
000000000000000101000111110000000000000000000000000000
000010100000000000000000000000001010000100000000000000
000001001110000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000011001000101011010000000000
000000001110100000000000001011011001001011100000000000

.logic_tile 3 23
000000001000000001000010110011100001000000000000000000
000000000000000101000111111011101100000010000000000000
011000000000001000000011110101011001010010100000000000
010000000000000111000011110001111001100000000000000000
010000000000000000000010001101101010100000010000100000
010000000000000000000011110101011111101000000000000000
000000000000001111100000000001100000000000000100000000
000000000000001101100000000000000000000001000000000000
000000000000000000000000001001001000010100000000000000
000000000000000000000010011001011000010000100000000000
000000100000001000000110000000000000000000000100000000
000001000100000001000000001111000000000010000000000000
000000000001000000000110000101111001010110000000000000
000000000000000000000010011101011010010000000000000000
000000100000000000000000000001101110101000000000000000
000001000000000000000000000001111011010000100000000000

.logic_tile 4 23
000000000000100000000000001101011101001101000000000000
000000000011000000000000000101001101001000000000000000
011010000000100011100110101111111101100110110000000000
000000000000000000000100001001001000010000110000000000
110000000000000000010010010000000000000000000100000001
110001000000001101000111101011000000000010000000100000
000010100000000001000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100110000000
000000000000000000000011100000001011000000000000100000
000010100000000101000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000101001000000000000000000000000000000000000000000000
000000000000010101000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 5 23
000000000000001000010110010000001100000100000100000000
000000000000001101000111110000010000000000000000100000
011000000000010000000110100111000000000000000100000000
000000000000001111000000000000000000000001000000000001
110000000000000000000000011011111010111111100010000001
100000000000000000000011010001001000101001010001100100
000000000000000000000000011011101110101001010000000000
000000001010100011000011011111011011010100100000000000
000000000000001000000111010001101110100000010000000000
000000000000001011000010001001111100100000100000000000
000000100000001111000000010011000000000000000110000000
000001001010000001100010110000100000000001000000000000
000001000000100101100110111101111000101000000000000000
000010100000000000000110111011111001100000010000000000
000010000000100000000000010000000000000000000000000000
000000000000000000000011001001000000000010000000000000

.logic_tile 6 23
000100001000000000000000010000000000000000100100000000
000100000000000000000010010000001110000000000001000000
011000000000010000000000010001001010110011110000100001
000000000100100000000011111101111100100011110011000100
110001000000100011100010010000000000000000000000000000
110000100001010000000011110000000000000000000000000000
000000000000100000000000000001100000000000000100000000
000000001010010000000000000000100000000001000000000100
000000100000100001000000000000000000000000100000000000
000001000001000000000000000000001010000000000000000000
000010100110000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000001000000000001100011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100100110000000000000000000001000000100100000010
000000001010001001000000000000001110000000000000000000

.logic_tile 7 23
000000000010001000000111000011101000011100000100000000
000000000000100011000010100001111001101000000000000000
011000100000000111100111001001001010000000010100000000
000001000000001111100100000001001110010110100000100000
010000000000001011000011100111101101010000100100000001
110000000000100111000100000001001011110000010000000000
000000100000000101000010100001011001010000110100000000
000001000000010000000010100101001111010000100001000000
000100001100011001000010010000000000000000000000000000
000100000000000111100111010000000000000000000000000000
000000000000000000000011101001001100001000000100000000
000010100100000000000100001101001101010110100000000100
000000000000000000000111100001100001000000100010000000
000010100000000111000000001011101010000000110000000000
000000000000000000000000010111000000000000000100000000
000000001010000001000010000000100000000001000000100000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 9 23
000000100000000111000111001111011101000000100001000000
000000000000000001100100000001101001000000110001000000
011000000000011000000000001000011100000000100000000000
000000000000001111000010110101001110010100100000000000
010000000000000111100111110000011010000000000000000000
110000000001010101100111010001010000000010000000000000
000000000000001000000111100000011110000100000100000000
000000000100000001000010000000010000000000000000100000
000001000000000000000000001101001000101001110000000000
000000100000000000000000000111111010101000010000000000
000000001010001011100110000001011001000100000000000000
000000001011000011100000000101001011101100000000000100
000000000000000011100000010001011100001001000010100000
000000000000000001100010000111010000001000000000000000
000000000000000001000111101001011010000100000000000000
000000000000000000000011101111011010101100000000000000

.logic_tile 10 23
000000000100010101100010000000000000000000000100000000
000000001100100000000110110101000000000010000010000000
011011000000010000000010010111000001000001000001000000
000101000000100000010110110111001010000010100000000000
110000000001000111000000010111101011010111100000000000
110000001011100000100011110111011011001011100000000000
000000000010000000000111101000001000010000100000000000
000001001100000111010100000011011000010100000000000001
000000000001010000000000010001011100000000100000000000
000000000000100000000010010000001101101000010000000001
000000000001000111000000000001111100000100000011000100
000100000000000001100010000000101001000000000000100000
000100000000000001100011110111011001000000000000000100
000100100000000001100010000000111110001001010000000000
000100000000000011000000000000011100000100000100000000
000001000000000001000000000000010000000000000000000100

.logic_tile 11 23
000000000000001011100110010011011101010100000000000000
000000000000000011110111100000001000001001010010000000
011000000001101000000011111001001100000110100000000000
000000000000010101000111000101011110001111110010000000
010100000000001101010111010001101111010111100000000000
110100000000001011100010000001101101000111010000000000
000101000000001101000000000111011110000000010000000000
000000001011000011110011100001101101101000010000000000
000000101000000111000010010101011010000001000010000000
000011000100000001100010100011110000001001000000000000
000000000000001111100000010101011101011100000110000000
000000000000000001100011000101001111101000000000000000
000000000000000000000110101111001001000010110000000000
000010100000000111000010011111111001000010100000000000
000010100010000111100010011101101000001001000100000100
000000000000000001100110100111011010101001000000000000

.logic_tile 12 23
000000000000000000000111000001011001000111000000000000
000000000000000000000100001101101000001111000000000000
011000000000001011100010100000000001000000100101000001
000010100000000011000110110000001110000000000001000001
010000100000001000000110000101100000000000000101000001
000001000000001101000010000000000000000001000010000001
000000001010011011100000010000000001000000100000000000
000000001010111101000010111101001011000000000011000011
000110000010000000000111001011000001000010100000000000
000000000000000000000100001111101101000010000000000000
000000000000000000000000010000000000000000000110000000
000010000001010001000011010101000000000010000001100000
000000000000000000000110111111111000000001000000000000
000000000000000000000010100011101111101001000000000001
010001000000000000000111000101111001110100000000000000
100010001000001001000110011111011001000100000001000000

.logic_tile 13 23
000000000000000101000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
011000001000000111100111100011111010000000100000000010
000001001010101001000000000001111101000000000001000000
110011000101000001100010001001101101111111100000000000
010000000000001111100000000011001111101001000000000000
000000000000000000000010101000011001010010100000000000
000000000000001111000010000011001110010000000000000010
000001100000000111000010100000011001000100000000000000
000011000000000000100010001111011000010100100000000000
000000000001100011100010011101001111111000000000000000
000001001010100001000010001101101101111101000000000000
000000001110110001000110100001111110000000000000000000
000000000000000000000000000101010000001000000000000000
000010000110000000000111000000000000000000100100000000
000001000010000001000111100000001010000000000010000000

.logic_tile 14 23
000101000000100111000000001011101110110010100000000000
000010000001011101100011001001101110110000000000000000
011000000001001001100010100101111111111000000000100000
000000000000000111000010110001111011111110000000000000
010000000000100111110011100000000000000000000110000000
110000000101010000100000000101000000000010000000000000
000000000110000101100111011101101100001001000000000000
000000000000101101000111001001010000001010000000000000
000000000000000000000111000000011110000100000100000000
000010100000000000000011000000000000000000000000000001
000010000000000000000011100001001000010100000000000000
000000000000000000000000001111011101011000000000000000
000000000000000001100000000011111011010100000000000000
000000000000000001000010011011101001101110000000000000
000000000000001011100010001111111000001000000000100000
000000000000000101100100000001000000001100000001000000

.logic_tile 15 23
000000100000101011100010111000011110000100000000000000
000001100111011111100011000011010000000000000000000010
011000000011010011000111110000011000000000000000000000
000000000000101001100010100111010000000010000000000010
010010100000100111000011110111101011001001000100000000
010001000000011111000110010101011010101001000000000001
000000000000100011100000001011011000110001000000000000
000000000101010000000010101101001010100001010000000000
000000000000001000000000001001011000100011110010000001
000000000110001101000000000101101111010111110010000100
000000000000000000000000000001001011000100000100000000
000001001010001101000010000001011001001100000010000000
000000000000011000000110001001011000011100000100000100
000000000000001011000000000101101111101000000000000000
001000000000001000000000010011100000000000000100000000
000000000000001011000011000000100000000001000000000010

.logic_tile 16 23
000000001100001111100110010001000000000000000100000000
000000000001011011100011000000000000000001000010000000
011001000000001000000000000011111110111001010000000000
000000000000010111000010100111001010100110000000000000
010000000001010111000111100011111010000100000000100000
010000000000000001000111110000111000001001010000000001
000000000000001000000111101011101010110110100000000000
000001000000000101000010001111111111111000010000000000
000000000000100001000010000101100000000000000100000000
000000001101000000100000000000000000000001000000000000
000000000000100000000010011001111000010000110000000000
000000000001001101000011100111011011000000100000000000
000000000000000000000111111001001100000000000000000000
000000001110001111000110001111111010001001010000000000
000000000000000001000010011111011010001001000000000000
000000000000000011000011110111111100000001010000000100

.logic_tile 17 23
000000001110000111000000010101111111010110000000000000
000000000000000000000011000000001101000001000000000000
011000000010001101100111000101011010000110100000000000
000001000000000111000011110000101101000000010000000010
111001000000001101100011100001111011000110000000000000
100010000000001001000000000101101101101011110000000000
001000000001001111100000010000000000000000000100000000
000000000000000011100010100101000000000010000000000000
000000000000000001000010001011101100100000000000000000
000000000000000000100010000001101101000000000000000000
000000001001011111000010010000001000000100000100000000
000000000100000001100110100000010000000000000010000000
000000000001010000000000000001111011000100000000000110
000000001100000000000000000000011100000000000000000000
000000100000001000000000000000011001010000100000000000
000001000000000011000000000001011100000000100010000000

.logic_tile 18 23
000000000010000111000110101001111000100000010000000000
000000000001110001000000000001011000010100000000000000
011000000010001111000111100000000000000000000000000000
000001000110000111000100000000000000000000000000000000
110000000000101111000110101001011001100000010000000000
010000000001000011100000000111101000010000010000000000
000000000000010101100111100111111011010111100000000000
000000000000001011000011100001111101000111010001000001
000010000100000000000000010101111101010111100000000000
000001000000000000000011010101011111001011100000000000
000000000000000111100010001101011110101001000000000000
000000000000000000100000001101101010010000000000000000
000000001000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000010011100010001001011010101000010000000000
000000000000000000000000001101001010000100000001000000

.logic_tile 19 23
000000000000000000000010110001001010000100000000000000
000000000000001011000110101001100000000000000000000000
011000000010010000000000001101111011101001010000000000
000000000000001001000000001101101110010110000000000000
110000001100001101000010010000000000000000000000000000
010000000000001111100111110001000000000010000000000000
000000000101000101100010110101011110010000000000000000
000000000000100000000110011101101100010110000000000000
000000000000000111000000000111000000000000000100000000
000110000000000000000010000000000000000001000000000000
000001000000000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000111111000000001101011100001000000000000000
000000000000111001100000000001101110001101000000000000
000010100000000111100000000000001010000100000100000000
000000001000000001000000000000000000000000000000000000

.logic_tile 20 23
000000000000000111100000010101111010010000000000000000
000000000000000000100010001101011111010110000000000000
011110000000001001100000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
110000000000001111000111100011001101010000000000000000
010010100000000001000100001101101001010010100000000000
000010000000010011100000011111111010000001110000100000
000001000000000001000010000111001010000011110000000000
000000000000001001000111011101111100101000010000000000
000000100000001011100011100001001111001000000000000000
000000000001000101000000000011011001101000000000000000
000000001000000000000000000011001100100000010000000000
000000000000000000000111000001000000000000000100000000
000000000000000000000110010000000000000001000000000000
000000000000001111000000001101001000001101000000000000
000000000000000001100000000001011111001111000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000001000100000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000011011000110100100000010
000000000000000000000000000000001000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
010000000000000000000111000000000000000000000000000000
110000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000000000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000111000011000001000000000000000100000000
000000000000000001000111000000000000000001000000000100
011000000000000011100010110000000000000000100100000000
000000000110000111100111110000001111000000000000000000
010000000000001101000010100001101001010100100000000000
110000000000000011100010111001111100101001010000000000
000000000001010111000010110111111011010100100000000000
000000000000001101000011100101001010101001010000000000
000000010000000000000000010101101111000001010000000000
000000010000000000000010000001101001000010010000000000
000000010000001101100000001001001111010000000000000000
000000010000000001000000000001001011100001010000000000
000001010000001001000000001011111111100100010000000000
000000110000001001000011101101011000010100100010000010
000000010000001001100000001101001100101011010000000000
000000011110000101000010000111011011000111010000000010

.logic_tile 3 24
000000000000001101000011110111001001100001010000000000
000000000000001111000011110001111010010000000000000000
011000000000000000000000000000011000000100000100000001
000000000000001011000011110000010000000000000000000000
010001000000000000000110100101111111100000000000000000
100000000000000000000011101001001110110000100000000000
000000000000001101000111100000001110000100000100100000
000000000000000111000110100000000000000000000000000000
000100011100000101000000011101100000000000000000000000
000000010000010000000010000001101101000010000000000000
000000010000000000000110000111101011111100000000000000
000000010000000000000000000001111101110100000000000000
000000010001010111100000010000001100000100000100000000
000000010010000000000011100000000000000000000000000000
000000010000000001100010000001011011100000000000000000
000000010000000001100000001101111110111000000000000000

.logic_tile 4 24
000000000000101101000000000000000001000000100100000000
000000000000001001100000000000001001000000000000000010
011000000000001011100110010000000000000000000100000000
000000001100000111100111111101000000000010000000000100
010100000000000000000111011111011001100000010000000000
110100000000000000000010011111011000101000000000000000
000000000000000000000010001001011011100001010000000000
000000000000000000000000000111011100010000000000000000
000000010000000000000000001111111001101000010000000000
000000010000000000000000000001011011001000000000000000
000000010000000001100000001111011011010000000000000000
000000010000000000100000000111011000100001010000000000
000100011110000001000000000001000000000000000100000000
000100010000000001000000000000000000000001000000000000
000000010000000000000010000111101111010100000000000000
000000010110000001000000000111101000100000010000000000

.logic_tile 5 24
000000000000000000000000001011111011101111010000000000
000000000000000000000010100011111000000001010000000000
011010000001001011100111101001111011000000010000000000
000100000000100001100000000011001011000001110000100000
110101001100000001100110010111111000111011110000000000
110100100000000000110111000011101110100011110000000000
000100100000000001000000010000001100000100000000000000
000011100000000000000010100000000000000000000000000000
000000010000101101000000000000001100000100000100000000
000000010000001101100000000000000000000000000000000000
000000010000000101100110000101000000000000000100000000
000000010110000001100000000000000000000001000000000000
000100010000000001100110100000000000000000100100000000
000110110000000000110100000000001001000000000000000100
000111010010100000000000011101011100010100110000000000
000000010100000000000010111001101011100100110000000000

.logic_tile 6 24
000000000000100101000110111011101010000000010011000000
000000000001010000000110100101111001010110110010000010
011000000101000011100111011101011000110000010000000000
000000000000000000000011111101011110100000000000000000
010000001110000111100111000000001110000100000100000000
110000000000000000100110110000010000000000000000000010
000010000101110001100110011001101011100000000000000000
000001001010000001000011001111101000110000010000000000
000000011110100001100000000001000000000000000100000000
000000010001010000000000000000000000000001000000000010
000010111011010000000011111111011011101110000000000000
000000011010000001000110000101111001011110100000000000
000000010000001101000110010111011011010000000000000000
000000010000000011100110010111011100010010100000000000
000010010011000000000000000011100000000000000000000000
000000010000100000000011101001101100000010000000000000

.logic_tile 7 24
000010100001010000000000011000000000000000000100000000
000000000000101111000011110011000000000010000000000001
011000000010001111000000001101101110100100110000000000
000000000000001101100000000001101011001110010010000000
110000000000000011100110010101100001000000100000100000
010000100000000101100011101101101000000000000000000000
000000000000101111100011111101001000000010000000000000
000000000000000101100110000111011010101001000000000000
000001010000000001100000001101011100000101010000000000
000000110001000000100010001011001000001011110000000100
000001110000001001110000001101111100100001010000000000
000001010000001011000010000101011110110101010000000000
000100010110001111100000000111011110101000000000000000
000000010001010111000000000001001001100100000000000000
000000010000001000000000000000000000000000000100000000
000000010100011001000000000011000000000010000000000000

.ramt_tile 8 24
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000100100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100000000000000000000000000000000
000010110000000000000000000000000000000000
000000011100010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000001010001111000000000000011000000100000100000000
000000000000001111000011000000000000000000000000000100
011000000000000111000000001101111010010111100000000000
000000000000000101100000001011011011000111010000000000
010100000000111001000000010001011111010000100000000000
010101000000101011100011010000001000101000000000000000
000000000000000001000111010111001110000100000000000000
000000000000001101100011010101100000001100000000100000
000001010000000000000000011000000000000000000110000000
000010010000010000000010001011000000000010000000000000
000000010011010000000011100101001101010000100000000000
000100010000000000000111110000011011101000000010000000
000100010000000001100011100111011010010100000000000000
000110010000000000000111110000101000001000000000000000
000000010000101000000111100111100000000000000100000000
000001010000000101000000000000100000000001000001000000

.logic_tile 10 24
000010001100001000000110011000000000000000000100000000
000011100000001011000111100011000000000010000000000100
011000100000001001000000011001101101010111100000000000
000001001010000111100011100101111000001011100001000000
110001000000000111100110010111101110010000000000000000
110000100000000111000011110000011011100001010000000000
000011000001010011100111101001111111101101010000000000
000000000100000001100110110011011111101000010000000000
000010011100000000000011000011101010111000000000000000
000000010001010000010011000101011000111110000000000000
000000010000001011000011101101111011010000100000000000
000000011000101111000100001101101101100000100000000000
000000010000101111000011111001001110000100000000000010
000000010000010101100111010111101001000000000000000000
000000010001001001100010000111011010000001010000000000
000000010000100001000010000101011101001001000000000000

.logic_tile 11 24
000001001100001011100011111111111010111100000000000000
000000100001001101010111110111111110111000000000000000
011010000001011000000110100101111101000001000000000000
000000000000001111000011110101011001000110000000000001
110011001110001001100110001111100000000001000000000000
110000000000001001110011111001001101000011010000000011
000000000000001111000110101001011010010111100000000000
000000000010010111010110100011111101001011100000000000
000001011100000000000011001101011010000010000000000000
000010110001000000000011001111101000000000000000100000
000000010100000011100111010101000001000001000010000000
000000010100000000000110000111101101000001010000000000
000010110000011011000111101001001110010100100000000000
000001010000100111100110000001011010000100110000000000
000001010000000101000010010000000000000000100100000000
000010110000000001000011010000001001000000000000100000

.logic_tile 12 24
000000000000000111100110010000000000000000100100000000
000000000110000000100011010000001111000000000010000000
011000000000010111100000000101101010000000000000000000
000000000000000101000000000000111101000000010001000000
010101000010001101000110011001001110111000000000000000
010100000000000011100111110011011101111110000000000000
000100000000101101000110100011100001000001100000000000
000000000001011011100100001101101000000001010000000010
001000010000001000000011000101100000000000000100000001
000000010000000101000111110000000000000001000000000000
000000010000001000000000010101011010110010110000000000
000000011010000111000011001001001110010110100000000000
000000011000101000000010101000000001000000000000000000
000001010001000111000010000001001110000000100000000000
000100010000000001100000000000001100010000100000000000
000000010000000000000000000101001101010110000000000000

.logic_tile 13 24
000001000000100000000110011001011100001001000000000000
000010100001000000000110100101110000000101000000000000
011000000000000101000000000101000000000000000100000001
000000000000100101100000000000100000000001000000000000
110001001010001000000010101101001101000001010010000000
010000000000001111000110001011011000001001000000000000
000001000000000001100000001101100001000000010000000000
000000100000000000000000001011001000000001110000000000
000000010000000000000110000101011101111000100000000000
000000010000000000000011101111101100111100000000000000
000000011010001001000010000111001000001000000000000000
000001010000001011000010000111010000001101000000000000
000010010001010101100010001000000000000000000100000000
000001010000000001000100000111000000000010000010000000
000000010000001111000000000001000001000000010000000000
000000010000000001000000000111101110000001110000000000

.logic_tile 14 24
000000000000000101000000001000011101000100000000000000
000100100000000000100000001101011111010100100000000000
011010000000101101010000000101011001111000100000000000
000000000110001011100011101101101011111100000000000000
110011000000000001100010010101100000000000000100000000
110010000000000000010011000000000000000001000010000000
000000000000011111100110110101101111011111110000000000
000000000010001001000011110001001100001111110000000000
000001011010010011000011101101011110101101010000000000
000011010010100000000011101011111011010100100000000000
001000010000000001100110001101101101010111100000000000
000000010000000000000010000111011000001001010000000000
000000010000100001000111100011001011000100000000000000
000000010001010000000000000000111001001001000000000000
000001010000001001100110100111101010001000000000000000
000010110110000111100110010011000000001101000000000000

.logic_tile 15 24
000000000000000000000000011001111000001000000000000000
000000000000000000000011101001010000001110000000000000
011000000001000111000110110011011011000110100000000000
000000000000000101000011000011111101000100000000000001
010000001010000111100000000101001111000001010010100000
010010100000000001100010110111001010001001000000000000
000000000001000001000110111000001100000110100000000000
000000000000000000100111100111001111000000100000000000
000000011110001011000000001000000000000000000100000000
000000010000001101000010000001000000000010000000000000
000010010000010001100110011111101011001000000000000000
000001010000001101000011100111101011001110000000000000
000000010000001001000000000101001111001001000000000100
000010110000000001000011100111001100000001010000000000
000000010000001111000010001011111110111101010000000000
000000010000000111100000000011101011111100010000000000

.logic_tile 16 24
000000000000101101100000010000001101000000000010000000
000000000001001001000011111111001011010000000010000000
011000000000001111000110010000011100000100000100000000
000000000110000101100011100000000000000000000000000001
010000000000000001110111100011111001010111110000000000
010101001100010000100010111011011110011111110000100000
001000100001001000000010010001101111000000100000000000
000100000000011111000111010000001101101000010000000000
000000010000000001100110010011001110001010000000000000
000000010000000000100010100001101011001001000001000000
000010010000001001000111100011111000010001110010000000
000000010110001001000010000001111011010111110000000010
000000010000000001000011000001100000000000000100000000
000000010001011111000000000000000000000001000010000000
000000110000000111100000001101011111010111000000000000
000001010000000000000000001101001010001111000000000000

.logic_tile 17 24
000000000001010001000011101111001001000110100000000000
000000000000001101000011100001111100000100000000000000
011000000000000000010000011001001101000000010000000000
000000000010001001000011011111011110000001110000000000
110000000000001111000110001101101100100111000001000000
110000001100000011000010101001111110110010010000000000
000100100000000101000010100101111101111001110000000000
000001000000001001100011110001001010101000000000000000
000000010001010000000011100000000000000000000100000000
000001010001100111000111100011000000000010000000000000
000000010000001101000000001001001010001001000000000000
000000010000000001100000000111001111000101000000000000
000010110000000001000010010111001010011111100000000000
000101010000001001000011111001011011111101010000000000
000000010000001111000000010111111011010100000000000000
000100010001001001100011110101011100111000000010000000

.logic_tile 18 24
000000000000000000000000010000011000000100000100000000
000000000000000000000011010000010000000000000000000001
011010000000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000001000000000110100000001110000100000000000000
000000001010100000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010001010000000000000000001110000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100101100000001000000000000000000100000000
000000010001000000000000001101000000000010000000000001
001010110001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
011000000000010001000010110111111101111110110010000000
000000001000100000100011111111101000111001110010100111
010000000000000011100011100000000000000000000000000000
110010100000000000100000000000000000000000000000000000
000000000000001101100010110101101101000000010000000000
000000000000001011100011101011001011000010110000000000
000000010000000000000110100101111001111001100000000000
000100010000000111000000000011011010110000010000000000
000000010000000000000000001001111011000000010000000000
000000010100000001000000000101111110001001010000000000
000001010000000000000110110000000000000000000000000000
000000111110000000000011000000000000000000000000000000
000000010011001000000111001111011001000001010000000000
000000010000000011000000001101111110000001100000000000

.logic_tile 20 24
000000000000000101100000001111101110000000010000000000
000000000000000000000000001101001011000010110000000000
011000000000001000000110000000000000000000000000000000
000001000000101111000000000000000000000000000000000000
010000000000000000000011101011101110000001000000000000
100000000000000000000100000011111100010110100000000000
000000000001000000010110010001100000000000000100000000
000000000000100000000010110000000000000001000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000011010001101000100000000000000000000000000000000
000000010000001001000000010101111000001101000000000000
000000010000000111100010101101111110000100000000000000
000000010001010000000000000000000000000000000100000000
000000010100000001000000000001000000000010000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000000000000000000000100000000
000000000010000000100000001111000000000010000000000000
110000000000000101000000000011111001100000010000000000
110000000000000000100000000101101011010000010000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000111000111000011011100100000010000000000
000000010000000001000100000011011010101000000000000000
000001010000001000000110100111000000000000000000000000
000000110000000001000000000000000000000001000000000000
000000010000000101000011100000000000000000000000000000
000000010000000000000111110000000000000000000000000000
000000010000000000000000001000011100000000100000000100
000100010000010000000000001101001101000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001000000000000000000000001000000100100000000
000000010110100000000000000000001101000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000111000011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000100000000000000001100000000000000000000000
110000000000010000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000100000000001000010000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000111000000000000000001000000100100000000
000000000000001001000010110000001100000000000001000000
011000000000001001100111111111101000110000010000000000
000000000000001111000110111001111000100000000000000000
110000000000000001100110101101011001111001000000000000
010000000000000000100110111001101000111010000000000000
000000000000001101100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000011000000001000000000000000000100
000000010000000000000111001001101011100000010000000000
000000010000000001000000000101001101111110100000000000
000000010000000000000000000000000001000000100110000000
000000010000000000000000000000001010000000000000000000
000000010000000000000111000101000000000000000000000000
000000010000000000000000000000100000000001000000000000

.logic_tile 2 25
000000000000001101000000010011100000000000000100000000
000000000000000001000011000000100000000001000000000000
011000000000001011100111111000011010000010000000000000
000000000000000111000011000111011101000000000000000000
110000000000100101100111111111111110101000010000000000
010000001111010111000110100101011010010110100000000000
000000000000000111100010101111001101101000010000000000
000000001110000000000110111001001000000100000000000000
000100010000101101100110001101001100101000000000000000
000000010000001011000010001001001000010000100000000000
000000010000000000000111000001011111010011110000000000
000000010100000000000000001101111011111011110000000010
000000010000000001100000000001011001001001000000000000
000001010000000000100000001101001000001010000000000000
000000011000001000000011110001011001101000000000000000
000000011100001001010010000011001000011000000000000000

.logic_tile 3 25
000000000000000000000010011101001111000001110000000000
000000000000000101000010010101011001000000010000000000
011000000000001001100011100000000000000000100100000000
000000000000000011000010100000001001000000000000000000
010000000110000001000011100000000000000000100100000000
110000000000000111000000000000001110000000000000000001
000000100000001001000110000001011111000000100000000000
000001000000000111000110100000011100000000000000000000
000000010110000000000000000001111010110110100000000000
000000010000000101000000000011001111110100010000000000
000000110000000001000000001101101001001101000000000000
000001010000100000000000000011111110001111000000000000
000000010000000101100110000001100000000000000110000000
000000010000000000000011110000100000000001000000000000
000000010001010000000110001001101010000000010000000000
000000010000100001000000001101001010000010110000000000

.logic_tile 4 25
001000000000001000000010110011000000000000000100000000
000010000000000101000011000000000000000001000000000000
011010100100000001100000001001111110001111010001000110
000000000110000101000011100101111101101111010001100111
010100000000001001000111011101101111010100100000000000
110100000000000001100011110001101010010110100000000000
000010100000001101000000000111000000000000000100000000
000000000100001111000010000000100000000001000000000000
000001010000000001100010010101001010101001000000000000
000000110000000001000010001001101010010000000000000000
000000010000000000000000000001001100111100000000000000
000000010000000011000010000111011001111000000000000000
000100011100000001000011100101001011111001100000000000
000100010000000001100100000011101101110000010000000000
000100010010000000000011111011101111011101000000000000
000010010100000000000110101111001000010100000010000010

.logic_tile 5 25
000000000001011011100000001111101111101000010000000000
000000000000000011000010010101111101000000010000000000
011011000010001001100111110000000000000000000100000000
000001000000011011000110101101000000000010000000000000
010100000000000011100010100001100001000010000000000000
010110000000000101100010010011101011000000000001000000
000100000001010111100111000001100000000000000101000000
000000001000000000000000000000000000000001000010000000
000000010000001000000000000000000001000000100100000100
000000010000000001000000000000001100000000000000000100
000000010001000000000000000101011000010111010000000000
000000111110000101000010000111011000000011010000000000
000000010100000000000000010001101010111111010000000000
000000010000100101000010111101001000101111000000000000
000000110001001000000000010000000001000000100100000000
000001010000101101000010110000001110000000000010000000

.logic_tile 6 25
000000101010000101100000000111001011101001010000000000
000001000000000111000011111101101111101000010000000000
011000000000000011100111011011111010010000000000000000
000000000100001101100011000001111100101001000000000000
010010100001111001000010110011111000101100000000000000
010000000001010111100011010111011111111100000000000000
000000000000000111000110000101000000000000000100000000
000010000000000000100100000000000000000001000000000000
000000010000010111000000000101000000000000000100000000
000000010000110000000000000000100000000001000000000000
000000011000001001100000001101111100101001000000000000
000000010000000001000011110001001100010000000000000000
000000110000000001100110000000000001000000100100000000
000001010000010000000111100000001000000000000010000000
000001010000001000000110000001011001000000010000000000
000010111000000111000000000001011110000010110000000000

.logic_tile 7 25
000001000000000000000110010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
011000000100001000000010101101011111001000000000000001
000000001100000101000000000011011111101101010000100000
010000000000001111000000001000000000000000000000000000
010000000000001111000010001101000000000010000000000000
000000100000000011100110111111001100101011100000000000
000001001000000000100110001101111010010110000000000000
000001010110100000010000001000000000000000000110000000
000010010000000000000010000011000000000010000000000000
000010010000000001010000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000010110001000001000111101101011000001001100000000000
000001010001110001000100000001111101101001110000000000
000000010000000000000110000111011010101101010000000000
000000110000000000000010111001001110111101110000000000

.ramb_tile 8 25
000100000000100000000000000000000000000000
000100000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110001010000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 9 25
000000000000000111000010100101011000001100000000000000
000000000000000111100110101101000000001000000000000000
011000000001010111100111001111101111000000010100000000
000000001010000000100110110111001001010110100000000101
110000000001010000000110011101001000101000000000000000
110000100000000001000011000011011100100000010000000000
000000000000000101100010110001011100010000000000000000
000000001010000111100110010000101101100001010000100000
000001010000001000000110111101111101101011010000000000
000010110000000101000010001001011010001111000000000000
000010110000010011100111110011011100000011000000000000
000000011100000001000110000111111011000001000001000000
000000011000001101100110101001001010100000000000000000
000000010000000001000100000011001000000000000000000000
000000010001100111000000001111111011011100000100000000
000000011010100001000000001101011100010100000000000001

.logic_tile 10 25
000000001000001000000010110000011001000010000000000000
000000000000000011000011100000011010000000000000000000
011010100000001011110010101111001111110100000000000000
000001001010011011000100000001011101110000000000000100
011000000100000111000111000000000001000000100100000010
110000000000001101110010100000001101000000000000000000
000110000000001101000111100001000001000000010000000000
000001000000000011100100001001101100000010110000000000
000000010000000111100110001111101110100000100000000000
000000010010001011100011001101111100101111100000000010
000010010000000001100110000011001011110100010000000000
000000010000000000000010010011101010110000110000000000
000000010001000001000111101011011001001001100000000000
000000010001000000000010010101111000001001010000000000
000000011010000000000000010001011000001000000000000000
000000010100000000000011111101001010001001010000000000

.logic_tile 11 25
000000100000001111110000000001111001010000100000000000
000001000000000001100011101011101101100000100000000000
011000000100001111100111001011011011000011100000000000
000000000000000101100100000101011111000001000000000000
011000001010000001100111100001001100010100000010000000
100000000000001101000010000000011110001001000000100000
000010000010001001000111101101111001010000100000000000
000000000000000011000100001011001110000000100010000000
000000011110010101100011100111001101101011010000000000
000000010001110001000111111101101110000011110000000000
000000010000000001000110110101001000000101010010000000
000000011000000000000011110111011010000110100000000000
000001010000000011000110110101000000000000100000000000
000010010011001101000010000001101111000000000001100000
000001010010001101100000000000000001000000100100000000
000010010000000001000011000000001100000000000000000001

.logic_tile 12 25
000001000000000111100000001101011000110101000000000000
000000100001000000100000000011111111010011010000100000
011100000001010111100111100101000000000000000001000101
000100000000000000000100000001101101000000100000100001
110000000000001000000111000101101010000000000000000000
010000000000001011000010000011100000000100000001000010
000000000001010001100000010111111111010000100000000000
000000000100100000000011110111011111000000010000000000
000000010000000011100010000001100000000000000110000000
000000010000000001100010010000000000000001000000000000
000000010000000000000000000000001010000000000010000011
000000010011001111000000001011011000010000000000000100
000010110000001001100111110111001101111110000000000000
000000011000001101000110010111101010101001010000000000
000000110000100011100110010000001010000000100010100100
000001010000010000100010001011011000000000000001100000

.logic_tile 13 25
000000001100000111100111101101111010000001000000000000
000000000000000101100111010111011101010111100000000000
011000000000000111100000001001001100000000010000000000
000000000000000101100000000001001000000110100010000000
010010100000000111000000000000001000000100000110000000
010000000100001101000010100000010000000000000000000000
000100000000000001000000000011111110100011110010000110
000000000000000001000010111011111011010111110001000001
000001010000001000000110110000000000000000100100000001
000100010100000001000110100000001010000000000000000000
000000010000000000000000000001111010010000000000000000
000000010000000000000011000000001010100001010000000000
000000110000000000000110000000000000000000000100000000
000001010001001101000000001111000000000010000000000001
000010110000000001100111000000000000000000000100000000
000000010000000000000100000111000000000010000000100000

.logic_tile 14 25
000000100000000000000000000111011000000000010010000000
000000000010000101000011100001011011001001010000000000
011000000001010101000110001111001000111000100000000000
000000000000000000100000000111111100000111010001000000
110000000000000000000111001001111110101100000000000000
010010100000000001000010111111011100101000000000000000
000000000001000000000111000000000000000000100100000000
000001000000000000000100000000001010000000000000100000
000000010000001111000000010111011101000100000000000000
000000010000101101100011110000111100101000010000000000
000000010000001000000110000111001000010000100000000000
000000010000011101000100000000111100000001010000100000
000010010000011000000010001000000000000000000100000000
000001010000100111000010111101000000000010000000000010
000000010010000000000010010000011100000000100000000000
000000011010001011000010111101001111010100100000000000

.logic_tile 15 25
000000000000001011100010101011011000010100000000000000
000000000000000011000010010011111001001000000000000000
011011000000000000000010110111101011000000000000000000
000000000000000000000110000000011010000001000000000000
110010101011010111000010101001011100101000000000000000
010001001100100000000110001111001110011000000000000000
000000100000001000000000000000000000000000100100000000
000001000001010001000000000000001011000000000010000000
000000010000000000000111100011111111000001110000000000
000000010000000000000011100101101101000000100000000000
000000010000000111100111111001111110000001110000000000
000000010000001001000010101011101001000000010000000000
001000010000000111000000010111101111000010100000000000
000000010000000000100010010000011111001001000000000000
001000010111011111000010100001000000000000000100000000
000000011010100011000100000000000000000001000000000000

.logic_tile 16 25
001000001110001011100000000101101100110000000000100000
000010000001001001010011101011101110110001010001000110
011000001111001101100010111101011101110011110000000000
000000000000000001000111001001001000100001010000000000
010000000000001101100000011011101100011100000000000001
100101000000000101000011000111111001010100000000000000
000000000100000000000111010000000000000000100100000001
000100000000000001000010010000001011000000000000000000
000000011110000111000011100111111011010000100000000000
000000010000000000000010111111101011100000100000000000
000000010000101000000110000111111000000000100000000000
000010010000000101000000000000111010000000000010000000
000000010000010001100110110001000000000000000100000000
000000010000100000010110100000000000000001000000000000
000000010000001101000111100001011001010110100000000000
000000010000100011100010001111001110101011010000000000

.logic_tile 17 25
000010101000000101000110010000001010000100000100000000
000001000000000000100111100000010000000000000000000000
011000000000001001000111000000000000000000100100000000
000000000000001011100000000000001001000000000001000000
110000000000000101000110011101011011001001000000000000
010000000000000111000011110101011011001001010000000000
000000000000001101000010011001111110111000000000000000
000000000000100111000010001111011000100000000000000000
000000011100010000000000000001111000101001010000000000
000000010000000000000011101101101010100001010000000000
000000010000000000000111001111101111111001010000000000
000000010100000000000000001111001101100110000000000000
000000011110000001100010000001011011100000000000000000
000000010000000000100000001001001000111000000000000000
000000010000000001000111000111000000000000000100000001
000000010010000000000011010000100000000001000000000000

.logic_tile 18 25
000000000001110001100000011101011111111001100000000000
000010000000010000100011100001111101110000100000000000
011010000000000011100000000000000000000000000100000000
000000001010000101100000000001000000000010000000000000
010000000000000000000000001111101101010100000000000000
010000000010100000000010010001101011011000000000000000
000000000000000001000111100101101111111000000000000000
000001000000000000100100001111101110010000000000000000
000000010100000111000000000000011000000100000100000001
000010110100000000100011110000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000011000000111000000010000000000000000000000000000
000000010000000000100011000000000000000000000000000000
000000010000000000000000011101101100110101010000000000
000000010000000001000011010111011111110100000000000000

.logic_tile 19 25
000010100000000101100000010000000001000000100100000000
000001001000000000000010000000001011000000000000000000
011000000000001001100000001101011111101000010000000000
000000000000000111000000000101001100011101100000000000
010000001000001101100010010011101011111010100000000000
110000000000000101000110101011001100111000000000000000
000000100000000111100111001001101111101110010010000100
000000001000000101000010000001011011101101010011100000
000000011100000001100010111011101011010100100000000000
000000010000000000000111011011111010010110100000000000
000000110010001011100010010111101000111001110000000000
000000010000000101000010001011111100111101010000000000
000000010000000111000110110111011111000001000000000000
000000010000000000100011101011101100000011100000000000
000001010000001001000011101111011110000110000000000000
000010011010000111100100000111001000000001010000000000

.logic_tile 20 25
000000000000001101000010100101101011011100000000000000
000000000000000001100100000101101010001000000000000000
011100000000000101000110110001011111101001010000000000
000100000000001001100010001001011101010100100000000000
010000000000001001100010000111011001010100100000000000
110000000000001011100010100011111110010110100000000000
000000000000001101000011100011111001000001000000000000
000000000000000011100010000001011100010110100000000000
000000010000000001100000000000001100000100000100000000
000000010001011111100011100000000000000000000000000000
000000010000000101100011100111001100010100110000000000
000000010000000001000100001101011110000000110000100001
000000010000000001100000001101111000101000000000000000
000000010000000101000010000001001010010000100000000000
000000010000000001100110100000011010000100000100000000
000000011000000000100000000000010000000000000000000000

.logic_tile 21 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000001010000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000100000011000000000000000000000000000000000000
000000010000000000000000000111000000000000000100000000
000000010000000111000000000000000000000001000001000000
000010010000001000000000001011101110010000100000000000
000000010000001011000000000111001010101000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000001000000011101011001110000110000000000000
000000010000001101000100000101001010000010100000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000000010000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
110000000000000000000000000011100000000000000100000000
010000000000000111000000000000000000000001000001000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000001010010000000100000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011100000000000000000000000001101100000110000100000000
000100000000001111000000000000000000000001001010000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000100000100000001
000000000100000000
010000000100000001
000000000100000000
000000000100000001
001000000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001011000000011000000000000000000100000000
110000000000000011100011110011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001110100000010000000000
000000000000000000000000000101011001111101010010000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001101000000000010000010000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000001110100000000111100000011101000010000000000000
000000000011010000000110110000001101000000000000000000
011000000000000000000000010000011110000000100000000000
000000000000001101000011100000011110000000000000000010
110000000100001000000000000000001000000100000100000000
110000000000001011000011010000010000000000000000000000
000000000000000111100010000001011001000000100000000000
000000000000001111100000000101111010010100100000000000
000000000000000011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000111000000010101111110000011000001000000
000000000000000000000011010111110000000001000000000000
000000000000001000000010011011001011001110100000000000
000010000000010001000010000001011010001110010000000000
000000000000010000000110000001011000000000100000000000
000000000000000000000100001111111100010100100000000000

.logic_tile 3 26
000000100000001101100110101001111011101100010000000000
000000000000000111000011101111101010011100010000000000
011000000000001111000111101001001100110000010000000000
000000000000001111000011110111001000110000000010000000
010000000000000001100011100101001101001011110000000000
110000000000000001100000001111001001011111110000000000
000000000000001011000000000001111010110001010000000000
000000000000000111100000001111001110110001100010000000
000000000000000001000000000001100000000000000110000000
000000000100011011000000000000000000000001000000000000
000000000000000000000010110111111100000000000000000001
000000000000001111000010000000011001000001000000000000
000000000001011000000111010111011101101001000000000000
000000000010000001000111101001111100010000000000000000
000000000001011111000010100000001010000100000100000001
000000000000101101100000000000000000000000000000000000

.logic_tile 4 26
000000001110001101000011100011011001111100000000000000
000000000000000011000011110001111000111000000000000000
011010000000000111100011100000001010000100000110000000
000001000000000101100100000000000000000000000000000000
110100000000000001000000010001000000000000000100100000
110100000000000000000010100000100000000001000000000000
000000000001011000000000010000000000000000100100000001
000000000000000001000010110000001000000000000000000000
000000000000000000000110100000011000010000000010000000
000000000000000000000000000000001110000000000000000000
000000000100001000000000000000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000000000000001000111001101111011110010110000000000
000000000000010000000110101011101110110000110010000000
000000000000000001000000000001011100101000000000000000
000000000000000000100000001101101111111000100010000001

.logic_tile 5 26
000000000000100000000000000011100000000000000100000000
000000000001000000010011100000100000000001000000000100
011000000000000101000000010101111101010110000000000100
000000000000000111110011001111001000010111010000000000
010000000000100000000000001011001010100000010000000001
010000000001010111000000000111001111010100000000000000
000001000011100001100000000001111110000001010000000000
000000000000000000000000000111001100000001100000000000
000000000000000101100110010111100000000000000100000001
000000000000010000100110100000000000000001000000000000
000000000000000000000010000001111100100001010000000000
000110000000000001000000000101101101110101010000000000
000100000000001001100110010000000000000000100100000000
000100000000000101100110100000001110000000000000000000
000100000000001101100000001011011110000001010000000000
000000000100000101100000000001101100000010010000000000

.logic_tile 6 26
000000000000100000000111010000000000000000100100000000
000000000001000101000110010000001110000000000000000000
011000000001010000000110100000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000000000000011100000000000000001000000100100000000
010000000000000000100000000000001011000000000000000000
000000000001001111000111000000000000000000000000000000
000000000000100001000110000000000000000000000000000000
000000001110000000000000000001011011110110110010000101
000000000000000001000000000101111101101001110011000110
000000000000000001000000001000000000000000000100000001
000000000001000000000010000101000000000010000000000000
000000000000000111000000000111011001101000010000000000
000000000001000000100011110001111010010110100000000000
000010100000001000000111101111101101000000000000000000
000000000000000111000000000111101100000010000000100000

.logic_tile 7 26
000000000000000001100111011000000000000000000100000001
000000000000000000000111110011000000000010000000000000
011000100000001101100000011111101100101011110000000000
000001000000000101100011100001101001001001000000000000
010010000000000000000010001101111110010000100000000000
110001000000000011000000000111101100010100000000000000
000000000000000001000010010001100000000000000100000000
000000000000000000000011100000000000000001000000000001
000000000000001000000110001011001001101000010000000000
000001000000000111000100001001111110000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110001001001011101101010000000100
000000000000000000000100001101001010111110110000000000
000000000000001111000110001001001111000001010000000000
000000000000001111100000000001111110101111010000000000

.ramt_tile 8 26
000000000000100000000000000000000000000000
000010000001010000000000000000000000000000
000010100000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001011000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 9 26
000000000000000111010010000001011111101000000000000000
000000000000001101100111100101101110111001110000000000
011000000000010000000010100011111100100000000000000000
000000000000000000000100000101101101110000100000000000
010000000000001011000000010101011110011101100001000000
010000000011001011000011100101011100001110000000000000
000010100000000001100111100101101101101000010000000000
000000000000000001000000000111011101101010110000000000
000000000000001011100110100000000000000000100100000000
000000000000000001100110000000001000000000000000000000
000010000000001000000010000011001110110101010000000000
000001000000000001000110000001111011110100000000000000
000000001010001001000111100000001101010100000000000100
000000000000000111100100000111001111000110000000000100
000010100000001101000011101101100001000001000000000000
000000000000000001000110001001101010000010100000000100

.logic_tile 10 26
000000000000001000000010011001111110000001000000000000
000000000000000111000011000001001101101011010000000000
011000000000000101000000000001000000000000000100000001
000000000000101111000000000000000000000001000000000000
010000001110000111000000001000001100000010000000000000
010010000000000000000000000011011110000000000000000000
001011000001010000010000000000001100000100000100000001
000000000110000000000011110000000000000000000000000000
000000001010000000000111010011101100010100100000000000
000000000000001101000110000000111110000000000000000000
000000100001010000000010000001101011000001000000000000
000001100000001111000100000111001011100001010000000000
000001000110001011000000010000001000000100000100000001
000010100000001111000010000000010000000000000000000000
000000000000011000000000000000011001000000100000000000
000000000000100001000000001111001110000010100000000000

.logic_tile 11 26
000000000100000001100000000101011111000000010000000000
000000000000000111010000001101101000000110100000000000
011010100000001011100110010011111110000100000000000001
000001000000000111000111100111100000001110000000100000
110100000010001001100111000000000000000000000100000001
000100000000001001100011110011000000000010000000000000
000100000000100001100010100000011000000100000110000000
000000000001010000100110110000010000000000000000100000
000000000000001000000000000001101111010111100000000010
000000000000100101000011101011011100000111010000000000
000010101110001000000110010101101111111000110000000010
000010000001000011000010110001001101110100100000000000
000000000000101111100000011101101010000010000000000010
000000000001000011100011011101101000000000000000000000
000100000000000111100000001101001110010110100000000000
000000000000000001000000001001001000000010000000000000

.logic_tile 12 26
000000001110101000000111010001011100110011110000100011
000000000000011111000110000011101010010011110011000101
011010000000000111000000001001011101010100100000000000
000001000000000000000011000111111111101001010000000000
110000000000000011100000001101011011000001010000000000
010000000001010111000000001101011001000010010000000000
001000000000000000000111100000000000000000100100000000
000000000000000000000110010000001100000000000000000100
000010001000000101000000010000001110000100000100000000
000001000000000001100011000000000000000000000000000000
000000000000000001000000010001001111111000000000000000
000000000000000000000010001111001000100000000000000000
000000000110001111100000001101111000100000010000000000
000000000100000001000011101001101000101000000000000000
000000000000000000000000000111011010010100000000000000
000000000000001011000011001111011010010000100000000100

.logic_tile 13 26
000000001010001001000010101001001110101101010000000000
000000000000000101100000001101011111010100100000000000
011000001010000111000000000001000000000000000100000000
000000000000000000100000000000000000000001000001000000
010000000000001000000011101111011100001000000000000000
110000001000001111000000001011010000001101000000000000
000000000000000111000111000000011010000100000100000000
000000001110000000000000000000000000000000000010000000
000000001110000000000000000000001000000100000110000000
000000000000000000000011000000010000000000000010000000
000000100000000000000110001111001110111000000000000000
000001000000000000000010000001101000111110000000000000
000000000000001001000010000011100001000010000000000000
000000000000000001100010000000101101000000000000000000
000000000000100000000000000111001100101101010000000000
000000000011000000010000000101111000010100100000000000

.logic_tile 14 26
000000000111010011100110000011001011001101100000000000
000000000000100000000000000101011000001101010000000000
011000000100001001100000000000000000000000100100000000
000000000010000001010000000000001101000000000000000001
110000000000101101000011101001011100001001000000000000
110000000001011011100011010101100000000101000000000000
000010000000000101100000000011000001000001000000000000
000000000000000000000000000001101000000011000000000000
000000000000000001000110001111001011101000110000000000
000010100000000111000110001011011100011000110000000000
000000000000001101100010000101011110000010000000000000
000010000000000011100010101111100000000000000000100000
001010000110000011100010010101001100000010100000000000
000000000000000111000011010111001100010000100000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000001011000000000010000000000000

.logic_tile 15 26
000000000000001001100111101111000000000001000000000000
000000000000000101010100000111001010000011010000100000
011000000000101011000111111011111001010010100000000000
000001000000010011100110010011111000011011100000000000
110000000000001111100111100111111011110000110000000000
110000000000000001000011100011111010110000010000000000
000000000000000011100010110101101111101000010000000000
000000001110010000100010101101101100000000100000000000
000000000000001011100000011001101100101111110100000100
000000000000001011100010111111101101111111110000000000
000000000000101111000010010001000000000001010000000000
000100000000010111000010000001001111000001100000000000
000000000000000111000110111001011001111001010000000000
000010101110001001100111111101101000010001010000000000
010000000000000011100111101011101010110110100000000000
100000000110100000000010111011011010110100100000000000

.logic_tile 16 26
000100000110001000000000011001111100101001000000000000
000100000000001111000011000111001010010000000000000000
011000000000001101100000011101101010101000100000000000
000000000000001111100011011101011101111100010000000000
110000000000000001000110001011111110100101100000000000
010000000000000000100000000001101000011001100000100000
000010100000000101100010101111011001111001010000000000
000000000100000001100111010011011011011001000000000000
000001001110001001000111100011001111010000110100000000
000010000000000001000111111001001011100000010000000000
000000000001010111000011110000000000000000000000000000
000000000000100000100010000000000000000000000000000000
000000000000000111000000001011011111010000000000000000
000000000000011001100010010111111001100001010000000000
001000000000000001000000000011101101010100100000000000
000000000000000001000010001111101010101001010000000000

.logic_tile 17 26
000000001000000101100000011001011101000011010000000000
000000001110000000100011110111001000000010000000000000
011000000000001011100110000000000001000000100100000000
000000001000000101100100000000001000000000000000000000
010000001100000111100000000000000000000000000110000000
010000000000001101100000000101000000000010000000000000
000000001110100000000010100000000000000000000000000000
000000000101010000000100000000000000000000000000000000
000000001010000111100000001101011001111010100000000000
000000000000000000000000000001011110111000000000000000
000000000000000101100000010000000000000000000000000000
000000000000100000110011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000101100000000101111101110101110000000000
000100000000000000000010000011111111000101000000100000

.logic_tile 18 26
000000000000000001000000010101000000000000100000000000
000000000000000111000011111101001110000000000000000000
011000000000001101000000000101111110100001010000000000
000000000001001111100000000111001101000010000000000000
010000000000001001000010101001011011100000000000000000
010000000000000101100000001111001000111000000000000000
000000000000000101000000000001000000000000000000000000
000000000000001001100000000000000000000001000000000000
000000000000000000000111000011001111100000000000000000
000000000000100000000100000101101000110100000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000100011100011100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000111101111111111001001000000000000
000000000000000000000100000101101000010100000000000000

.logic_tile 19 26
000000000110000101100010100000000001000000100100000000
000000000110000000000110000000001001000000000000000100
011000000000000000000110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001110000000000010010000000000000000000000000000
000000100000100101100110000011011011000100000000000001
000000000001000000100100001101101001000110100000000000
000000000000000111000000010001011111000100000000000000
000000000000000000100011010000001110000000000000000001
000000000000000000000000000101101000001011000000000000
000000000000000000000000000011111001000001000000000000
000000001100000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000001001011111000000000000000000000000000000000000

.logic_tile 20 26
000000000000100111100000001000000000000000000101000000
000000001100010000000011111011000000000010000001000000
011010100000100001010000000111111110110000010000000000
000000000000001111100000001011101010110000110000000000
010000000110000001000111010001001110100000000000000000
010000000001010111100111110101001111110000010000000000
000000000010001111000010011101111001000001010000000000
000000000000000001100010110101101110001001010000000000
000000000000001011100010001101111000100000000000000000
000000000000001001000000000101101100110100000000000000
000000000000000001000000000101000000000000000100000000
000001000000000000100010000000100000000001000000000000
000000000000001000000010100011000000000000000100000000
000000100110001001000100000000000000000001000001000000
000000000000000101100110001111001010010110000000000000
000000001010001101000000000011101011000010000000000000

.logic_tile 21 26
000000000000000001100110001111001001101110000000000000
000000000000000001000000000001111001011110100000000000
011000000000001101000000000101001111000110100000000000
000000000000000001100010110000101100001000000000000000
110000000000000111100011110000011011010100000000000000
010000000000001101100110000111011100010000100000000000
000010100000000000000000010000001011010000000000000000
000000001100000000000010000101001000010100000000000000
000000000000000011100000001001001010001110000000000000
000000000000000000000010110111011010000100000000000000
000000000000001011100000001111011100000000010000000000
000000000000000101100000001101101100001001010000000000
000000000000000111000110110000000000000000000100000000
000000000000000000100110010001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000001100000000000000100100000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000000
000000000000000111000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001011111100000100000100000000
000000000000000000000000000011100000001001000000000001
000000000000000000000000010000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000000000000000001100000010111001010010000000000000000
000011100000001001000011000000101110000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001100000000010000000000000000000000000000000000

.logic_tile 2 27
000000000000000111100011000101000000000000000000000000
000000000000001001100000000001000000000001000000000000
011000000000000000000010000101101110010100000000100000
000000000000001001000100000011001110000100000000000000
110000000000000101000000000001000000000000000000000000
110000000000000111000000000000100000000001000000000000
000000000000000001100111000011011101100000000000000000
000000000000000011000000000001011010000000000000000000
000001000000001001000110001000000000000000000100000000
000000100000000001100010011101000000000010000000100000
000000000010000000000000000101011000000001000000000000
000000000000000000000010011111000000000000000000000000
000000000000001101100011100000011110000100000100000000
000000000000000001000110010000000000000000000000000010
000000000000001000000000000011001011010110100000000000
000000000100000011000000001011101001100001010000000000

.logic_tile 3 27
000000000000001101000011000011011111111001010000000000
000000000000000001000011111101111011010001010000000000
011000000001010011100110100111101110010110100000100001
000000000000100011100000000001111001101000010001100000
010000000000000011100111111001111011100000000000000000
010000000000000000100110001011001000110000010000000000
000000000000000000000010111001011111000010100000000000
000000000000000001000010001111001000011111100000100000
000000000000000000000011100001100000000000000001000000
000000000000100000000110000000101110000000010000000000
000000000000000101000000010101011101101001010000000000
000000001100000001100011001101001011101000010000000000
000000000000000001100111001011101111001000000000000000
000000000000000000000110001011011000001101000000000000
000000000000000101000010100011000000000000000100000001
000000000110000000100111110000100000000001000000000010

.logic_tile 4 27
000001000000000000000000000001101101110110100000000001
000000000000000000000000000101001001110100010000000000
011000000000000101100011011111111101010100100000000000
000000000000000000000011011101101100101001010000000000
011000000000000001100111010000001100000100000000000000
110000000000000000000111010000010000000000000000000000
000010100000000011100000010000011110000100000100000000
000001000000000000100011100000000000000000000000000001
000000000000000101100110101011111001100000000000000000
000000000000000000000100001011111010110100000000000000
000000000001011001000010011000000000000000000100000000
000000000000000001010011000111000000000010000001000000
000100000000001000000000011111001111010111010000000000
000100000000000101000011010101101101000011010010000000
000000000001010011100110100000000000000000100100000000
000000000000100001100000000000001011000000000000000000

.logic_tile 5 27
000100001100000111100110010111011001100000010000000000
000100000000001111100010100101001001111110100000000000
011010000000001101000000001000011010000100000000000000
000000000000001001100010101111001001000000000000000000
010000000000100011100000000111001100101011110000000000
010000000001011011000010001011111110111001110000000000
000011000100001011100111001001011011100001010000000000
000001001010000111100110100001011011100000000000000000
001001000000000000000110110101100000000000000100000000
000000100000000000000010110000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000010000000000000000000000000001011000000000000000000
000001001100000111000110000000000001000000100100000000
000010100000000001100110000000001000000000000000000000
000010100000000000000000010111011010010000000000000000
000011000110000000000010100101111000100001010000000000

.logic_tile 6 27
000000000000001111000011100000011010000100000100000000
000000000000001111000000000000000000000000000000000000
011000000000000111000111000001000000000000000100000000
000000000000001011000100000000000000000001000000000000
010000001100001011100111110101001001000000010000000000
110000000000001001000111010011111010000010110000000000
000010100000000111000111101111111010111101010000000000
000001001010000101100100000001011010100000010000000000
000000000000001001100000010000000000000000000000000000
000000000000000101000011000101000000000010000000000000
000010000000000011100000000111001111111001010000000000
000000001010000000100000001101011000100110000000000000
000000001100100001100010000001001100001000000000000000
000000000001000000000000001111001010001110000000000000
000010100000000001100000001011011001010111100001000000
000000000000000000000000000011101001001011000000000000

.logic_tile 7 27
000001000000001000000000000000000000000000000100000000
000000100010000111000010100001000000000010000000000000
011000000001011101000000010000011100000100000100000000
000000000001110111100011110000000000000000000010000000
110000000000001111100000010000000001000000100100000000
010000000000001111100011100000001111000000000000100000
000010100000000000000010000001101011010100110000000000
000010000000000101000010011101001011011000110000000000
001000000000000111100000001111111000010000100001000000
000000000000000000000010001101101110110100010000100011
000000000000010000000000000101001110111110000000000000
000000000001100001000000000101011110101010000000000000
000001000000001011000110011101101110111100000000000000
000010100000000001000011000111011001111000000000000000
000000000000000101000010010001111000101000010000000000
000000000000000000100010000011011011000000100000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010010000000000000000000000000000
000100000000000000000000000000000000000000
000011100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001000000000000000000000000000000
000010100100000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 27
000000001000000000000000001111001100110110100011000010
000000000000000000000000001111001101111110100011100010
011001000001000011100000000111000000000000000100000000
000100001000000000100011100000000000000001000000000000
110100000000001101000000010000001010000100000100000000
110100000000100001000011010000000000000000000001000000
000101100000000111100000010000000000000000000000000000
000011000000000000100011010000000000000000000000000000
000000001100001111100110100000000000000000000000000000
000000100000001101000110000000000000000000000000000000
000000100000000001000000001101000001000000000000000100
000000000000000000000000000001001111000010000000000000
000000001110000101000011100011101011000010100000000000
000010100000001001000100000011011110100000010000000000
000000000000000101100111010001111011000110100000000000
000000000110000000000110001011101011001111110000000000

.logic_tile 10 27
000001000000000111100110110111000000000001000010000000
000010100000000000100110001001000000000000000000000000
011100100000000000000000001011100001000000100000000000
000101000100001101000000000111001010000010110000000010
010001000000001101000111101111111111110101000000000000
110000100000000101100100000001011100100011100000000010
000010000000000000000000000000000000000000000000000000
000000000000011101000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000100000000000000000000000000000000000000100000000
000001000000001001000000000101000000000010000000000000
000000000000001000000111000000000000000000100100000000
000000000000000011000000000000001010000000000000000000
000110000001000000000000000000000000000000000100000000
000001001000100011000010010001000000000010000001000000

.logic_tile 11 27
000000000000000000000011100000000001000000100110000000
000000000000000011000000000000001010000000000010000000
011000000000001111100000010000000000000000000000000000
000101000000001001000011100011000000000010000000000000
110100000000001001000000000011000000000000000110000000
010100000000001001100000000000000000000001000000000000
000000000001011001000000000000000000000000100100000000
000010100100001101100000000000001010000000000000000000
000000001110000101000000010001001111100000010000000000
000000000000000000100010110111101000101000000000000000
000010000000000101100000011001111000101000000000000000
000010000010000000100011100101101110010000100000000000
000000000000001111000000001011111000111101100000000000
000000000001001011100000001011001010000010010000000010
000000000100010000000111101001011111110100010000000000
000000000000000000000100000001011100000111010000000000

.logic_tile 12 27
000000000000100101000011101001101101010000000000000000
000000000001000101000011101101101111101001000000000000
011000000000000000000011111111011100010000000000000000
000000001111010000000011111001101100010010100000000000
010000000000000001000000000001011011101001010000000000
010000000000000000100010000111001110101001000000000000
000000000000001101000110100101101011000001110000000000
000000000000000101000100001001001100000011110000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010100000001001000111001001111010000011010000000000
000000001011000111000000001011111011000001000000000000
000010100110000001100010000000001110000100000100000000
000001000000000000000010000000010000000000000000000000
000000000001011011000111000001111101001010000000000000
000000000000100011000000001101101110001001000000000000

.logic_tile 13 27
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000011000000000000000110000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
110010100001010011000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000001000001000000000000000011100000100000100000000
000000000000001001000000000000010000000000000000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 14 27
000000001100000001100000000111001010110000010000000000
000000000000000111000000000001001011100000000000000000
011010100000010000000000000000000000000000000100000000
000001001110000000000000001101000000000010000000000000
110000000000000000000011000000000000000000000000000000
110000100100001101000010000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000001000000000000000100001101000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000111111010000001000000000000
000000000000100000000000000111101010101001000000000000
000001000000000000000011100001011110100000000000000000
000000000000001101000100000001011011110000010000000000
000000000001010000000010010101100000000000000100000000
000000000010100000000010100000100000000001000000000000

.logic_tile 15 27
001001001100101000000011110001101000000001110000100000
000100000001000101000011000001111011000011110000000000
011000000000000101100110001011101011101110000000000100
000000000000000011000000001011001000010100000000000000
111000000000000001100111100000000001000000100000000000
110000000000011101100110010000001000000000000000000000
000000000001000000000000010000000000000000100100000000
000000000000000000010011100000001101000000000000000000
000000001110000000000010000101001011000011100000000000
000100000000000000000100000111101101000010000000000000
000000000000001000000111110000011000000100000000000000
000000000000000001000110100000000000000000000000000000
000000000001000111100011100000000000000000100100000000
000000000000000000000100000000001001000000000000000000
001000000000000000000000001011111000000001110000000000
000000001010000000000000001101101011000000010000000000

.logic_tile 16 27
000000000110011000000110000101011010111000000000000000
000000000000101111000000000011001000100000000000000000
011000000000001111100111101001101100000000100000000000
000000000000000001000000000101001100101000010000000000
110000000000001000000000000000001100000100000100000000
010000001110000111000000000000010000000000000000000000
000001000000000111100011010101111101111100010000000000
000000100000001101100011010101101000010100010000000000
000000000000001111000111010000000000000000000100000000
000000000000001111100111100111000000000010000000000000
000000000000100000000000000001111010101001110000000000
000000100001000001000000001001011100010100010000000000
000100000000000101000000000000011000000100000100000000
000100000000000000000000000000010000000000000000000000
000010000000000000000010001101111110000001000000000000
000001000000000000000000001101010000000110000000000000

.logic_tile 17 27
000000000000001101100000010000001010000100000000000000
000000000000000101000010110000000000000000000000000000
011000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000111100000000000000000100100000000
010000000000001011100100000000001010000000000000000001
000000000000000001000000000000000000000000100000000001
000000000000000101000000000000001110000000000000000100
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000001011111000001110000000000
000000000000000101000100000001001110000011110000000000
000000000000001000000000001101111001101101010000000000
000000000000001101000000001111001010111110110000000000
000000000000000001000111011101011101111111010011000100
000000000000000001000010001011101111010110000000000000

.logic_tile 18 27
000001000000000000000111011101101000001101000000000000
000000100000000101000011111111011110001000000000000000
011000000000000101000000000000000000000000100100100000
000000000110000101100011100000001100000000000000000000
010010100000000111000011000111001010000000000000000000
010001000000001101000110100101010000000010000000000000
000000000000010101100111000001011010100010110000000000
000000000000001111000100000101001111101001110000000000
000000000000010101000000001001111111000001010000000000
000010100000000000100000001011001000001001010000000000
000000000000000000000010010101100000000000000100000000
000010000000000000000010000000100000000001000000000000
000000000000001001000000010101101001000100000000000000
000000000000000001000010001101011001101000010000000000
000000000000010000000010000000000001000000100100000000
000000000000100101000100000000001101000000000000100000

.logic_tile 19 27
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001110000000000000000000
011000100000000111100011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000111100000000001000000100100000001
110010100000000000000100000000001011000000000000000000
000000000000000000000111001000000000000000000000000000
000000000000001011000100000101000000000010000000000000
001010000000000000000111001011011001000001010000000000
000001000000000000000010001011111111000001100000000000
000000100000101000000110000011011101101000000000000001
000000000001000111000110110001101101010110000000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000011101111011101001000000000000000
000000000000000000000000000001111010001101000000000000

.logic_tile 20 27
000001000000001000000011010000011000000100000000000000
000000100000000011000111000000010000000000000000000000
011000000000010101000011000000000000000000000000000000
000000000000000000100111100000000000000000000000000000
010000000110000000000000000000001000000100000000000000
010000000000000000000010100000010000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000110001011000000001001000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000010
000001000000100000000000001000000000000000000100000000
000010100001000000000000000001000000000010000000000001
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001011011101001010000000000
000001001010001101000000001101011110101001000000000000

.logic_tile 21 27
000000000000000101000000001101111010010000100000000000
000100000000000000100000001011101100010100000000000000
011000000000001000000110101111111000100000010000000000
000000000000001011000010111111001110100000100000000000
110000000000000111100111001011101100010100100000000000
110000000000001101100100000101101110101001010000000000
000000000000001111100000000000000001000000100100000000
000100000000000111000011100000001100000000000000000000
000000000000001001100000000111011001110011110000000001
000000000000000101000000001101111001010010100000000000
000000000000000101000110011111111101101000010000000000
000000000000000000100011001101011111000000100000000000
000000000000001001000011110001001011010000100000000000
000000000000001101000110000101001111100000110000000000
000000000000000101000010011001101100001101000000000000
000000000000000000000010100101001110000100000000000000

.logic_tile 22 27
000001000000000000000110010000001110000100000100000000
000010000000000000000111100000010000000000000000000000
011100000000000000000111000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000100000000
110000000000000000000000001001000000000010000001000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000111000000000
000000000000000000
000000111000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
010000000000000000000111100000011010000100000100000000
110000000000000000000100000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011111101000000000010000000000000
000001000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000010100000000000000000001101000000000010000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000000

.logic_tile 2 28
000000000000000101000111000001011110000000000000000000
000000000000001111100011101101101111010000000000000000
011000000000001000000011100000000000000000000010000110
000000000000000001000000001111001000000000100000000010
010000000000000101100010100111111100000000000000000000
010000000000000000000100001111101010000100000000000000
000000000000000011100000000001000000000000000110000000
000000000000001101000000000000000000000001000000000000
000000000000000001100000001000001101010110100000000000
000000000000000000100000001111001010000100000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110011101100001000000000000000000
000000000000000000000110000001001110000010000010000000
000000000000000101000010100101001110000000000000000000
000000000000001101000010000001010000000010000000100100

.logic_tile 3 28
000000000000000101000110101011111000100000010000000000
000000000000000000000100001001001011010100000000000000
011000000000000111000110110000001110000110100100000000
000000000000000000000011110000011001000000001001000000
000000000000001111100010100101100000000010100100000000
000000000000010101100100000000101111000001001001000000
000010100000000101000010110101001011111100010000000000
000000000000000000100111011111101000101000100000000000
000000000000001000000000000101011000010010100101000000
000000000000001001000011100000011101000000001000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001010000000000001000000
000000000000000000000011011111101011000010000000000010
000000000000000000000010010101101011000000000000000000
010000000000000000000000001000001100010000100000000000
100000001110001101000010110111001000000000100010000000

.logic_tile 4 28
000000000000001000000000010001101111010110000000000000
000000000000000101000011111101001001101011100000000000
011000000000000111100011110011111100000000010000000000
010000000000000000100010011111101101000010110000000000
110100000000000101000110100001101100000000000000000000
010100000000000000100000000000101010000001000000000000
000000000000001000000010011000000000000000000100000000
000000000000000111000010010101000000000010000000000000
000000000100000001100010001101111001001000000000000000
000000000000000000000010011011101100001101000000000000
000011100000000000000000000101101000010000100000000000
000000000000000001000010000111111111101000000000000000
000000000000000000000000000001111111110000110000000000
000000000000000001000010100001101110110000100000000000
000000000000001011100000001000000000000000000100000000
000000000000000001000011101111000000000010000000000010

.logic_tile 5 28
000000001000000000000111010001101101110000010000000000
000000000000001101010011010101111001010000000000000000
011000000000010000000111000001011101101000010000000000
000000000110000000010011100011001111101001010000000000
010000000000001001000000000001011100000000000000000000
010010100000001001000000000011110000000001000000000100
000010100000001000000111000000000000000000000100000000
000000000010000111000000000111000000000010000000000000
000000000000001001000110001101011010001011000000000000
000000000000000001000000000111001110000001000000000000
000010100000001101100110000111100000000000000100000000
000001000000000001100000000000100000000001000000000000
000100000110000101100000000011011100100001010000000000
000100000000100001100000000111101010010000000000000000
000100000000000101100010010101111001000011010000000000
000000000000100000100010000101111010000010000000000000

.logic_tile 6 28
000000000000001000000011010001101011000000100000000000
000000000000000011000010110000111111000000000000000100
011011100001000111000110001011011101000010100010000000
000000000000100000100100000101101000011111100000000000
010000000000000000000111000000000000000000000000000000
110000100000000000000010100000000000000000000000000000
000000100100011000000111000001000000000000000110000000
000001000000001011000000000000000000000001000000000010
000000000000000000000000011000000000000000000000000000
000000000000000000000010101101000000000010000000000000
000010000000001000000000000000000000000000100000000000
000000000100001001000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001011011100010101111101001000001110000000001
000001001100011001000000000001011110000000100000000000

.logic_tile 7 28
000000001010001011100111101001101011111100000000000000
000000000000000001000100001111101101110100000000000000
011000000100000101100010110000011110000100000100000000
000000000000000011100111010000000000000000000000000100
110001000000000000000010011111101001101001000000000000
010010100010001101000011011001011100111001100000000000
000000000000000101000011100101000000000000000110000000
000000000000000111000100000000100000000001000000000000
000000000000000000000000010001000000000000000110000000
000000000000001001000011110000000000000001000000000000
000000000100001000000011111001111010111111010000000000
000000000000011001000110001011001011011111000000000000
000001000010000000000000001111111001111000000000000000
000000100000001101000000001101101001010000000000000000
000000000000000111000111001001001100000000110000000001
000000000000000001100010000101001110010100110000000001

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000110100000000000000000000000000000000000
000100000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000011000000001011111100100000000000000000
000001000000000101000011100101011010111000000000000000
011000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010010000000000101000011100001011101101000010000000001
010001000000000001010000000101001001001000000000000000
000000000000100001000111100000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000001000000001101100011100000000000000000000100000000
000000100000000001000100000001000000000010000001000000
000000100001010111000011000111001111001101000000000000
000000000000100000100100000101101101001000000000000000
000000001000000111100010000001001100000100000010000000
000000000000100000000000001111011011010100100000000000
000100000000000000000000001011011010000100000000000000
000000000000000000000000000001010000000000000000000000

.logic_tile 10 28
000001000000001011100110110000000000000000000100000000
000000100000000011000010000101000000000010000000000000
011000000000010000000011111011101010100011110010000000
000000000000100111000010000011011010010111110011000110
110101001110100001110111100101001001010000100000000000
110100100001000101000111001011111101010100000000000000
000000000000001111000010100001011101001101000000000000
000001000000000011000110111001011001000100000000000000
000000001100000111100000011111011011011100100000100000
000001000000000000100011001001111000001100000000000000
000000000000001001000000000000000000000000000100000000
000010100000001101100010000111000000000010000011000000
000000000000001000000010001001001101101001010000000000
000000000000001001000010101111001010010100100000000000
000000001010000000000110000001011011110000110000000000
000000000000100000000000000001111010110000010000000000

.logic_tile 11 28
000000000000000111100000010000011010000100000000000000
000000000000000000100011000000000000000000000000000000
011010100000000001000000011101111100000110000000000000
000001000000000000100010010111011000010100000000000000
010000000000001101100000010000000000000000100100000001
010000000000001111000011110000001010000000000000000000
000000000000100011010000001001111011100000000000000000
000000000000001011000000000111101101111000000000000000
000000000000000000000110000101011101000001010000000000
000001000000000001000000001111111001000110000000000000
000000000000000000000010110111011100000000100000000000
000100000000000000000010010001111010000110100000000000
000100000000000001100110000001101100000000000000000000
000110101100010000000100000000011110000001000000000000
000000000000000000000000000000001100000100000100000000
000000000001010001000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000110001101011010011100100000000101
000000000000000101000110110111101010001100000000000000
011000000010000011100110100000011010000100000100000000
000000000001000111100011100000000000000000000000000011
010010000001000011100010100011101010101001010000000000
000001100000100001100010101101001000010010100000000000
001000000000000111100010101001101001101000000000000000
000000000110001101100011001101011000010000100000000000
000000000000000000000110001011001110000100000000000000
000000000000001111000000001101110000000000000000000000
000000000000000001100000001011001110100000000000000000
000000000000000000100000001001011001110000100000000000
000010100000000000000110000001111011101000000000000000
000001000001000000000111001111111000011000000000000000
010000000000000011100000000001100000000000000110000010
100000001000000000100000000000100000000001000011000000

.logic_tile 13 28
000001000000000011100110000001000000000000000100000000
000000100000000000100100000000100000000001000000000000
011001100000001000000010101101101100001000000001000000
000101000000010001010100001001101011011110100000100010
110101000000000011000010011000001111000100000000000000
110110100000000000100110100111001000000000000000000000
000100000001000001000111101101101010111000000000000000
000000000000000111000000001011011101010000000000000000
000000000000000101100110101111101110100000000000000000
000000001100001101100000000101011011110000010000000000
000000000000010000000110000000000000000000000100000000
000000000000100000000000000011000000000010000000000000
000000001000001000000111100011011011100001010000000000
000000000000001101000010110101101111010000000000000000
000000000000001001100110000000000000000000100100000000
000000000000001001100000000000001000000000000000000000

.logic_tile 14 28
000000001010101000000110001000000000000000000100000000
000000000001001111000111011011000000000010000000000000
011010000000000001100010101101011010101000010000000000
000000000000001001100000000001111010000100000000000000
110001000000001000000110010000000000000000000100000000
110010000000000011000111000001000000000010000000000001
000000000000000011100010111000000000000000000100000000
000000000000100000000011101101000000000010000000000000
000001000000100000000010001001011000110000010000000000
000010000001000000000100000001111001100000000000000000
001000000000000111000000000101111111001110000000000000
000000000000000000000010001011001000001000000000000000
001000000000000000000111100101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100000000111000000000001101001000010110000000000
000000000110000000000000001011011100000000010000000000

.logic_tile 15 28
000000000000001000000000010001100000000000000000000000
000000000000001111000010010000000000000001000000000000
011000000000001011000110101001011011001101000000000000
000000000000000101100000000111101000001000000000000001
010000000000000000000111000000001010000100000100000000
100100000000000001000110100000000000000000000010000000
000000000000001111100011100001100001000000000000000000
000000000110000111100000000011001001000010000000000000
000000000000000001000000000011011101110000010000000001
000000000000000000000000001111011111110000110000000000
000000000000000000000110001101101000001000000000000000
000001000001000000000000000101011011001101000000000000
000010000000000000000011100000000000000000100110000000
000001001000000000000000000000001000000000000000000000
000000000000011000000110101101011011101000010000000000
000000000110000011000000000001111110000100000000000000

.logic_tile 16 28
000000100000001000000010100000001100000100000100000000
000000000000001001000100000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000011100110000000000000000000000000000000
110100000010000000100100000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000001000000000101100111000101100000000000000000000000
000010000000000000000000000000100000000001000000000000
000000000000000001000000001111011011100000000000000000
000000001100000000000000001111101011110000010000000000
000000000000000000000010000011111111100001010000000001
000000000000000000000000000001001010010000000000000000
001000000000000001100000000111101010100000110000000000
000000000000000001000010001001001101110000110000000000

.logic_tile 17 28
000000001100001101100111000101011110000010100000000000
000010100000000101100000000111011000000110000000000000
011000000000000000000011100101111110110011110010000011
000000000000000000000110111011111001100011110010000101
110000001000000000000110000001100000000000000100000000
110000000000000101000100000000100000000001000000000000
000000000001100000000011100101011000001001100000100000
000000000000010000000000000111111111001001010000000000
000000000000000001100110101001011111010100000000000000
000100000110000000010100000111001101010000100000000000
000000000000000000000000011111011100001000000000000000
000000000000000000010010000111011010001110000000000000
000000000000101011000111100000001100000100000100000000
000100001100010011100110000000000000000000000000000000
000000000000000011000110000001011111000000100000000000
000100000000101111100110000001001111101000010000000000

.logic_tile 18 28
000000000000000111100110011001111011101001010000000000
000000000000100000100110111101001100101000010000000000
011000000000001011100000000011011001001000000000000000
000000000000100111000000001001001100000110100000000000
110000000000101101100011010000000000000000100100000000
110000000001010101000010100000001010000000000000000000
000000100000101111100110100011001000000000010000000000
000001000110010011000000000001111011000010110000000000
001001000000000000000010000011111100101001000000000000
000010000000000001000010010011101101100000000000000000
000000000001011101000111100101001110110000010000000000
000000000110100001000100000101101101110000110000000000
000000001100100001100010001000000000000000000100000000
000000000001010000000000001111000000000010000000000000
000000000000010000000010000001111010001101000000000001
000000000000000000000000001101001001000100000000000000

.logic_tile 19 28
000000000000001000000010100000011100000100000100000000
000000000000001111000000000000000000000000000000000000
011000000000000000000110101101101010010110000000000000
000000000000000111000100001101111101101001010000000000
110000000000000000000110100000011000000100000000000000
010000001110000000000000000000010000000000000000000000
000000100000000101100110010001011000100000010000000000
000000000000000011100011111001001110010100000000000000
000000001100000000000111100000011010000100000000000000
000000000000000000000110000000000000000000000000000000
000000000000100101100111001111011111111100000000000001
000000000001000000000000000101111101111000000000000000
000000000000001000000110010000000000000000000000000000
000000001100000001000011010000000000000000000000000000
000000000000000000000110100101111000101000010000000000
000000001000000000000000000111001111001000000000000000

.logic_tile 20 28
000000000000001000000111010001100000000000000100000000
000000001110000011000111110000000000000001000000000000
011000100000000001100011101101011011001101000000000000
000000000000000000000000000101111110001111000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011000011011101000000100000000000
000000000000001101000000001011011101101000010000000000
000000000000001111000110010000011100010010100000000000
000000000000001001000111100011011111000010000000000000
001000000000000101100110101001001000111111000010000110
000000001000000000000011111001011100101111000011000100
000000000000100000000010000000001000000100000100000000
000000000001010000000000000000010000000000000000000010
000000000000100101000000001111111011010100100000000000
000000000001010001000000000111011100101001010000000000

.logic_tile 21 28
000000000000000000000010100111011011101001000000000000
000000000000000000000010000101101001010000000000000000
011000000001001101100000010101101011000000010000000000
000000000000001111000011011101101101000010110000000000
110000000001010011000110000001011011000000100000000000
110000000000101011000010010101111010101000010000000000
000000000000001001100111010001011110001000000000000000
000000000010001111100111011011111110001101000000000000
000000000000001001000010000011001111100000000000000000
000000000000001111010010101011001000110100000000000000
000000000000000000010111000101101100001001000000000000
000000000000000000000100001001001110000101000000000000
000000000000011000000010000101011110000010000000000000
000000000000101001000010100000001011000000000000000000
000000000000001000000111000000000001000000100100000000
000000001100000001000100000000001000000000000000000000

.logic_tile 22 28
000000000000011000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
110000000010000000000000000000001101000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 23 28
000000000001010000010111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000010100000000000000000000100000001
000000000000001101000010100111000000000010000000000000
011000000000000101000010100000000000000000000000000000
000000000000001101000110110000000000000000000000000000
110000000000000000000000000001111001000010000000000000
010000000000000101000010110001011011000000000000000000
000000000000000101000010100001011011000010000000000000
000000000000000101100010100101101010000000000000000000
000000000000000000000000000101001110000000000000000000
000001000000000000000010010000110000001000000000000000
000000000000000000000000000001111001000010000000000000
000000000000000000000000001001011011000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000001000001101000000100000000000
000000000000000000000000001101001000000000000000000000
011000000000001000000111001111111000000000000000000000
000000000000000101000100000101000000000100000000000000
110000000000000000000000001101001011111111110000000000
000000000000000001000010110001011111101111110000000001
000000000100000111000111000111111010010000000000000000
000000000000001101000100000000001011000000000000000000
000000000000001001100000000000011011000000000000000000
000000000000000001100000000011001110010000000010100010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000001101101101000000010000000000
000000000000000000000000000001001011000000000000100001
000000000000000111100110000101111111010000000000000000
000000000000000000000010000011001001000000000000000000

.logic_tile 3 29
000010100000000101000000001111001010010100100000000001
000000000000001101100011110011011000010110100000000000
011000000000001000000111110101111010000000010010000001
000010100000000001000111001111101010000000000000100000
010000000000001000000110010111111010001001000000000000
010000000100000101000110001101101110001010000000000000
000000000000000111000011100000000001000000100100000000
000000000000000001100111100000001011000000000000000000
000000000000000111100000000001111111010000000000000000
000000001010000000000000001101111001010110000000000000
000010000000000000000000000101111010000000010000000000
000000001110000001000000001111101010000000000000100000
000000000000000111000010100001001101000001110000000000
000000000000000001100010111111001000000011110000000000
000000000000000000000000000101111010100000000011000010
000000000000000000000010001111011010000000000010100000

.logic_tile 4 29
000000000000000111000111000000011000000100000100000000
000000000000000101000010100000000000000000000000000000
011000000000000011100010100101111000101000010000000000
000000000000001001100110101001101111000000100000000000
010000000000000011100111100001011011111111000000000000
110000000000000000000110111001001001010110000000000000
000000000000000101000010010000001100000100000100100000
000000000000001101000010100000010000000000000000000000
000100000000000001000010001111101011010100000010000000
000100000000000000000011000111011101110100010000000100
000000000000000000000110011111011011101000010000000000
000000000000000000000010001101101101010110100000000000
000000000000000000000010000001101100100011110000000000
000000000000000000000010011111101000111011110000000000
000000000001011001100000000101011010101000000000000000
000000000000001101000000001011011111010000100000000000

.logic_tile 5 29
000000000000101101000000001111011100010100100000000000
000000000001000101000010110001001110101001010000000000
011000000100001011100111100101001101010000000000000000
000000000000001001000011111011011001010010100000000000
010000000000001011100111010000000001000000100100000000
100000000000000101000110100000001010000000000000000000
000000100000011001010111100001101000101101010010000000
000001000000100011000000001101111000000100000000000010
000000001110000011100011100101111110100000010000000000
000001000000000000100011010001011011100000100000000000
000000000000000001100000000011011101100000000000000000
000000000000000000000011010101111010110100000000000000
000000000000000001100011101111111000000001110000000001
000000000000001001000000001101101111000000100000000000
000001000000000000000000000000000000000000100100000000
000000000000000000010011000000001100000000000000100000

.logic_tile 6 29
000000000001010101000000000001111001111111000000000000
000000000000100111110010001101011101101001000000000000
011000000000000111000010100101100000000000000100000000
000000000000000000000100000000000000000001000000000100
110000000000000011100110001111111100001001000000000000
110001000000001101000000001101101010001010000000000000
000000000000010011100111100111101100111000000000000000
000000000000000111000000000101111000111100000000000000
000010101000000000000110100000000000000000000000000000
000001000001010000000011100000000000000000000000000000
000000000000000011100110010000001000000100000100000000
000000000000000000100010000000010000000000000000000000
000010100000000000000011101011101100001111000000000000
000001000000000000000100001111111101001101000000000000
000000001000000000000110101001011011010100000000000000
000000000000000000000010100101011111100000010000000000

.logic_tile 7 29
000000000000000111100000000101111101111000000000000000
000000000000000000000000000101101011111100000000000000
011000000100001000000111100111101100000001110000100000
000000000001010011000100001101011111000011110000000000
010000000000000111000000010101111001111000000000000000
000000000000000000000010101111011100010000000000000000
000000001010000000000110010011101111100000010000000000
000000000001000001000010001011001101010000010000000000
000000000000000000000011111000000000000000000111000100
000000000000000001000111100001000000000010000000100000
000011000110000001000011101011101101000100000000000000
000000000000001001000110001001101010101000010000000000
000000000000000111000011110011111110010000000000000000
000010000000000000100110000011101110010110000000000000
010000000000000001100000000000000000000000000111100011
100000000000000001100000000001000000000010000010000011

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000100001111100010110000000000000000100100000000
000000100000001011100111000000001010000000000000000000
011010100100000000000010100011100000000000000000000000
000000000000001001000100000000100000000001000000000000
010000001110000001100011101101011101101011010010000000
110000000000001101100010111101001111000111010000000000
000001000000100111100010100101111100100000000000000000
000000100000001111100010110001001100111000000000000000
000000001110101001000110000101011110101001010000000000
000000000001011011100000001001111100010100100000000000
000000000000000001100000010011111001101001010000000000
000000000000001011000010111011101001101000010000000000
000000001100000000000000000101101101101000000000000000
000000000000000000000000000001001010100000010000000000
000000000010000000000010111001001100010100100000000000
000000000000000000000010001101101001010110100000000000

.logic_tile 10 29
000000000001011101100010111101001100010000000000000000
000000000000100101000011010011111000010010100000000000
011000000000001111100110111001011010000001010000000000
000000000000000101100010010111001111000010010000000000
010000001010000001100111110001111011010100100000000000
110010100000000101000111010101011111010110100000000000
000000000000000111000011100000011010000100000100000000
000000000000001101010010110000010000000000000000000000
000000001110000000000111000101001100101000010010000000
000010000000001111000110011001011111000000100000000000
000000000000000000000000000011001100101000010000000000
000000000000000011000000000001101001010110100000000000
000010101100000000000110011001111011111111000000000000
000001000001010000000011011001101000010110000000000000
000000000100000000000010100111011010101000000000000000
000000000000000011000000000101101111011000000000000000

.logic_tile 11 29
000000000001001000000000010101101111101000000000000000
000000000000000001010011111101111111011000000000000000
011000000000000000000000001101111011110100000000000000
000000000000001101000000000101011111110000000000000000
110000000000000001100010010101001110101001010000000000
100000000000000101000010100011101000100001010000000000
000000001100000101000110010101011001010000100000000101
000000000001000101000010000101001110100010110000100001
000000000000000111000000000000011100000100000100000000
000000000000000011100000000000000000000000000000100000
000001000000101001000111101001001011101001000000000000
000000000000011011000100001101111101100000000000000000
000000000000000001100000010000000000000000000100000000
000001000000000001100011100111000000000010000000000000
000000000000001001100011110111111101010110000000000000
000000000000001111000111110011001111101001010000000000

.logic_tile 12 29
000000000000100011100000001111011110111011110000000000
000000001111000000100000000101001100010011110000000000
011000000000001011100111011111011000000001010000000000
000000000000000011100010011111101000000001100000000000
110000001000000000010110000000011000000100000100000000
010000000000000000010000000000000000000000000000000000
000100000000000101000111101111011011101001010000000000
000000001000000101100010101011011011010100100000000000
000000000110000001100000000101111101100010110000000000
000100000000001011000010011101001110101001110000000000
000000000000100001100011001001101110010100100000000000
000000000000000000000011111011101100101001010000000000
000000000001000011000010011111011000000000100000000000
000000000000001001000011101011111111010100100000000000
000000000000101101000011100111100000000000000100000000
000000000000010111000011110000100000000001000000000000

.logic_tile 13 29
000001001000000111000010100001000000000000000100000000
000000101100001101000010100000000000000001000000000001
011000000000000000000011111001111000010100100000000000
000000000000001111000110101011011001010110100000000000
110001000110000000000110011011111100101001010000000000
110000100000000001000011110001101011010100100000000000
000000000000000000000111100001001100000100000000000000
000000000000000000000010111111001011101000010000000000
000010100110001001100000010000000001000000100000000000
000001000001010101000010000000001000000000000000000000
000001000000000001100011001001011010000000100010000000
000010000000000000100111001001011010101000010000000000
000000000000000000000010010000000001000000100100000001
000000000000000000000011110000001101000000000000000000
000000000000000000000000000001001101110011110000000000
000000000000000000000000000011111011100001010000000000

.logic_tile 14 29
000000000000101001100111011000000000000000000100100000
000000000001001001000011010001000000000010000000000000
011000000000001101000000000111111101101000010000000000
000000000000001011000000000011001011000000100000000000
010000000000000101000000000000001000000100000100000000
010000101100000000000000000000010000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000111100010100000000000000000000000000000
000000001010001011100000000011111000101000010000000000
000000000000000111000010111011101010101001010000000000
000000000000000001100110001001001111101000010000000000
000000000000001111100010010011001011000000010000000000
000000000000000001000000001111101110110000000000000010
000000000000000101000000001011001100110110000001000100
000000000000001001100000000011011011001101000000000000
000000000000000001100000000001101010001111000000000000

.logic_tile 15 29
000000000000000101000010110011000000000000000100000000
000000000000000000100011010000100000000001000000000100
011000000000000000000111110111111011010100100000000000
000100000000001101000011100111001111010110100000000000
110000000000001111000111010001100000000010100000000000
100000000000000011000111111001101101000010010000000000
000000000000101101100111111011111000001001100000000000
000000000000001001000011010011001011000110100000000010
000000000000000001100010010000001010000100000100000000
000000000000000000000011010000000000000000000000100000
000000000000000001100000000111001110101011010000000000
000000000000000001000000001001101100001011100000000000
000000000000000101000111001000011010010000100000000001
000000000000000001100100001001011011010100100000000000
000000000000000001000000000101011011001101000000000000
000000000000000000000010000001011010000100000000000100

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000001010000100000000000000
000000000000100000000000000000010000000000000000000000
110000000000000001100011000000000000000000000100000000
100000000000100000100111100101000000000010000000000000
000000000000000011110000000111011011001101000000000000
000000000000000101100000001011001010001000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100111000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000010000000

.logic_tile 17 29
000010000000000001100000010000000000000000000100000000
000001000000000000000010100101000000000010000000000000
011000000000000001000000001001001100101001000000000000
000000000000000101100010110111101111010000000000000000
010001000000000101000010010000000000000000000000000000
110010100000000001000010100000000000000000000000000000
000000000000000101000000000011101100100000000000000000
000000000000000000000000001101101101110000100000000000
000010100000010101100010000000000000000000000000000000
000001000000101101000100000000000000000000000000000000
000000000000000000000000001101101110000000000000000000
000000000000000000000011000001010000000010000000000000
000000000000001101000110000001001011101001010000000000
000010100000000101000011010111001000010010100000000000
000000000000001001100000000001111110111111000000000000
000000000000001001000000000111101100101001000000000010

.logic_tile 18 29
000000000000000000000010111101001001101001010000000000
000000000000001101010110011001011000101001000000000000
011000000000001011100000010001111100010100100000000000
000000000000001001100010000101001111101001010000000000
010000000000000000000110000000000000000000000000000000
010010100000001001000010100000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100011000000000010000000000000
000001001110000001100110000001111010010000000000000000
000000101100000000100000001111011000100001010000000000
000000000000001111000000001000000000000000000100000001
000000000000000001000010010011000000000010000000000000
000000000000000000000111010101101010001000000000000000
000000000000100000000111011101111111001110000000000000
000000000000000000000010000111111100000001110000000000
000000000000000000000000001101111101000000100000000000

.logic_tile 19 29
000000000000000001100111111011001010010001010000000000
000000000000001101100111111011001000100001010000100000
011000000000000101000000000111011011110110100000000000
000000000000000101100000000001011010111000100000000000
010000000000000101000010001000000000000000000100000000
010000000000001001100000000101000000000010000000000000
000000000000000001100110000000000000000000100110000000
000000000000000001100000000000001001000000000000000000
000000000000000001100000000111011110010100000000000000
000000000000000101000000000101101011011101000011000000
000010100000000000000000000111100000000000000000000000
000001000000000000000010000000100000000001000000000000
000010101110000101100000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000010100001101101000000000000000000
000000000000000101000000000000001000000001000000000000

.logic_tile 20 29
000000000000000000000110011000000000000000000100000000
000000000000000101000010100111000000000010000000000100
011000000000000101000110000101011101111000000000000000
000000000000000101000000001001001110111100000000000000
010000000000000101000011110000011000000100000100000000
110000000000000101100010100000000000000000000000000000
000000000000000000000000001001001100000000010000000000
000000000000000001000000001111111010000001110000000000
000000000000001000000011100111011110101000010000000000
000000000000000101000110001011111100000000100000000000
000000000000101000000000000001101111010000000000000000
000000000001001111000000001011001001100001010000000000
000000000000000001000000010101101010010100000000000000
000000000000000000100010000111011000100000010000000000
000000000000001011100010010111101100000010100000000000
000000000000001001100011100000101111001001000000000000

.logic_tile 21 29
000000000000000111000011110011100000000000000100000000
000000000000000000000110010000000000000001000000000000
011000000000001000000110010001111101010010100000000000
000000000000000111000011011101111001010110100000000000
110000000000000000000000000000000000000000000000000000
010000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001100000011001011000101000010000000000
000000000000000000100011100111101001000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000110000010000000000
000000000000001011000000000001101100100000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000011101000000000000000000100000000
110000000000000000000000001111000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010100100000010
000000000000000001000000000101001100000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000010100111100000000000000100000000
000000000000000000000100000000100000000001000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000000000011100101101000000000000000000000
110000000000000000000000000000010000001000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001111000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000011000000000000000000100000000
100000000000000000000011001111000000000010000000000000

.logic_tile 2 30
000000000000000000000010100000001100000100000100000000
000000000000001101000100000000010000000000000010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111010011101000100000000000000000
110000000000000111000110001111011000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101001010000000000000000000
000000000000100000000000000000100000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000001111111001100001010000000000
000000000000000000000000000111101100100000000000000000
011000000000000011000111001011101111100001010000000000
000000000000000000100100000011111110100000000000000000
110001000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001011100010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011001100000001000000000000000000110000000
000000000000001011100010011001000000000010000000000000

.logic_tile 4 30
000000000000001111000010101111011110000001010000000000
000000001000000011100100001001011110000010010000000000
011010000000000111000000011011111011110000010000000000
000000000000001001000010001101101000110000110000000000
110100000000000001100000000111101101110011110000000000
110100000000000000000010010101011100100001010000000000
000000000000000001100000001000000000000000000000000000
000000000000000000000010001101000000000010000000000000
000000000000001101000110100001011100000010000000000000
000000000000000001000000000011000000000000000000000000
000000000000000101000000010001111110000001010000000000
000000000000000001000010101001001011000001100000000000
000000000000000001000010000000000000000000100100000000
000000000000101111000000000000001000000000000000000000
000000000000000001000000000111111000110010110000000000
000000000000000101000010000111011100100010010000000000

.logic_tile 5 30
000001000000001000000111100000001010000100000100000000
000010100001011111000111100000010000000000000000000000
011000000000000011110000000011101001111000110000000000
000000000000000000100010110011111100100100010000000010
110000000000000001100010001111101000011111010000000000
110000000000001101100010000101011000011111100000000000
000000000000000001110000010011011101010100100000000000
000000000000000101000011010111001010010110100000000000
000000000000000011000111000011011001100100010000000000
000000000000000111100100000101001001110100110000000000
000000000000000011000000010111001010010111010000000000
000100000000000011110011010101011101000011010000000000
000100000000100011000010001101001111100000000000000000
000100000001010001100010000111011101111000000000000000
000000000000001011000000001000000000000000000100000000
000000000110000001000000001101000000000010000010000000

.logic_tile 6 30
000000000000000111000000011011001011100001010000000000
000000000000000000010010001111011011100000000000000000
011000000000000111100110010011111000010000000000000000
000000000000000000000111111111111011010110000000000000
110000000000100000000110010101000000000010000000000000
110000000001000000000010110111101101000011010000000000
000000000000000101000111111011011010100000000000000000
000000000000000111100010001011011000110000100000000000
000000000000001011100000000000000001000000100100000000
000000000000000011100010000000001110000000000000000000
000000000000000000000010111101000001000010000000000000
000000000001000000000111001101101000000000000000000000
000001000000000001000010000111011011000000010000000000
000000100000000000000110100011101001000001110000000000
000010100000000001000010101001011010010000000000000000
000000001100000000000100001001101100101001000000000000

.logic_tile 7 30
000000000000001000000000010111011101110000010000000000
000000000000000011000011011101101001010000000000000000
011000000000001101100011110011111111110110100000000100
000000000000001111000011101011011000110100010000000000
110000000000001000000011100011101011100000010000100000
010000000000001111000000001101001000010000010000000000
000000000000000101000000011111101101010100100000000000
000000000000000000000011011101001101101001010000000000
000000000000000000000110000111011011111100000000000000
000000000000001111000010000011011010111000000000000000
000000000000001001100010100001101001010100000000000000
000000000000000001100100001111111001010000100000000000
000000000000001000000000000000011110000100000100000000
000000000001010001000010010000010000000000000000000000
000000000000000001100011100001000000000000000100000000
000000000000000000000110000000000000000001000001000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000111011100010100000000000000
000000000000001101000000001111101010010000100000000000
011000100000001011100000001111111100000110000000000000
000001000000001011100000000101010000000101000000000000
010000000000000001100111001111111001001101000000000000
110000000000001101000000000001001011001000000000000000
000000000000000000000111001001111011100000000000000000
000000000000000001000100000101011101110100000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000110001011000000000010000000000000
000000000100001001100010001001000000000010000000000000
000000000000000001000010001111001101000011100000000000
000000000000000000000011001011001011010000000000000000
000000000000000000000110001101101000101001000000000000
000000000000001001000000001011101111000001110000000000
000000000000000001000010001111011000000000010000000000

.logic_tile 10 30
000000001110001000000011100111001100000100000000000000
000000000000001011000011000001011001101000010000000000
011000000000000011100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
110001000000000111000111010101101000000000100000000000
010000100000000101000111010111111111010100100000000000
000001000000000000000000010000000000000000100100000000
000000000000000000000011000000001011000000000000000000
000000000000001001100110000011101110000100000000000000
000000000000000001100011000011010000000000000000000000
000000000000100101100111001111101011110000010000000000
000000000001000000000000000001111011100000000000000000
000000000000000001000110010111111100100000000000000000
000000000000000001000011101001111000110000010000000000
000000000100000001100111000111101010010010100000000000
000000000000000000000010000011001010101001010000000000

.logic_tile 11 30
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011001111011101100000000000000000
000000000000000000000000000111011011110000100000000000
110000000000001000000000010001100000000000000000000000
110000000000000011000010100000100000000001000000000000
000000000000000001000011111000000000000000000100000000
000000000000000001000011100101000000000010000000000000
000000000000001000000000001001001011110000010000000000
000000000000000011000000001101011110110000110000000000
000010000000001000000000001011101100101000000000000000
000000000000000101000010111111001010011000000000000000
000000000000000001000010000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000001001100000000101100000000000000000000000
000000000000000101100010110000000000000001000000000000

.logic_tile 12 30
000000000000001000000010001001101101111100010000000000
000000000000001111000111101001001000101000100000000000
011000000000001101000000000011000000000000000100000000
000000000000001011100011100000000000000001000000000000
010000000000101000000110101011011111100000110000000000
010000000001001111000000001101111100110000110000000000
000000000000000101000110001001111010100000000000000000
000000000000000000100011001101001001110000010000000000
000000000000000111000110010000000000000000100100000000
000000000001000011000011010000001101000000000000000000
000000000000000000000000000101011000010110000000000000
000000000000000011000000000111111010101011100000000000
000000000000001000000000000000001110000100000100000000
000000000000000001000010000000010000000000000000000010
000000000010000000000000010001001011010000000000000000
000000000000000000000010111001011011101001000000000000

.logic_tile 13 30
000000000000001101100010000000000000000000100100000000
000000000000001111010100000000001010000000000000000000
011000000000000000000010100011011010100001010000000000
000000000000000000000100000001011001100000000000000000
010000001110000001000011100000011110000100000000000000
110000000000000000000110110000000000000000000000000000
000000000000000001010111000101111100100000000000000000
000000000000000000110100000001001001110100000000000000
000000000000001001100000001000000000000000000100000000
000000000000001011000000000111000000000010000010000000
000000000000000000000000001001000000000000000000000000
000000000000000001000000001001001100000001000000000000
000000000000000000000110000111101010000000000000000000
000000000000000000000000000000011111000001000000000000
000000000000000011000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 14 30
000000001000000000000000001011011000000110000000000000
000000000000000000000010101111101001010111110000000000
011000000000001111100000000111101111111000000000000000
000000000000000101100010111101001111111100000000000000
110000000000000011100000010101111011010000000000000000
110000000000001101000010001001101000010010100000000000
000000000000000011100011100001111111101000110000000000
000000000000000001100010010111111100011000110000000000
000000100000001000000110000000000000000000000100000000
000000000000000001000000000101000000000010000001000000
000000000000000011100000001011011010011111110000000001
000000000000000000000000000111001010101101010000000000
001010000000000111100011111101111011111000000000000000
000000000000000001000111011101011001010000000000000000
000000000000001111000010010000000000000000000110000000
000000000000001001100010001111000000000010000000000000

.logic_tile 15 30
000000000000100111100000000101011000111111000000000000
000000000000010000100010101101111010010110000000000000
011000000000000000000110000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
110000100000001111100010110111001101010100100000000000
110001000000000011000110001011101110101001010000000000
000000000000000111000010110000000000000000100100000000
000000000000001101100110000000001000000000000010000000
000000000000000111100111011111011011101000010000000000
000000000000000000000111001111001011010110100000000000
000010100000000000000010000011111011001000000000000000
000000000000001111000100000101001110001110000000000000
000000000000001001100111100111101100000110000000000000
000000000000001111000010100000011110000001010000000000
000000000000000001100110100001011101010000000000000000
000000000000000001000000000011101011100001010000000000

.logic_tile 16 30
000010101010001101000010000000000000000000100000000000
000001000001011111000111110000001110000000000000000000
011000000000000001000010110011111011001000000110000000
000000000000000111110110000001111101000000000000000000
000000001010010111000000001001101001111100000010000000
000000000000101101100000000101011001110100000000000000
000000000000001001000111100000000000000000100100000000
000010000000000011000000000000001010000000000010000000
000000000000000101100000000000000000000000000000000000
000000001001000001000000000000000000000000000000000000
000000000000000000000110101001001101001101000000000000
000000000000000000000110010111001111001000000000000000
000000000000000101000000001111001100010000100000000000
000000000000000000100010000001101001101000000000000000
010000000000000001100000001101011111001101000000000000
100010000000000001000010001001001010001111000000000000

.logic_tile 17 30
000000000000100000000010101001011011110000010000100000
000000000000011101000110000101101111110000110000000000
011000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000010101000000000000000100000000
110000000000000101000011110000100000000001000010000000
000001000000001001100000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011000110000011101111001001000000000000
000000000000000001110011110101101100001010000000000000
000000001110000011000010101011100000000010000000000000
000000000000000000100100000011101000000000000000000000
000000000000000011000110100111111101001000000000000000
000010000000000000000010000101011111001110000000000000

.logic_tile 18 30
000000000000000000000010100001100000000000000100000000
000000000000000000000100000000000000000001000000000000
011000000000000111000010100111011011001101000000000000
000000000000000000100111101001001110001111000000000000
110000000000101000000010010001101100101001000000000000
110000000001010011000110001101101101010000000000000000
000000000010000001100010100111111001111000000000000000
000000000000000000000000000011111001010000000000000000
000000000000000101000000000000001110000100000100000000
000000000000000000000010000000010000000000000001000000
000000000000000000000000000101001100010000000000000000
000000000000000000000000000101111110010010100000000000
000000000000001111000010010000000000000000000000000000
000000000000000001100011000000000000000000000000000000
000010100000011000000111000111011011110000110000000000
000000000000000011000000001101011110110000100000000000

.logic_tile 19 30
000000000000001111100000001111101110111110110000000000
000000000000000111000010110101111000010110110000000000
011000000000000000000110011111011101110000010000000000
000000000000001001000010001001011010110000110000000000
110000001110000000000110001111111010011011100000000000
110000000000000001000010000011011001001011000000000010
000000000000001001000010110000000000000000100100000000
000000000000000001000111010000001011000000000000000000
000000000000000000000110011011101011111100000000000000
000000000000000000000011011001001011110100000000000000
000000000000000111100011111001101011110000010000000000
000000001000001111100110101011011110100000000000000000
000001000000000111100011110001011011010100000000000000
000010100000000000100011101011011100100000010000000000
000000000000000000000000010011011000101000000000000000
000000000100000001000011000001101101100000010000000000

.logic_tile 20 30
000000000000100001100111101001111011001000000000000000
000000000001000000100011100011111110001101000000000000
011000000000000001100110100111111110101000000000000000
000000000000001001000110101011101111011000000000000000
110000000000000111100010010001011001101001010000000000
010000000000000000100010001101101001010100100000000000
000000000000000101000000000000001000000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000110000001001011100010110000000000
000000001110000000000010011111011010010110110000000000
000000000010000000000110100101011001111000000000000000
000001000000000001000000001011001101010000000000000000
000000000000101000000110100001111011001000000000000000
000000000000010011000010000101111000001101000000000000
000000000000000001000110100000000000000000100100000000
000000000100000000000000000000001110000000000000000000

.logic_tile 21 30
000000000000000000000000001101001101101010000000000000
000000000000000000000000000001111101101011010001000000
011000000000000000000111110000000000000000000000000000
000000000000001101000011110000000000000000000000000000
110000000000000000000000000101111111001101000000000000
110000000000000000000010110111011100001000000000000000
000000000000000101000000000101111000000100000000000000
000000000000001101100000001111010000000000000000000000
000000000000000000010011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000010000011000010100000000000000000000000000000
000000000000000111100010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010101001000000000010000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100100000
000000000100000000000000000000001101000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000011110000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
110000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000101000010110000000000000000100100000000
000000000000000000000011010000001011000000000000000000
011000000000000000000000010101000000000000000100000000
000000000000000000000010000000100000000001000000000000
010000000000001000000010110000000000000000100100000000
010000000000000001000110000000001011000000000000000000
000000000000000000000110000101111110000010000000000000
000000000000000000000000000001101010000000000000000000
000000000000000000000000000001001011000010000000000000
000000000000000000000000000111111001000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
010000000000000001100000000000001010000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 2 31
000000000000000000000000010101111100000010000000000000
000000000000000000000010000101111001000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000010111011000000000010000000000000
110000000000000001100000000000001100000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000101000000011001111011000010000000000000
000000000000000000100010000011101110000000000000000000
000000000000000000000010100000001100000100000100000000
000000000000000000000110000000010000000000000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000001000000000000000000000000000000100000000
100000000000000001000000001011000000000010000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000010000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 5 31
000000000000100111100011110000000001000000100100000000
000000000001000101100110000000001101000000000000000000
011000000000001101000000001101011011011101010000000000
000000000000001011100000001101011000000110100000000000
010000000000000001000010001101101000111000000000000000
110000000000000101000000001111111101010000000000000000
000000000000000101000010010101111001000100000000000000
000000000000000000100011010101101011010100100000000000
000000000001000000000110000000001100000000000000000000
000000000000000000000010001111011001000010000000000000
000000000000000000000000001101011010100000000000000000
000000000000000000000010001111001111110000010000000000
000000001110000000000011000111011111100001010000000000
000000000000000000000011010001111111110101010000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000011000001000000000010000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000011010000100000100000000
000000000000000101000100000000010000000000000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000011100011110000000000000000000100000000
000000000000000000100011101101000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000000010100000000000
000000000000000000000000001001001101000110000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111010100001010000000000
000000000000000000000000001101001101010000000000000000

.logic_tile 7 31
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
010000001110000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 8 31
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000010100000000000000000010000011100000100000100000000
000001000000000000000011010000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000001000000000000000000100000001
000000100000000000000000000101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000011100000000000000000000000000100000000
010000000010000000010000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000001001110000101000000000000000000000000000000000000
000010100000000000100010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000101000000001001011111001000000000000100
010000000000000000100000001011011010001101000000000000
000000000000000011110000000000001100000100000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000001111101100000001110000000000
000000000010000000000000000001111010000000010000100000
000000000000000000000000000111000000000000000100000000
000000000000000000000010000000000000000001000000000000

.logic_tile 12 31
000000000000000000000111001011111100110000010000100000
000000000000000000000110100011101001110000110000000000
011000000000001000000110100000000000000000000000000000
000000000000000111000010110000000000000000000000000000
010000000000000000000110101111101001000101010000000000
110000000000000000000010001001011010101101010000000000
000000000000000111100000000000000001000000100000000000
000000000000000000000010110000001100000000000011000000
000000000000000000000000011101011011100000000000000000
000000000000000000000010000101111110110000100000000000
000000000000001101100110000000011110000100000100000000
000000000000000001100000000000010000000000000000000000
000000000000000000000000000001101001101010000000000010
000000000000000000000000001011111000010111100000000000
000000000000001001000110101111111000000100000000000000
000000000000000011000100001001001011010100100000000000

.logic_tile 13 31
000001000000000111100000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
011000000000000011100000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
010000000000000001000000001111101100001000000000000000
010000000000000000000000001101001010001110000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001110100001100000000000000000000000000000000000
000010100001010000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101111010000100000000000000
000000000000000001000000000011011000010100100000000000

.logic_tile 14 31
000000000000000011100111101001011000100100010000000000
000000000000000000000110111001001010110100110000000000
011000000000001011100011110101101000101000000000000000
000000000000001111000010100001011001111001110000000000
010000000000000001100111000001001011101001000000000000
110000000000000000000110111111111000010000000000000000
000000000000000011100000011111011001010000000000000000
000000000000000000100010100001101011010010100000000000
000000000000100000000110010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000001010000000000000000011101100000000000000000000
000000000000000000000011110000111101000001000000000010
000001000000000000000010000000011000000100000100000000
000010100000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000001000000011100000000000000000100100000000
000000000000001011000010000000001001000000000000000000
011000000000001001100000010000000000000000100100000000
000000000000001111000010000000001111000000000000000000
110000000000001111000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000111100010100001101011000100000000000000
000000000001000000100100000000101000000000000000000000
000000000000001001000000000111001000111000000000000000
000000000000000001000000000011011000010000000000000000
000000000000000101000000000101101100100000000000000000
000000000000000000000000000101001100110000100000000000
000000000000001000000010001011011101000100000000000000
000000000000000111000010001101001000010100100000000000
000000000000000101000000000101111110000100000000000000
000000000000000000000000001001101110101000010000000000

.logic_tile 16 31
000000000000000011100000000000011000000100000000000000
000000000000000000100000000000010000000000000000000000
011100000000001000000011000000000000000000000000000000
000100000110000001000000000000000000000000000000000000
110000000000000000010000001001011011100000010000000000
000000000000000000000000001101001100101000000000000000
000000000000001000000010001000000000000000000000000000
000000000000000001000000000111000000000010000000000000
000000000001010001000010001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000001000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000001111100101001000000000000
000000000000000011000000001011001100010000000000000000

.logic_tile 17 31
000000001110000000000000000011011111101000010000000000
000000000000001101000000000001111111000000010000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
110001000000000000000000000000000000000000000000000000
010010100000001101000000000000000000000000000000000000
000000000001000000000000000011111110100000010000000000
000000000000000000000000001111111010010100000000000000
000000001000000000000010000011100000000000000100000000
000000000000000000000010110000100000000001000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 18 31
000000000000000101100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000011100000000000000001000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000111000000001111111100100000000000000000
000000000000000000000000000111111000110100000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101011001101000010000000000
000000000000000000000010000001111110000000010000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000010001000000000000000000100000000
000000000000010101000111101111000000000010000000000000

.logic_tile 19 31
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000100000000
000000000000000000000011011111000000000010000000000000
110000000000000101100000000101101100101000000000000000
010000000000000000000000000111111010110110110000000000
000000000000000000000010010101100000000000000100000000
000000000001000000000011110000100000000001000000000000
000000000000010000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000001111011000111000000000000000
000000000000000000000000001011111000100000000000000000

.logic_tile 20 31
000000000000000000000000001000000000000000000111100100
000000000000000000000000000011000000000010000001100100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100100000
000000000000001101000000000000010000000000000000000000
110000000000000111000000010111011111010101000000000000
010000000000000000000011110011111000111110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000001010000100000100000000
000010001110001011000011100000010000000000000000000000
000000000000000000000000001101011000100000010000000000
000000000000000000000010001101001111101000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000001101000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000000000000000000000000000000001100000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000001000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000110100111100000000000000100000000
000000000000000000000100000000100000000001000000100000

.logic_tile 10 32
000000000000100000000000000101000001000011010100000001
000000000001000000000000000111001010000011000000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000000001000000100100000000
000000000000000000000000000000001001000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000011000111100000000000000100000000
000000000000100000000100000000000000000001000000000000
000000000000001000010000000111000000000000000000000000
000000000000001101000000000000100000000001000000000000

.logic_tile 13 32
000000000000000000000000000111000000000000000000000100
000000000000000000000000000000100000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 14 32
000000000000000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
010000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000010000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 16 32
000000000000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001000000100000000000000
100000000000000000000000000000010000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000111000000000000000100000000
000000000000000000010010010000100000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000001000000100100000000
000001000000100000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111000000000000000100100000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000001000
000000000000000000
100100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000001100000
000000110000000000
000010000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 33
000000000000000010
000100110000000000
000000000000000000
000000000000000001
000000110000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 33
000010000000000010
000101010000000000
000001110000000000
000000000000000001
000000000000000010
000000000000010000
001000000000001000
000000000000001000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000001000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000

.io_tile 14 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 16 33
010000000000000000
100100000000010000
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001001010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 33
000000000001100010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000001110000000000
000011011000000001
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000100000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 33
000000000000000000
001100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000001110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 33
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
010000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000011001
000001110000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000110010
000000000000010000
000010000000000000
000010110000000001
000000000000000010
000000000000000000

.io_tile 23 33
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 24 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 2 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 3 i_reset$SB_IO_IN_$glb_sr
.sym 4 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 5 i_clk$SB_IO_IN_$glb_clk
.sym 6 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 8 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 45 reg_file[11][15]
.sym 48 $abc$36303$new_n3666_
.sym 50 $abc$36303$new_n2774_
.sym 51 reg_file[15][7]
.sym 52 reg_file[15][15]
.sym 104 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 177 $abc$36303$new_n2773_
.sym 178 $abc$36303$new_n3665_
.sym 179 $abc$36303$new_n2772_
.sym 180 reg_file[10][15]
.sym 181 $abc$36303$new_n2775_
.sym 182 $abc$36303$new_n2765_
.sym 183 $abc$36303$new_n3661_
.sym 184 $abc$36303$new_n2769_
.sym 216 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 292 $abc$36303$new_n3679_
.sym 293 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 296 reg_file[17][15]
.sym 297 $abc$36303$new_n2780_
.sym 300 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 320 instr[15]
.sym 405 $abc$36303$new_n3677_
.sym 406 $abc$36303$new_n3678_
.sym 407 reg_file[21][15]
.sym 408 $abc$36303$new_n2779_
.sym 411 $abc$36303$new_n2781_
.sym 412 $abc$36303$new_n3667_
.sym 434 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 438 instr[16]
.sym 439 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 453 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 457 reg_file[1][15]
.sym 482 reg_file[5][15]
.sym 519 $abc$36303$new_n3673_
.sym 520 $abc$36303$new_n3668_
.sym 521 $abc$36303$new_n3672_
.sym 522 $abc$36303$new_n5271_
.sym 523 $abc$36303$new_n3671_
.sym 524 $abc$36303$new_n5270_
.sym 525 $abc$36303$new_n5272_
.sym 526 reg_file[20][15]
.sym 536 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 544 $abc$36303$auto$ice40_ffinit.cc:141:execute$36245
.sym 563 instr[21]
.sym 568 instr[17]
.sym 633 $abc$36303$new_n3669_
.sym 634 $abc$36303$new_n5078_
.sym 636 $abc$36303$new_n3670_
.sym 638 reg_file[18][15]
.sym 639 $abc$36303$new_n5077_
.sym 647 instr[22]
.sym 663 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 668 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 685 reg_file[17][15]
.sym 751 reg_file[31][11]
.sym 763 instr[18]
.sym 776 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 777 instr[18]
.sym 781 reg_file[0][2]
.sym 782 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 804 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 824 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 827 i_wb_stall$SB_IO_IN
.sym 862 reg_file[3][2]
.sym 863 reg_file[3][1]
.sym 865 $abc$36303$new_n2979_
.sym 866 $abc$36303$new_n2000_
.sym 867 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 875 instr[20]
.sym 891 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 894 $abc$36303$new_n2167_
.sym 898 reg_file[31][11]
.sym 941 i_wb_stall$SB_IO_IN
.sym 946 i_wb_stall$SB_IO_IN
.sym 953 o_wb_addr[0]$SB_IO_OUT
.sym 971 o_wb_addr[0]$SB_IO_OUT
.sym 975 $abc$36303$new_n1998_
.sym 976 $abc$36303$new_n2980_
.sym 977 reg_file[7][1]
.sym 978 $abc$36303$new_n2977_
.sym 979 $abc$36303$new_n2978_
.sym 982 $abc$36303$new_n1999_
.sym 983 i_wb_stall$SB_IO_IN
.sym 991 i_wb_stall$SB_IO_IN
.sym 996 o_wb_addr[0]$SB_IO_OUT
.sym 1000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 1003 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 1005 i_wb_stall$SB_IO_IN
.sym 1008 reg_file[16][7]
.sym 1009 reg_file[7][11]
.sym 1010 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 1031 instr[17]
.sym 1060 i_wb_data[11]$SB_IO_IN
.sym 1091 reg_file[23][1]
.sym 1093 $abc$36303$new_n1995_
.sym 1094 $abc$36303$new_n1996_
.sym 1133 $abc$36303$new_n2001_
.sym 1147 i_wb_data[11]$SB_IO_IN
.sym 1167 i_wb_data[11]$SB_IO_IN
.sym 1174 i_wb_data[9]$SB_IO_IN
.sym 1209 reg_file[17][1]
.sym 1210 $abc$36303$new_n2005_
.sym 1211 i_wb_data[19]$SB_IO_IN
.sym 1233 $abc$36303$new_n4772_
.sym 1235 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 1236 i_wb_stall$SB_IO_IN
.sym 1261 i_wb_data[9]$SB_IO_IN
.sym 1280 reg_file[2][1]
.sym 1281 i_wb_data[9]$SB_IO_IN
.sym 1290 o_wb_data[11]$SB_IO_OUT
.sym 1295 o_wb_addr[5]$SB_IO_OUT
.sym 1302 o_wb_addr[5]$SB_IO_OUT
.sym 1310 o_wb_data[11]$SB_IO_OUT
.sym 1318 $abc$36303$new_n2006_
.sym 1319 reg_file[21][1]
.sym 1320 $abc$36303$new_n5282_
.sym 1322 reg_file[21][0]
.sym 1324 reg_file[21][11]
.sym 1326 o_wb_addr[5]$SB_IO_OUT
.sym 1327 instr[21]
.sym 1344 $abc$36303$auto$maccmap.cc:112:fulladd$8971[6]
.sym 1347 instr[24]
.sym 1350 o_wb_data[11]$SB_IO_OUT
.sym 1354 i_wb_data[24]$SB_IO_IN
.sym 1356 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 1397 i_wb_stall$SB_IO_IN
.sym 1399 i_wb_data[24]$SB_IO_IN
.sym 1402 i_wb_data[22]$SB_IO_IN
.sym 1431 $abc$36303$new_n1988_
.sym 1432 $abc$36303$new_n2970_
.sym 1434 $abc$36303$new_n2972_
.sym 1436 $abc$36303$new_n2964_
.sym 1437 $abc$36303$new_n2963_
.sym 1438 reg_file[15][1]
.sym 1459 reg_file[29][1]
.sym 1475 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 1481 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 1498 i_wb_data[22]$SB_IO_IN
.sym 1509 i_wb_data[22]$SB_IO_IN
.sym 1513 i_wb_data[20]$SB_IO_IN
.sym 1518 o_wb_addr[21]$SB_IO_OUT
.sym 1521 i_wb_data[20]$SB_IO_IN
.sym 1542 o_wb_addr[21]$SB_IO_OUT
.sym 1551 reg_file[15][0]
.sym 1557 i_wb_data[20]$SB_IO_IN
.sym 1572 branch_instr_offset[3]
.sym 1573 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 1580 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 1591 o_wb_addr[21]$SB_IO_OUT
.sym 1593 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 1622 instr[24]
.sym 1628 o_wb_addr[10]$SB_IO_OUT
.sym 1659 $abc$36303$new_n1986_
.sym 1660 reg_file[8][1]
.sym 1661 reg_file[8][16]
.sym 1662 $abc$36303$new_n2975_
.sym 1667 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 1676 branch_instr_offset[2]
.sym 1678 branch_instr_offset[2]
.sym 1683 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 1697 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 1708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 1724 branch_instr_offset[4]
.sym 1738 o_wb_addr[27]$SB_IO_OUT
.sym 1741 o_wb_addr[24]$SB_IO_OUT
.sym 1745 o_wb_addr[10]$SB_IO_OUT
.sym 1750 o_wb_addr[14]$SB_IO_OUT
.sym 1757 o_wb_addr[14]$SB_IO_OUT
.sym 1767 o_wb_addr[10]$SB_IO_OUT
.sym 1772 $abc$36303$new_n3619_
.sym 1773 o_wb_addr[14]$SB_IO_OUT
.sym 1774 reg_file[12][1]
.sym 1775 $abc$36303$new_n2802_
.sym 1776 reg_file[12][0]
.sym 1778 $abc$36303$new_n2804_
.sym 1779 reg_file[12][16]
.sym 1792 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 1805 i_wb_stall$SB_IO_IN
.sym 1807 $abc$36303$new_n3000_
.sym 1822 i_wb_stall$SB_IO_IN
.sym 1852 i_wb_data[17]$SB_IO_IN
.sym 1853 o_wb_data[22]$SB_IO_OUT
.sym 1854 i_wb_data[24]$SB_IO_IN
.sym 1856 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419
.sym 1857 i_wb_data[17]$SB_IO_IN
.sym 1864 o_wb_data[22]$SB_IO_OUT
.sym 1871 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419
.sym 1875 o_wb_data[22]$SB_IO_OUT
.sym 1887 $abc$36303$new_n3632_
.sym 1889 $abc$36303$new_n3633_
.sym 1890 $abc$36303$new_n2817_
.sym 1891 $abc$36303$new_n2818_
.sym 1892 reg_file[0][16]
.sym 1895 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 1903 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419
.sym 1906 branch_instr_offset[12]
.sym 1913 o_wb_addr[14]$SB_IO_OUT
.sym 1923 i_wb_data[20]$SB_IO_IN
.sym 1926 i_wb_data[17]$SB_IO_IN
.sym 1934 instr[22]
.sym 1939 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 1973 o_wb_addr[24]$SB_IO_OUT
.sym 1978 o_wb_addr[27]$SB_IO_OUT
.sym 1996 o_wb_addr[27]$SB_IO_OUT
.sym 1999 o_wb_addr[24]$SB_IO_OUT
.sym 2001 $abc$36303$new_n3631_
.sym 2002 $abc$36303$new_n2807_
.sym 2003 $abc$36303$new_n2816_
.sym 2004 $abc$36303$new_n2808_
.sym 2005 reg_file[7][16]
.sym 2006 $abc$36303$new_n2814_
.sym 2009 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 2028 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 2034 instr[24]
.sym 2062 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 2070 o_wb_addr[10]$SB_IO_OUT
.sym 2087 o_wb_addr[29]$SB_IO_OUT
.sym 2092 o_wb_addr[19]$SB_IO_OUT
.sym 2108 o_wb_addr[19]$SB_IO_OUT
.sym 2113 o_wb_addr[29]$SB_IO_OUT
.sym 2117 $abc$36303$new_n2811_
.sym 2118 o_wb_data[15]$SB_IO_OUT
.sym 2121 reg_file[3][16]
.sym 2129 o_wb_addr[29]$SB_IO_OUT
.sym 2144 instr[18]
.sym 2148 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 2157 o_wb_addr[24]$SB_IO_OUT
.sym 2163 instr[17]
.sym 2164 o_wb_addr[27]$SB_IO_OUT
.sym 2165 o_wb_addr[19]$SB_IO_OUT
.sym 2169 $abc$36303$new_n2810_
.sym 2201 o_wb_data[29]$SB_IO_OUT
.sym 2206 o_wb_stb$SB_IO_OUT
.sym 2215 o_wb_stb$SB_IO_OUT
.sym 2218 o_wb_data[29]$SB_IO_OUT
.sym 2230 reg_file[20][16]
.sym 2231 instr[21]
.sym 2238 $abc$36303$auto$maccmap.cc:111:fulladd$8959[30]
.sym 2245 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 2247 o_wb_stb$SB_IO_OUT
.sym 2248 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 2253 o_wb_data[15]$SB_IO_OUT
.sym 2255 reg_file[17][16]
.sym 2256 instr[19]
.sym 2261 i_wb_data[17]$SB_IO_IN
.sym 2275 o_wb_data[29]$SB_IO_OUT
.sym 2283 instr[16]
.sym 2305 o_wb_data[22]$SB_IO_OUT
.sym 2307 reg_file[21][16]
.sym 2310 i_wb_data[24]$SB_IO_IN
.sym 2320 o_wb_data[15]$SB_IO_OUT
.sym 2338 o_wb_data[15]$SB_IO_OUT
.sym 2342 $abc$36303$new_n5013_
.sym 2343 $abc$36303$new_n5012_
.sym 2344 $abc$36303$new_n3874_
.sym 2345 $abc$36303$new_n3872_
.sym 2346 reg_file[25][23]
.sym 2347 $abc$36303$new_n3873_
.sym 2348 $abc$36303$new_n5010_
.sym 2349 reg_file[25][16]
.sym 2351 instr[21]
.sym 2357 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 2367 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 2434 o_wb_data[25]$SB_IO_OUT
.sym 2441 o_wb_data[25]$SB_IO_OUT
.sym 2456 instr[15]
.sym 2457 reg_file[31][16]
.sym 2458 reg_file[31][23]
.sym 2459 $abc$36303$new_n3875_
.sym 2460 $abc$36303$new_n3876_
.sym 2461 $abc$36303$new_n3877_
.sym 2462 $abc$36303$new_n5009_
.sym 2463 $abc$36303$new_n5008_
.sym 2483 reg_file[4][20]
.sym 2489 o_wb_data[25]$SB_IO_OUT
.sym 2522 reg_file[28][23]
.sym 2546 i_wb_data[24]$SB_IO_IN
.sym 2571 reg_file[21][23]
.sym 2574 instr[16]
.sym 2595 $abc$36303$new_n3857_
.sym 2596 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 2597 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 2606 i_wb_data[24]$SB_IO_IN
.sym 2614 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 2620 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 2623 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 2684 reg_file[27][29]
.sym 2685 $abc$36303$new_n2392_
.sym 2686 $abc$36303$new_n5185_
.sym 2688 reg_file[27][20]
.sym 2689 $abc$36303$new_n5184_
.sym 2690 reg_file[27][31]
.sym 2691 i_reset$SB_IO_IN
.sym 2699 instr[16]
.sym 2712 instr[19]
.sym 2767 o_wb_data[27]$SB_IO_OUT
.sym 2774 i_wb_data[14]$SB_IO_IN
.sym 2800 reg_file[19][23]
.sym 2802 $abc$36303$new_n5308_
.sym 2803 reg_file[19][31]
.sym 2806 i_reset$SB_IO_IN
.sym 2818 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 2825 reg_file[18][23]
.sym 2831 instr[20]
.sym 2832 instr[17]
.sym 2834 i_wb_data[14]$SB_IO_IN
.sym 2839 reg_file[27][31]
.sym 2844 reg_file[27][29]
.sym 2858 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 2877 instr[22]
.sym 2913 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 2915 r_state[2]
.sym 2917 $abc$36303$procmux$1697_Y[2]_new_inv_
.sym 2926 instr[22]
.sym 2989 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 2999 o_wb_data[27]$SB_IO_OUT
.sym 3025 o_wb_data[27]$SB_IO_OUT
.sym 3026 r_state[25]
.sym 3027 r_state[3]
.sym 3028 r_state[26]
.sym 3029 r_state[21]
.sym 3030 r_state[27]
.sym 3031 r_state[5]
.sym 3032 r_state[23]
.sym 3033 r_state[7]
.sym 3051 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 3052 i_wb_stb$SB_IO_IN
.sym 3055 instr[15]
.sym 3056 instr[5]
.sym 3081 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 3083 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15898
.sym 3096 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 3113 o_wb_data[23]$SB_IO_OUT
.sym 3118 o_wb_ack$SB_IO_OUT
.sym 3131 o_wb_ack$SB_IO_OUT
.sym 3133 o_wb_data[23]$SB_IO_OUT
.sym 3140 reg_file[18][31]
.sym 3142 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[1]_new_inv_
.sym 3143 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[6]_new_inv_
.sym 3144 $abc$36303$new_n3036_
.sym 3145 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[5]_new_inv_
.sym 3160 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 3173 o_wb_data[23]$SB_IO_OUT
.sym 3210 o_wb_data[27]$SB_IO_OUT
.sym 3216 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 3217 o_wb_ack$SB_IO_OUT
.sym 3254 r_state[6]
.sym 3255 r_state[13]
.sym 3256 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3996[1]_new_inv_
.sym 3257 r_state[14]
.sym 3258 r_state[22]
.sym 3259 r_state[24]
.sym 3260 r_state[20]
.sym 3261 r_state[4]
.sym 3263 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 3285 instr[23]
.sym 3291 r_state[0]
.sym 3307 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 3368 r_state[15]
.sym 3369 r_state[12]
.sym 3370 r_state[8]
.sym 3371 $abc$36303$new_n3038_
.sym 3372 $abc$36303$new_n3039_
.sym 3373 r_state[9]
.sym 3374 r_state[10]
.sym 3375 r_state[11]
.sym 3382 instr[22]
.sym 3485 $PACKER_GND_NET
.sym 3708 reg_file[30][15]
.sym 3724 instr[15]
.sym 3761 instr[20]
.sym 3779 instr[16]
.sym 3819 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 3863 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 3872 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 3873 i_clk$SB_IO_IN_$glb_clk
.sym 3888 $abc$36303$new_n3657_
.sym 3891 reg_file[14][15]
.sym 3892 reg_file[9][15]
.sym 3894 $abc$36303$new_n2771_
.sym 3908 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 3936 instr[15]
.sym 3937 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 3939 instr[22]
.sym 3942 reg_file[27][15]
.sym 3943 instr[16]
.sym 3947 instr[21]
.sym 3948 instr[24]
.sym 3960 instr[20]
.sym 3962 instr[20]
.sym 3963 instr[22]
.sym 3981 reg_file[15][15]
.sym 3982 reg_file[11][15]
.sym 3984 instr[20]
.sym 3992 instr[22]
.sym 3994 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 3995 instr[15]
.sym 3998 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4003 instr[17]
.sym 4005 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 4015 instr[20]
.sym 4016 reg_file[11][15]
.sym 4017 reg_file[15][15]
.sym 4018 instr[22]
.sym 4027 instr[15]
.sym 4028 instr[17]
.sym 4029 reg_file[15][15]
.sym 4030 reg_file[11][15]
.sym 4035 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 4040 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4055 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 4056 i_clk$SB_IO_IN_$glb_clk
.sym 4058 $abc$36303$new_n2766_
.sym 4059 $abc$36303$new_n3662_
.sym 4060 $abc$36303$new_n3656_
.sym 4061 $abc$36303$new_n3663_
.sym 4062 reg_file[8][15]
.sym 4063 $abc$36303$new_n2770_
.sym 4064 $abc$36303$new_n3658_
.sym 4065 $abc$36303$new_n2776_
.sym 4069 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 4074 instr[15]
.sym 4077 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4080 reg_file[15][7]
.sym 4083 instr[20]
.sym 4084 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4085 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 4088 instr[23]
.sym 4089 instr[17]
.sym 4092 reg_file[26][15]
.sym 4097 reg_file[0][15]
.sym 4100 $abc$36303$new_n2765_
.sym 4101 instr[16]
.sym 4103 $abc$36303$new_n3671_
.sym 4111 $abc$36303$new_n2773_
.sym 4113 $abc$36303$new_n2772_
.sym 4114 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4116 instr[16]
.sym 4117 instr[17]
.sym 4118 instr[19]
.sym 4120 $abc$36303$new_n3666_
.sym 4121 $abc$36303$new_n3665_
.sym 4122 $abc$36303$new_n2774_
.sym 4123 reg_file[14][15]
.sym 4124 instr[16]
.sym 4126 $abc$36303$new_n2771_
.sym 4127 $abc$36303$new_n2766_
.sym 4128 $abc$36303$new_n3662_
.sym 4129 instr[20]
.sym 4130 $abc$36303$new_n2777_
.sym 4132 instr[22]
.sym 4134 $abc$36303$new_n2769_
.sym 4135 instr[15]
.sym 4136 instr[21]
.sym 4138 reg_file[10][15]
.sym 4139 $abc$36303$new_n2775_
.sym 4140 $abc$36303$new_n2770_
.sym 4142 $abc$36303$new_n2776_
.sym 4144 instr[17]
.sym 4145 reg_file[14][15]
.sym 4146 reg_file[10][15]
.sym 4147 instr[15]
.sym 4150 reg_file[14][15]
.sym 4151 instr[20]
.sym 4152 instr[22]
.sym 4153 reg_file[10][15]
.sym 4156 $abc$36303$new_n2773_
.sym 4157 instr[16]
.sym 4158 $abc$36303$new_n2774_
.sym 4162 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4168 instr[16]
.sym 4169 instr[19]
.sym 4170 $abc$36303$new_n2776_
.sym 4171 $abc$36303$new_n2777_
.sym 4174 $abc$36303$new_n2769_
.sym 4175 $abc$36303$new_n2772_
.sym 4176 $abc$36303$new_n2775_
.sym 4177 $abc$36303$new_n2766_
.sym 4180 $abc$36303$new_n3666_
.sym 4181 $abc$36303$new_n3662_
.sym 4182 instr[21]
.sym 4183 $abc$36303$new_n3665_
.sym 4186 instr[19]
.sym 4187 $abc$36303$new_n2771_
.sym 4188 instr[16]
.sym 4189 $abc$36303$new_n2770_
.sym 4190 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 4191 i_clk$SB_IO_IN_$glb_clk
.sym 4193 $abc$36303$new_n3660_
.sym 4194 $abc$36303$new_n3655_
.sym 4195 reg_file[28][2]
.sym 4196 $abc$36303$new_n2777_
.sym 4197 $abc$36303$new_n3664_
.sym 4198 reg_file[28][7]
.sym 4199 reg_file[28][15]
.sym 4200 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[15]_new_inv_
.sym 4204 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 4205 instr[20]
.sym 4207 reg_file[31][15]
.sym 4209 $abc$36303$new_n3665_
.sym 4212 instr[22]
.sym 4213 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 4214 instr[19]
.sym 4219 reg_file[17][15]
.sym 4222 reg_file[0][15]
.sym 4223 $abc$36303$new_n3674_
.sym 4226 reg_file[21][15]
.sym 4227 $abc$36303$new_n3679_
.sym 4235 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 4237 $abc$36303$new_n3672_
.sym 4239 instr[19]
.sym 4248 reg_file[5][15]
.sym 4252 $abc$36303$new_n3661_
.sym 4254 instr[22]
.sym 4259 instr[20]
.sym 4261 $abc$36303$new_n3667_
.sym 4263 $abc$36303$new_n3655_
.sym 4264 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 4268 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4269 instr[15]
.sym 4272 instr[23]
.sym 4273 instr[17]
.sym 4276 reg_file[1][15]
.sym 4285 reg_file[1][15]
.sym 4286 reg_file[5][15]
.sym 4287 instr[22]
.sym 4288 instr[20]
.sym 4291 $abc$36303$new_n3667_
.sym 4292 instr[23]
.sym 4293 $abc$36303$new_n3661_
.sym 4294 $abc$36303$new_n3655_
.sym 4312 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4315 instr[17]
.sym 4316 reg_file[1][15]
.sym 4317 reg_file[5][15]
.sym 4318 instr[15]
.sym 4325 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 4326 i_clk$SB_IO_IN_$glb_clk
.sym 4329 $abc$36303$new_n3674_
.sym 4331 reg_file[4][15]
.sym 4332 $abc$36303$new_n2783_
.sym 4335 $abc$36303$new_n3675_
.sym 4336 instr[16]
.sym 4337 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 4346 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 4349 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 4350 instr[16]
.sym 4351 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4354 $abc$36303$new_n5078_
.sym 4356 reg_file[7][15]
.sym 4357 instr[15]
.sym 4358 instr[22]
.sym 4359 reg_file[17][15]
.sym 4360 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 4361 instr[15]
.sym 4362 instr[15]
.sym 4363 instr[22]
.sym 4371 reg_file[19][15]
.sym 4382 $abc$36303$new_n3668_
.sym 4383 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 4384 instr[16]
.sym 4386 instr[22]
.sym 4387 instr[24]
.sym 4388 reg_file[0][15]
.sym 4390 instr[20]
.sym 4392 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4394 $abc$36303$new_n3671_
.sym 4395 $abc$36303$new_n2780_
.sym 4396 instr[21]
.sym 4397 $abc$36303$new_n3677_
.sym 4398 $abc$36303$new_n3678_
.sym 4400 reg_file[4][15]
.sym 4401 instr[15]
.sym 4403 $abc$36303$new_n2781_
.sym 4406 reg_file[0][15]
.sym 4407 $abc$36303$new_n3674_
.sym 4408 instr[19]
.sym 4410 instr[17]
.sym 4411 $abc$36303$new_n3679_
.sym 4414 instr[21]
.sym 4415 $abc$36303$new_n3678_
.sym 4416 instr[24]
.sym 4417 $abc$36303$new_n3679_
.sym 4420 reg_file[4][15]
.sym 4421 reg_file[0][15]
.sym 4422 instr[22]
.sym 4423 instr[20]
.sym 4428 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4432 $abc$36303$new_n2780_
.sym 4433 $abc$36303$new_n2781_
.sym 4434 instr[16]
.sym 4435 instr[19]
.sym 4450 instr[17]
.sym 4451 reg_file[0][15]
.sym 4452 instr[15]
.sym 4453 reg_file[4][15]
.sym 4456 $abc$36303$new_n3674_
.sym 4457 $abc$36303$new_n3671_
.sym 4458 $abc$36303$new_n3668_
.sym 4459 $abc$36303$new_n3677_
.sym 4460 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 4461 i_clk$SB_IO_IN_$glb_clk
.sym 4463 $abc$36303$new_n3676_
.sym 4464 $abc$36303$new_n2778_
.sym 4465 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 4467 $abc$36303$new_n2176_
.sym 4469 reg_file[3][15]
.sym 4470 $abc$36303$new_n2782_
.sym 4471 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 4474 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 4475 instr[20]
.sym 4478 instr[22]
.sym 4482 instr[22]
.sym 4483 instr[24]
.sym 4484 instr[22]
.sym 4486 instr[20]
.sym 4488 reg_file[4][2]
.sym 4491 instr[21]
.sym 4492 instr[21]
.sym 4493 instr[24]
.sym 4495 instr[21]
.sym 4496 reg_file[1][2]
.sym 4497 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 4499 instr[20]
.sym 4503 instr[20]
.sym 4504 instr[22]
.sym 4505 reg_file[16][15]
.sym 4506 instr[24]
.sym 4516 $abc$36303$new_n3673_
.sym 4517 instr[22]
.sym 4518 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 4519 $abc$36303$new_n5271_
.sym 4520 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4522 instr[19]
.sym 4523 reg_file[20][15]
.sym 4524 $abc$36303$new_n3669_
.sym 4525 instr[22]
.sym 4526 reg_file[21][15]
.sym 4527 $abc$36303$new_n3670_
.sym 4528 $abc$36303$new_n3672_
.sym 4529 $abc$36303$new_n5270_
.sym 4530 instr[16]
.sym 4531 instr[24]
.sym 4532 reg_file[21][15]
.sym 4533 instr[21]
.sym 4534 reg_file[16][15]
.sym 4535 instr[15]
.sym 4536 instr[20]
.sym 4537 instr[17]
.sym 4538 $abc$36303$new_n5078_
.sym 4542 reg_file[16][15]
.sym 4543 reg_file[17][15]
.sym 4546 reg_file[17][15]
.sym 4547 reg_file[20][15]
.sym 4549 reg_file[16][15]
.sym 4550 instr[22]
.sym 4551 instr[20]
.sym 4552 reg_file[20][15]
.sym 4555 $abc$36303$new_n3669_
.sym 4557 instr[21]
.sym 4558 $abc$36303$new_n3670_
.sym 4561 instr[22]
.sym 4562 reg_file[17][15]
.sym 4563 instr[20]
.sym 4564 reg_file[21][15]
.sym 4567 instr[15]
.sym 4568 reg_file[20][15]
.sym 4569 reg_file[16][15]
.sym 4570 $abc$36303$new_n5270_
.sym 4573 instr[24]
.sym 4574 $abc$36303$new_n3672_
.sym 4575 $abc$36303$new_n3673_
.sym 4576 instr[21]
.sym 4579 instr[17]
.sym 4580 reg_file[21][15]
.sym 4581 instr[15]
.sym 4582 reg_file[17][15]
.sym 4585 $abc$36303$new_n5078_
.sym 4586 $abc$36303$new_n5271_
.sym 4587 instr[19]
.sym 4588 instr[16]
.sym 4592 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4595 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 4596 i_clk$SB_IO_IN_$glb_clk
.sym 4598 $abc$36303$new_n2954_
.sym 4599 reg_file[23][15]
.sym 4600 reg_file[23][2]
.sym 4601 $abc$36303$new_n2175_
.sym 4603 $abc$36303$new_n2174_
.sym 4604 $abc$36303$new_n2952_
.sym 4605 $abc$36303$new_n2953_
.sym 4607 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 4608 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 4610 instr[16]
.sym 4611 $abc$36303$new_n2765_
.sym 4612 instr[20]
.sym 4616 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4617 instr[15]
.sym 4618 instr[16]
.sym 4619 reg_file[0][1]
.sym 4621 reg_file[0][15]
.sym 4622 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 4623 instr[17]
.sym 4624 instr[17]
.sym 4625 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 4627 instr[20]
.sym 4629 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 4630 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4631 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 4632 instr[23]
.sym 4633 reg_file[17][2]
.sym 4634 reg_file[0][1]
.sym 4636 instr[16]
.sym 4645 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 4653 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4655 instr[20]
.sym 4656 reg_file[18][15]
.sym 4657 $abc$36303$new_n5077_
.sym 4659 instr[17]
.sym 4662 reg_file[19][15]
.sym 4664 reg_file[22][15]
.sym 4668 reg_file[23][15]
.sym 4669 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 4675 instr[15]
.sym 4676 reg_file[23][15]
.sym 4679 instr[22]
.sym 4684 reg_file[19][15]
.sym 4685 instr[22]
.sym 4686 instr[20]
.sym 4687 reg_file[23][15]
.sym 4690 reg_file[18][15]
.sym 4691 $abc$36303$new_n5077_
.sym 4692 instr[15]
.sym 4693 reg_file[22][15]
.sym 4702 instr[22]
.sym 4703 instr[20]
.sym 4704 reg_file[18][15]
.sym 4705 reg_file[22][15]
.sym 4715 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 4720 reg_file[23][15]
.sym 4721 instr[15]
.sym 4722 reg_file[19][15]
.sym 4723 instr[17]
.sym 4730 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 4731 i_clk$SB_IO_IN_$glb_clk
.sym 4733 reg_file[4][2]
.sym 4734 reg_file[4][1]
.sym 4735 $abc$36303$new_n2956_
.sym 4736 $abc$36303$new_n2959_
.sym 4737 $abc$36303$new_n2948_
.sym 4738 $abc$36303$new_n2165_
.sym 4739 $abc$36303$new_n2955_
.sym 4740 $abc$36303$new_n2958_
.sym 4748 instr[19]
.sym 4750 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 4752 reg_file[22][15]
.sym 4758 $abc$36303$new_n2949_
.sym 4759 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 4760 $abc$36303$new_n2165_
.sym 4761 branch_instr_offset[2]
.sym 4765 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 4771 instr[19]
.sym 4775 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 4776 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 4794 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 4813 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 4844 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 4865 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 4866 i_clk$SB_IO_IN_$glb_clk
.sym 4868 $abc$36303$new_n2168_
.sym 4869 reg_file[7][11]
.sym 4870 $abc$36303$new_n2960_
.sym 4871 $abc$36303$new_n2169_
.sym 4872 $abc$36303$new_n2164_
.sym 4873 reg_file[7][15]
.sym 4874 $abc$36303$new_n2170_
.sym 4875 reg_file[7][2]
.sym 4880 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 4881 reg_file[19][15]
.sym 4882 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 4886 instr[16]
.sym 4892 instr[15]
.sym 4894 reg_file[5][1]
.sym 4895 reg_file[7][15]
.sym 4897 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 4898 instr[22]
.sym 4901 instr[15]
.sym 4903 reg_file[5][1]
.sym 4925 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 4926 instr[22]
.sym 4928 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 4930 reg_file[4][1]
.sym 4931 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 4932 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 4933 reg_file[0][1]
.sym 4934 instr[20]
.sym 4948 instr[17]
.sym 4949 instr[15]
.sym 4962 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 4969 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 4978 reg_file[4][1]
.sym 4979 reg_file[0][1]
.sym 4980 instr[17]
.sym 4981 instr[15]
.sym 4984 instr[22]
.sym 4985 reg_file[4][1]
.sym 4986 reg_file[0][1]
.sym 4987 instr[20]
.sym 4992 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 5000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 5001 i_clk$SB_IO_IN_$glb_clk
.sym 5003 $abc$36303$new_n2949_
.sym 5004 $abc$36303$new_n2172_
.sym 5005 reg_file[25][11]
.sym 5006 $abc$36303$new_n2950_
.sym 5007 $abc$36303$new_n2173_
.sym 5008 $abc$36303$new_n2001_
.sym 5009 $abc$36303$new_n2951_
.sym 5010 $abc$36303$new_n2171_
.sym 5011 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 5016 instr[24]
.sym 5017 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 5018 instr[22]
.sym 5019 reg_file[16][15]
.sym 5020 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 5022 instr[22]
.sym 5023 instr[20]
.sym 5024 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5025 instr[15]
.sym 5027 branch_instr_offset[4]
.sym 5029 branch_instr_offset[2]
.sym 5032 instr[21]
.sym 5034 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 5035 instr[21]
.sym 5037 instr[24]
.sym 5038 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 5039 instr[22]
.sym 5043 instr[20]
.sym 5045 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5059 instr[16]
.sym 5060 $abc$36303$new_n2979_
.sym 5062 instr[19]
.sym 5063 reg_file[1][1]
.sym 5066 reg_file[3][1]
.sym 5067 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 5068 $abc$36303$new_n2978_
.sym 5069 $abc$36303$new_n2000_
.sym 5071 $abc$36303$new_n2001_
.sym 5072 instr[20]
.sym 5073 instr[21]
.sym 5074 reg_file[7][1]
.sym 5075 instr[24]
.sym 5076 instr[22]
.sym 5077 instr[17]
.sym 5081 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5082 reg_file[7][1]
.sym 5085 instr[15]
.sym 5087 reg_file[5][1]
.sym 5089 instr[22]
.sym 5090 reg_file[3][1]
.sym 5091 instr[20]
.sym 5092 reg_file[7][1]
.sym 5095 reg_file[3][1]
.sym 5096 instr[15]
.sym 5097 instr[17]
.sym 5098 reg_file[7][1]
.sym 5101 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5107 $abc$36303$new_n2978_
.sym 5108 instr[19]
.sym 5109 instr[16]
.sym 5110 $abc$36303$new_n2979_
.sym 5113 reg_file[5][1]
.sym 5114 reg_file[1][1]
.sym 5115 instr[15]
.sym 5116 instr[17]
.sym 5131 instr[21]
.sym 5132 $abc$36303$new_n2001_
.sym 5133 instr[24]
.sym 5134 $abc$36303$new_n2000_
.sym 5135 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 5136 i_clk$SB_IO_IN_$glb_clk
.sym 5138 $abc$36303$new_n1997_
.sym 5139 $abc$36303$new_n5105_
.sym 5140 reg_file[27][11]
.sym 5141 $abc$36303$new_n2003_
.sym 5142 $abc$36303$new_n2981_
.sym 5143 $abc$36303$new_n2976_
.sym 5144 $abc$36303$new_n2002_
.sym 5145 reg_file[27][0]
.sym 5147 pc[12]
.sym 5150 pc[12]
.sym 5153 instr[15]
.sym 5154 instr[20]
.sym 5155 instr[16]
.sym 5157 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5159 reg_file[1][1]
.sym 5160 instr[16]
.sym 5162 reg_file[20][2]
.sym 5163 instr[17]
.sym 5165 $abc$36303$new_n2976_
.sym 5166 reg_file[6][1]
.sym 5167 instr[20]
.sym 5168 instr[20]
.sym 5171 instr[23]
.sym 5172 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 5173 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 5179 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5183 instr[16]
.sym 5198 $abc$36303$new_n1999_
.sym 5199 $abc$36303$new_n1998_
.sym 5203 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5206 $abc$36303$new_n2005_
.sym 5215 $abc$36303$new_n1997_
.sym 5216 instr[21]
.sym 5218 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 5220 $abc$36303$new_n1996_
.sym 5221 $abc$36303$new_n2002_
.sym 5239 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5248 $abc$36303$new_n1996_
.sym 5249 $abc$36303$new_n2002_
.sym 5250 $abc$36303$new_n2005_
.sym 5251 $abc$36303$new_n1999_
.sym 5254 $abc$36303$new_n1997_
.sym 5256 $abc$36303$new_n1998_
.sym 5257 instr[21]
.sym 5270 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 5271 i_clk$SB_IO_IN_$glb_clk
.sym 5273 $abc$36303$new_n2668_
.sym 5274 $abc$36303$new_n5106_
.sym 5275 $abc$36303$new_n5292_
.sym 5276 $abc$36303$new_n2004_
.sym 5277 reg_file[20][11]
.sym 5279 reg_file[20][2]
.sym 5280 reg_file[20][1]
.sym 5281 instr[15]
.sym 5284 instr[15]
.sym 5287 instr[19]
.sym 5288 $abc$36303$new_n2003_
.sym 5289 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 5292 reg_file[4][7]
.sym 5293 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 5299 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 5300 branch_instr_offset[2]
.sym 5302 $abc$36303$new_n1995_
.sym 5306 i_wb_data[11]$SB_IO_IN
.sym 5307 reg_file[27][0]
.sym 5312 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 5314 instr[19]
.sym 5316 reg_file[11][1]
.sym 5329 instr[24]
.sym 5334 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5335 $abc$36303$new_n2006_
.sym 5339 instr[21]
.sym 5343 $abc$36303$new_n2007_
.sym 5344 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 5398 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5401 instr[24]
.sym 5402 instr[21]
.sym 5403 $abc$36303$new_n2007_
.sym 5404 $abc$36303$new_n2006_
.sym 5405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 5406 i_clk$SB_IO_IN_$glb_clk
.sym 5408 reg_file[16][11]
.sym 5409 $abc$36303$new_n2007_
.sym 5410 reg_file[16][1]
.sym 5411 $abc$36303$new_n5283_
.sym 5412 $abc$36303$new_n5284_
.sym 5413 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 5414 $abc$36303$new_n1994_
.sym 5415 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[1]_new_inv_
.sym 5416 o_wb_data[11]$SB_IO_OUT
.sym 5423 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 5425 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5426 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 5427 reg_file[18][1]
.sym 5430 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5431 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 5432 i_wb_data[9]$SB_IO_IN
.sym 5433 instr[16]
.sym 5434 reg_file[21][0]
.sym 5435 instr[15]
.sym 5436 instr[15]
.sym 5438 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 5441 instr[15]
.sym 5442 instr[22]
.sym 5449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 5450 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 5452 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5462 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5463 instr[22]
.sym 5467 reg_file[17][1]
.sym 5469 instr[17]
.sym 5472 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 5474 instr[15]
.sym 5475 instr[20]
.sym 5479 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 5481 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 5487 reg_file[21][1]
.sym 5500 reg_file[21][1]
.sym 5501 reg_file[17][1]
.sym 5502 instr[20]
.sym 5503 instr[22]
.sym 5507 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5512 reg_file[21][1]
.sym 5513 reg_file[17][1]
.sym 5514 instr[17]
.sym 5515 instr[15]
.sym 5527 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 5537 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 5540 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 5541 i_clk$SB_IO_IN_$glb_clk
.sym 5543 $abc$36303$new_n1993_
.sym 5544 $abc$36303$new_n1989_
.sym 5545 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[1]_new_inv_
.sym 5546 $abc$36303$new_n1983_
.sym 5547 $abc$36303$new_n1987_
.sym 5548 $abc$36303$new_n2971_
.sym 5549 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 5550 reg_file[28][1]
.sym 5552 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 5555 instr[20]
.sym 5556 instr[19]
.sym 5557 reg_file[21][0]
.sym 5558 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 5559 instr[22]
.sym 5562 instr[15]
.sym 5563 instr[20]
.sym 5565 instr[22]
.sym 5567 branch_instr_offset[4]
.sym 5569 branch_instr_offset[2]
.sym 5572 instr[21]
.sym 5573 reg_file[24][1]
.sym 5574 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 5575 $abc$36303$new_n2975_
.sym 5577 instr[24]
.sym 5578 reg_file[21][11]
.sym 5581 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5582 instr[22]
.sym 5583 instr[15]
.sym 5584 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 5585 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5590 i_wb_data[22]$SB_IO_IN
.sym 5596 instr[16]
.sym 5599 $abc$36303$new_n2972_
.sym 5600 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5603 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[1]_new_inv_
.sym 5605 $abc$36303$new_n2970_
.sym 5607 reg_file[11][1]
.sym 5609 $abc$36303$new_n2964_
.sym 5613 $abc$36303$new_n2973_
.sym 5614 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5617 instr[16]
.sym 5618 instr[20]
.sym 5619 reg_file[15][1]
.sym 5620 instr[15]
.sym 5621 instr[17]
.sym 5622 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[1]_new_inv_
.sym 5624 $abc$36303$new_n2967_
.sym 5625 $abc$36303$new_n2971_
.sym 5626 instr[22]
.sym 5629 reg_file[11][1]
.sym 5630 instr[22]
.sym 5631 instr[20]
.sym 5632 reg_file[15][1]
.sym 5635 instr[16]
.sym 5637 $abc$36303$new_n2972_
.sym 5638 $abc$36303$new_n2971_
.sym 5647 reg_file[15][1]
.sym 5648 reg_file[11][1]
.sym 5649 instr[15]
.sym 5650 instr[17]
.sym 5659 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[1]_new_inv_
.sym 5660 instr[16]
.sym 5661 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[1]_new_inv_
.sym 5662 instr[17]
.sym 5665 $abc$36303$new_n2970_
.sym 5666 $abc$36303$new_n2967_
.sym 5667 $abc$36303$new_n2964_
.sym 5668 $abc$36303$new_n2973_
.sym 5672 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5675 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5676 i_clk$SB_IO_IN_$glb_clk
.sym 5678 $abc$36303$new_n1984_
.sym 5679 $abc$36303$new_n2973_
.sym 5680 $abc$36303$new_n1990_
.sym 5681 $abc$36303$new_n3004_
.sym 5682 $abc$36303$new_n2967_
.sym 5683 $abc$36303$new_n2016_
.sym 5684 branch_instr_offset[4]
.sym 5685 branch_instr_offset[2]
.sym 5686 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 5687 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 5695 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 5696 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5699 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 5701 instr[17]
.sym 5702 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 5703 instr[23]
.sym 5704 instr[20]
.sym 5707 instr[17]
.sym 5708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 5710 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 5711 instr[20]
.sym 5716 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 5719 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5720 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 5733 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 5758 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5802 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 5810 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 5811 i_clk$SB_IO_IN_$glb_clk
.sym 5813 reg_file[30][16]
.sym 5814 $abc$36303$new_n3002_
.sym 5815 $abc$36303$new_n2019_
.sym 5816 $abc$36303$new_n1992_
.sym 5817 reg_file[30][0]
.sym 5818 $abc$36303$new_n2969_
.sym 5819 reg_file[30][22]
.sym 5820 reg_file[30][1]
.sym 5824 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 5826 reg_file[11][1]
.sym 5830 branch_instr_offset[2]
.sym 5831 instr[22]
.sym 5833 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 5838 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 5839 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 5842 instr[22]
.sym 5846 i_wb_data[11]$SB_IO_IN
.sym 5847 branch_instr_offset[2]
.sym 5852 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 5854 instr[19]
.sym 5855 instr[19]
.sym 5856 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 5860 instr[22]
.sym 5867 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 5874 instr[15]
.sym 5875 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5876 reg_file[12][1]
.sym 5881 instr[22]
.sym 5884 reg_file[8][1]
.sym 5888 instr[20]
.sym 5891 instr[17]
.sym 5892 reg_file[8][1]
.sym 5893 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 5905 reg_file[12][1]
.sym 5906 instr[20]
.sym 5907 reg_file[8][1]
.sym 5908 instr[22]
.sym 5911 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5919 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 5923 reg_file[8][1]
.sym 5924 reg_file[12][1]
.sym 5925 instr[17]
.sym 5926 instr[15]
.sym 5945 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 5946 i_clk$SB_IO_IN_$glb_clk
.sym 5948 reg_file[27][1]
.sym 5949 $abc$36303$new_n3634_
.sym 5950 $abc$36303$new_n3617_
.sym 5951 reg_file[27][22]
.sym 5952 $abc$36303$new_n2819_
.sym 5953 reg_file[27][16]
.sym 5954 $abc$36303$new_n3618_
.sym 5955 $abc$36303$new_n2803_
.sym 5956 instr[16]
.sym 5964 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 5968 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 5972 reg_file[14][16]
.sym 5973 instr[16]
.sym 5975 instr[16]
.sym 5976 instr[15]
.sym 5982 instr[15]
.sym 5983 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 5990 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 5993 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 6002 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 6003 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 6004 reg_file[8][16]
.sym 6005 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6006 instr[15]
.sym 6008 reg_file[12][16]
.sym 6009 instr[16]
.sym 6012 reg_file[8][16]
.sym 6013 instr[17]
.sym 6015 o_wb_addr[14]$SB_IO_OUT
.sym 6016 reg_file[12][16]
.sym 6017 instr[20]
.sym 6019 instr[22]
.sym 6023 $abc$36303$new_n2804_
.sym 6024 $abc$36303$new_n2803_
.sym 6026 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 6032 instr[19]
.sym 6034 instr[20]
.sym 6035 reg_file[12][16]
.sym 6036 instr[22]
.sym 6037 reg_file[8][16]
.sym 6042 o_wb_addr[14]$SB_IO_OUT
.sym 6047 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 6052 $abc$36303$new_n2803_
.sym 6053 $abc$36303$new_n2804_
.sym 6054 instr[16]
.sym 6055 instr[19]
.sym 6058 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 6070 reg_file[12][16]
.sym 6071 instr[15]
.sym 6072 reg_file[8][16]
.sym 6073 instr[17]
.sym 6079 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6080 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 6081 i_clk$SB_IO_IN_$glb_clk
.sym 6083 $abc$36303$new_n3616_
.sym 6084 $abc$36303$new_n2805_
.sym 6085 reg_file[4][22]
.sym 6086 $abc$36303$new_n3620_
.sym 6087 $abc$36303$new_n3621_
.sym 6088 reg_file[4][16]
.sym 6089 $abc$36303$new_n2801_
.sym 6097 i_wb_data[22]$SB_IO_IN
.sym 6099 instr[22]
.sym 6101 reg_file[13][16]
.sym 6107 i_wb_stall$SB_IO_IN
.sym 6110 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 6112 instr[24]
.sym 6113 instr[20]
.sym 6114 instr[21]
.sym 6128 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6138 instr[19]
.sym 6139 instr[17]
.sym 6140 $abc$36303$new_n2819_
.sym 6141 $abc$36303$new_n2818_
.sym 6143 instr[24]
.sym 6145 $abc$36303$new_n3634_
.sym 6147 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 6148 instr[20]
.sym 6150 instr[21]
.sym 6151 instr[22]
.sym 6155 instr[15]
.sym 6157 reg_file[4][16]
.sym 6158 reg_file[0][16]
.sym 6159 instr[16]
.sym 6163 $abc$36303$new_n3633_
.sym 6165 reg_file[4][16]
.sym 6167 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6175 instr[24]
.sym 6176 $abc$36303$new_n3633_
.sym 6177 instr[21]
.sym 6178 $abc$36303$new_n3634_
.sym 6187 reg_file[4][16]
.sym 6188 instr[22]
.sym 6189 instr[20]
.sym 6190 reg_file[0][16]
.sym 6193 $abc$36303$new_n2819_
.sym 6194 instr[16]
.sym 6195 instr[19]
.sym 6196 $abc$36303$new_n2818_
.sym 6199 instr[17]
.sym 6200 reg_file[0][16]
.sym 6201 instr[15]
.sym 6202 reg_file[4][16]
.sym 6207 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6215 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 6216 i_clk$SB_IO_IN_$glb_clk
.sym 6218 $abc$36303$new_n3624_
.sym 6219 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 6220 $abc$36303$new_n3629_
.sym 6221 $abc$36303$new_n3622_
.sym 6222 reg_file[19][16]
.sym 6223 $abc$36303$new_n2806_
.sym 6224 $abc$36303$new_n2809_
.sym 6225 $abc$36303$new_n3623_
.sym 6228 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 6232 o_wb_addr[10]$SB_IO_OUT
.sym 6235 instr[17]
.sym 6236 instr[20]
.sym 6237 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 6240 instr[17]
.sym 6243 instr[23]
.sym 6244 instr[20]
.sym 6246 instr[17]
.sym 6247 reg_file[27][16]
.sym 6249 instr[15]
.sym 6250 instr[20]
.sym 6252 instr[17]
.sym 6253 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6259 instr[20]
.sym 6261 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 6273 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 6275 $abc$36303$new_n2817_
.sym 6277 $abc$36303$new_n2810_
.sym 6278 reg_file[3][16]
.sym 6279 instr[16]
.sym 6281 instr[22]
.sym 6282 $abc$36303$new_n2811_
.sym 6284 reg_file[7][16]
.sym 6286 reg_file[3][16]
.sym 6289 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6293 $abc$36303$new_n2809_
.sym 6295 instr[15]
.sym 6296 $abc$36303$new_n2815_
.sym 6297 instr[20]
.sym 6298 $abc$36303$new_n2816_
.sym 6299 $abc$36303$new_n2808_
.sym 6300 instr[17]
.sym 6301 $abc$36303$new_n2814_
.sym 6310 instr[22]
.sym 6311 reg_file[3][16]
.sym 6312 instr[20]
.sym 6313 reg_file[7][16]
.sym 6316 $abc$36303$new_n2817_
.sym 6317 $abc$36303$new_n2814_
.sym 6318 $abc$36303$new_n2811_
.sym 6319 $abc$36303$new_n2808_
.sym 6322 instr[15]
.sym 6323 instr[17]
.sym 6324 reg_file[3][16]
.sym 6325 reg_file[7][16]
.sym 6328 $abc$36303$new_n2810_
.sym 6330 $abc$36303$new_n2809_
.sym 6331 instr[16]
.sym 6335 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6340 $abc$36303$new_n2815_
.sym 6342 $abc$36303$new_n2816_
.sym 6343 instr[16]
.sym 6350 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 6351 i_clk$SB_IO_IN_$glb_clk
.sym 6353 $abc$36303$new_n3627_
.sym 6354 $abc$36303$new_n2815_
.sym 6355 reg_file[6][16]
.sym 6356 $abc$36303$new_n2812_
.sym 6357 $abc$36303$new_n3630_
.sym 6358 reg_file[6][22]
.sym 6359 $abc$36303$new_n5083_
.sym 6360 $abc$36303$new_n3626_
.sym 6367 instr[22]
.sym 6371 reg_file[11][16]
.sym 6372 reg_file[23][16]
.sym 6374 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 6379 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 6381 instr[22]
.sym 6382 instr[20]
.sym 6386 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 6388 reg_file[26][16]
.sym 6390 instr[19]
.sym 6400 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 6407 instr[19]
.sym 6408 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 6412 instr[16]
.sym 6418 o_wb_data[15]$SB_IO_OUT
.sym 6419 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6425 $abc$36303$new_n2812_
.sym 6437 $abc$36303$new_n2813_
.sym 6457 instr[19]
.sym 6458 $abc$36303$new_n2813_
.sym 6459 $abc$36303$new_n2812_
.sym 6460 instr[16]
.sym 6466 o_wb_data[15]$SB_IO_OUT
.sym 6484 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6485 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 6486 i_clk$SB_IO_IN_$glb_clk
.sym 6488 $abc$36303$new_n5081_
.sym 6489 reg_file[16][16]
.sym 6490 $abc$36303$new_n3613_
.sym 6491 $abc$36303$new_n3628_
.sym 6492 reg_file[16][23]
.sym 6493 reg_file[25][16]
.sym 6494 $abc$36303$new_n5082_
.sym 6495 $abc$36303$new_n2813_
.sym 6501 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 6504 reg_file[17][16]
.sym 6506 instr[17]
.sym 6510 reg_file[21][16]
.sym 6512 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6513 instr[17]
.sym 6514 reg_file[31][16]
.sym 6517 instr[22]
.sym 6519 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6523 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6529 instr[17]
.sym 6534 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 6543 instr[21]
.sym 6550 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6552 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 6586 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6593 instr[21]
.sym 6620 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 6621 i_clk$SB_IO_IN_$glb_clk
.sym 6624 reg_file[27][23]
.sym 6629 reg_file[29][23]
.sym 6630 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 6632 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6636 instr[15]
.sym 6640 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6642 instr[15]
.sym 6643 instr[19]
.sym 6647 instr[20]
.sym 6648 instr[24]
.sym 6651 reg_file[16][23]
.sym 6654 instr[21]
.sym 6655 i_wb_stall$SB_IO_IN
.sym 6677 reg_file[28][23]
.sym 6679 instr[21]
.sym 6680 reg_file[24][23]
.sym 6687 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 6688 instr[20]
.sym 6689 instr[19]
.sym 6690 $abc$36303$new_n5009_
.sym 6691 instr[16]
.sym 6693 $abc$36303$new_n5012_
.sym 6694 $abc$36303$new_n3874_
.sym 6696 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6697 instr[17]
.sym 6698 reg_file[29][23]
.sym 6700 $abc$36303$new_n5013_
.sym 6701 instr[22]
.sym 6703 instr[15]
.sym 6704 reg_file[25][23]
.sym 6705 $abc$36303$new_n3873_
.sym 6707 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6709 reg_file[24][23]
.sym 6710 reg_file[28][23]
.sym 6711 instr[15]
.sym 6712 $abc$36303$new_n5012_
.sym 6715 instr[17]
.sym 6716 instr[15]
.sym 6717 reg_file[25][23]
.sym 6718 reg_file[29][23]
.sym 6721 instr[22]
.sym 6722 reg_file[25][23]
.sym 6723 reg_file[29][23]
.sym 6724 instr[20]
.sym 6728 $abc$36303$new_n3873_
.sym 6729 instr[21]
.sym 6730 $abc$36303$new_n3874_
.sym 6733 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6739 reg_file[28][23]
.sym 6740 instr[22]
.sym 6741 instr[20]
.sym 6742 reg_file[24][23]
.sym 6745 instr[19]
.sym 6746 $abc$36303$new_n5009_
.sym 6747 instr[16]
.sym 6748 $abc$36303$new_n5013_
.sym 6754 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6755 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 6756 i_clk$SB_IO_IN_$glb_clk
.sym 6760 reg_file[30][23]
.sym 6761 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 6763 instr[15]
.sym 6765 $abc$36303$new_n3868_
.sym 6766 o_wb_data[25]$SB_IO_OUT
.sym 6771 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6772 instr[15]
.sym 6773 instr[17]
.sym 6774 instr[16]
.sym 6775 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 6776 reg_file[24][23]
.sym 6779 instr[16]
.sym 6783 instr[20]
.sym 6785 instr[21]
.sym 6786 instr[17]
.sym 6787 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 6788 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 6789 instr[20]
.sym 6790 instr[23]
.sym 6791 instr[21]
.sym 6792 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 6795 instr[20]
.sym 6799 instr[15]
.sym 6805 reg_file[21][23]
.sym 6812 reg_file[27][23]
.sym 6813 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 6815 $abc$36303$new_n3876_
.sym 6816 $abc$36303$new_n3877_
.sym 6820 instr[17]
.sym 6821 reg_file[31][23]
.sym 6822 reg_file[26][23]
.sym 6823 instr[22]
.sym 6827 instr[15]
.sym 6829 reg_file[31][23]
.sym 6831 instr[20]
.sym 6832 instr[24]
.sym 6834 $abc$36303$new_n5008_
.sym 6836 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6837 reg_file[30][23]
.sym 6838 instr[21]
.sym 6839 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6844 instr[15]
.sym 6852 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 6856 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6862 instr[24]
.sym 6863 $abc$36303$new_n3876_
.sym 6864 $abc$36303$new_n3877_
.sym 6865 instr[21]
.sym 6868 reg_file[31][23]
.sym 6869 reg_file[27][23]
.sym 6870 instr[20]
.sym 6871 instr[22]
.sym 6874 reg_file[30][23]
.sym 6875 reg_file[26][23]
.sym 6876 instr[22]
.sym 6877 instr[20]
.sym 6880 reg_file[26][23]
.sym 6881 $abc$36303$new_n5008_
.sym 6882 instr[15]
.sym 6883 reg_file[30][23]
.sym 6886 reg_file[31][23]
.sym 6887 instr[17]
.sym 6888 reg_file[27][23]
.sym 6889 instr[15]
.sym 6890 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 6891 i_clk$SB_IO_IN_$glb_clk
.sym 6893 reg_file[22][31]
.sym 6894 reg_file[22][23]
.sym 6895 $abc$36303$new_n2396_
.sym 6896 $abc$36303$new_n3889_
.sym 6897 $abc$36303$new_n2398_
.sym 6898 $abc$36303$new_n3891_
.sym 6899 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 6900 $abc$36303$new_n2386_
.sym 6901 instr[15]
.sym 6908 reg_file[26][23]
.sym 6912 reg_file[27][20]
.sym 6917 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 6921 instr[22]
.sym 6923 instr[20]
.sym 6926 reg_file[22][31]
.sym 6927 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 6930 reg_file[27][20]
.sym 6935 reg_file[23][23]
.sym 6947 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 6954 instr[16]
.sym 6957 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 6985 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 7004 instr[16]
.sym 7025 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 7026 i_clk$SB_IO_IN_$glb_clk
.sym 7028 reg_file[1][23]
.sym 7029 $abc$36303$new_n2387_
.sym 7030 $abc$36303$new_n2390_
.sym 7031 $abc$36303$new_n2389_
.sym 7032 $abc$36303$new_n3890_
.sym 7033 $abc$36303$new_n5310_
.sym 7034 $abc$36303$new_n2391_
.sym 7035 $abc$36303$new_n2397_
.sym 7041 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 7042 reg_file[11][31]
.sym 7043 instr[17]
.sym 7045 reg_file[4][23]
.sym 7051 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 7052 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 7055 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15898
.sym 7058 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 7059 reg_file[21][31]
.sym 7061 reg_file[17][23]
.sym 7062 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 7063 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 7081 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 7082 instr[15]
.sym 7083 reg_file[19][23]
.sym 7085 instr[22]
.sym 7086 $abc$36303$new_n5184_
.sym 7087 reg_file[18][23]
.sym 7088 instr[17]
.sym 7090 reg_file[22][23]
.sym 7091 reg_file[19][23]
.sym 7092 i_reset$SB_IO_IN
.sym 7093 instr[20]
.sym 7094 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7099 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 7101 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 7104 reg_file[23][23]
.sym 7112 reg_file[23][23]
.sym 7116 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 7120 instr[17]
.sym 7121 reg_file[23][23]
.sym 7122 instr[15]
.sym 7123 reg_file[19][23]
.sym 7126 reg_file[18][23]
.sym 7127 reg_file[19][23]
.sym 7128 instr[22]
.sym 7129 $abc$36303$new_n5184_
.sym 7140 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 7144 instr[20]
.sym 7145 instr[22]
.sym 7146 reg_file[23][23]
.sym 7147 reg_file[22][23]
.sym 7152 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7157 i_reset$SB_IO_IN
.sym 7160 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 7161 i_clk$SB_IO_IN_$glb_clk
.sym 7163 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15612[1]_new_inv_
.sym 7164 $abc$36303$new_n4235_
.sym 7165 reg_file[20][23]
.sym 7166 $abc$36303$new_n2140_
.sym 7168 $abc$36303$new_n4318_
.sym 7169 $abc$36303$new_n5309_
.sym 7170 $abc$36303$new_n2388_
.sym 7172 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 7175 instr[19]
.sym 7176 instr[15]
.sym 7179 instr[15]
.sym 7180 i_reset$SB_IO_IN
.sym 7181 reg_file[5][29]
.sym 7183 reg_file[18][23]
.sym 7187 reg_file[16][23]
.sym 7189 r_state[3]
.sym 7191 i_wb_stall$SB_IO_IN
.sym 7198 instr[24]
.sym 7206 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 7218 reg_file[21][23]
.sym 7224 instr[20]
.sym 7225 instr[22]
.sym 7226 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7236 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 7242 reg_file[20][23]
.sym 7243 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 7261 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 7273 instr[22]
.sym 7274 instr[20]
.sym 7275 reg_file[21][23]
.sym 7276 reg_file[20][23]
.sym 7279 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7295 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 7296 i_clk$SB_IO_IN_$glb_clk
.sym 7298 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 7299 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15898
.sym 7300 instr[15]
.sym 7301 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15619_new_inv_
.sym 7302 reg_file[17][23]
.sym 7303 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15602_new_inv_
.sym 7304 reg_file[17][31]
.sym 7305 $abc$36303$new_n4246_
.sym 7307 $abc$36303$new_n4318_
.sym 7310 reg_file[20][25]
.sym 7312 reg_file[19][31]
.sym 7315 instr[17]
.sym 7316 instr[17]
.sym 7317 instr[16]
.sym 7318 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 7320 $abc$36303$new_n5308_
.sym 7324 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 7327 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7328 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 7331 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 7333 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7360 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 7369 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15898
.sym 7371 $abc$36303$procmux$1665_Y[2]_new_
.sym 7372 $abc$36303$procmux$1697_Y[2]_new_inv_
.sym 7373 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 7375 i_wb_stall$SB_IO_IN
.sym 7378 r_state[2]
.sym 7393 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 7402 $abc$36303$procmux$1697_Y[2]_new_inv_
.sym 7403 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 7405 $abc$36303$procmux$1665_Y[2]_new_
.sym 7415 r_state[2]
.sym 7416 i_wb_stall$SB_IO_IN
.sym 7417 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 7430 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15898
.sym 7431 i_clk$SB_IO_IN_$glb_clk
.sym 7432 i_reset$SB_IO_IN_$glb_sr
.sym 7433 $2\o_wb_ack[0:0]
.sym 7434 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 7435 $abc$36303$new_n3054_
.sym 7436 reg_file[16][29]
.sym 7437 $abc$36303$new_n4334_
.sym 7438 reg_file[16][31]
.sym 7439 $abc$36303$new_n4333_
.sym 7440 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 7447 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7450 instr[20]
.sym 7451 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 7453 instr[22]
.sym 7454 reg_file[23][23]
.sym 7456 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 7457 $abc$36303$procmux$1665_Y[2]_new_
.sym 7460 r_state[2]
.sym 7462 reg_file[18][31]
.sym 7464 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 7466 r_state[1]
.sym 7467 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 7476 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7480 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7497 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7500 $PACKER_GND_NET
.sym 7522 $PACKER_GND_NET
.sym 7525 $PACKER_GND_NET
.sym 7534 $PACKER_GND_NET
.sym 7537 $PACKER_GND_NET
.sym 7544 $PACKER_GND_NET
.sym 7549 $PACKER_GND_NET
.sym 7556 $PACKER_GND_NET
.sym 7561 $PACKER_GND_NET
.sym 7565 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7566 i_clk$SB_IO_IN_$glb_clk
.sym 7567 i_reset$SB_IO_IN_$glb_sr
.sym 7568 $abc$36303$new_n3035_
.sym 7569 $abc$36303$new_n3052_
.sym 7570 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 7571 $abc$36303$new_n4243_
.sym 7572 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 7573 reg_file[9][29]
.sym 7574 $abc$36303$procmux$1665_Y[2]_new_
.sym 7575 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4779[0]_new_inv_
.sym 7576 instr[16]
.sym 7581 $abc$36303$new_n4333_
.sym 7582 o_wb_data[27]$SB_IO_OUT
.sym 7583 reg_file[16][29]
.sym 7588 $PACKER_GND_NET
.sym 7589 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 7603 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 7611 $PACKER_GND_NET
.sym 7621 r_state[6]
.sym 7623 r_state[26]
.sym 7624 r_state[21]
.sym 7625 r_state[22]
.sym 7626 r_state[5]
.sym 7627 r_state[20]
.sym 7628 r_state[4]
.sym 7629 r_state[25]
.sym 7631 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3996[1]_new_inv_
.sym 7633 r_state[27]
.sym 7634 r_state[24]
.sym 7635 r_state[23]
.sym 7636 r_state[7]
.sym 7639 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 7646 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7647 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[1]_new_inv_
.sym 7654 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 7666 r_state[6]
.sym 7667 r_state[5]
.sym 7668 r_state[7]
.sym 7669 r_state[4]
.sym 7672 r_state[25]
.sym 7673 r_state[26]
.sym 7674 r_state[27]
.sym 7675 r_state[24]
.sym 7679 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3996[1]_new_inv_
.sym 7681 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[1]_new_inv_
.sym 7684 r_state[21]
.sym 7685 r_state[22]
.sym 7686 r_state[23]
.sym 7687 r_state[20]
.sym 7700 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 7701 i_clk$SB_IO_IN_$glb_clk
.sym 7703 reg_file[28][29]
.sym 7705 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 7707 $abc$36303$new_n3053_
.sym 7716 instr[20]
.sym 7723 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 7726 instr[19]
.sym 7759 $abc$36303$new_n3038_
.sym 7767 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7768 $abc$36303$new_n3039_
.sym 7786 $PACKER_GND_NET
.sym 7790 $PACKER_GND_NET
.sym 7797 $PACKER_GND_NET
.sym 7802 $abc$36303$new_n3039_
.sym 7804 $abc$36303$new_n3038_
.sym 7809 $PACKER_GND_NET
.sym 7816 $PACKER_GND_NET
.sym 7819 $PACKER_GND_NET
.sym 7828 $PACKER_GND_NET
.sym 7831 $PACKER_GND_NET
.sym 7835 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7836 i_clk$SB_IO_IN_$glb_clk
.sym 7837 i_reset$SB_IO_IN_$glb_sr
.sym 7838 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[4]_new_inv_
.sym 7839 r_state[16]
.sym 7840 r_state[18]
.sym 7841 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[7]_new_inv_
.sym 7842 r_state[29]
.sym 7843 r_state[30]
.sym 7844 r_state[19]
.sym 7845 r_state[17]
.sym 7858 reg_file[21][25]
.sym 7892 r_state[13]
.sym 7893 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7894 r_state[14]
.sym 7897 r_state[10]
.sym 7899 r_state[15]
.sym 7901 r_state[8]
.sym 7902 $PACKER_GND_NET
.sym 7906 r_state[11]
.sym 7916 r_state[12]
.sym 7920 r_state[9]
.sym 7926 $PACKER_GND_NET
.sym 7931 $PACKER_GND_NET
.sym 7938 $PACKER_GND_NET
.sym 7942 r_state[13]
.sym 7943 r_state[11]
.sym 7944 r_state[15]
.sym 7945 r_state[9]
.sym 7948 r_state[12]
.sym 7949 r_state[14]
.sym 7950 r_state[10]
.sym 7951 r_state[8]
.sym 7957 $PACKER_GND_NET
.sym 7962 $PACKER_GND_NET
.sym 7969 $PACKER_GND_NET
.sym 7970 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 7971 i_clk$SB_IO_IN_$glb_clk
.sym 7972 i_reset$SB_IO_IN_$glb_sr
.sym 7978 r_state[31]
.sym 7979 r_state[28]
.sym 8221 reg_file[25][15]
.sym 8226 reg_file[25][2]
.sym 8244 $abc$36303$new_n2174_
.sym 8265 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 8270 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8328 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8342 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 8343 i_clk$SB_IO_IN_$glb_clk
.sym 8349 reg_file[14][7]
.sym 8351 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[15]_new_inv_
.sym 8353 reg_file[14][15]
.sym 8356 reg_file[14][2]
.sym 8368 reg_file[26][15]
.sym 8370 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8386 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 8403 reg_file[27][15]
.sym 8410 reg_file[25][2]
.sym 8411 reg_file[14][2]
.sym 8428 instr[15]
.sym 8431 reg_file[30][15]
.sym 8439 reg_file[30][15]
.sym 8441 instr[22]
.sym 8447 instr[20]
.sym 8448 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8453 instr[17]
.sym 8454 reg_file[14][15]
.sym 8456 reg_file[26][15]
.sym 8465 reg_file[26][15]
.sym 8466 reg_file[30][15]
.sym 8467 instr[20]
.sym 8468 instr[22]
.sym 8484 reg_file[14][15]
.sym 8490 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8501 reg_file[26][15]
.sym 8502 instr[17]
.sym 8503 reg_file[30][15]
.sym 8504 instr[15]
.sym 8505 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 8506 i_clk$SB_IO_IN_$glb_clk
.sym 8508 reg_file[10][2]
.sym 8509 reg_file[29][15]
.sym 8510 $abc$36303$new_n2561_
.sym 8511 $abc$36303$new_n3264_
.sym 8512 $abc$36303$new_n3271_
.sym 8513 reg_file[10][11]
.sym 8514 $abc$36303$new_n3659_
.sym 8515 $abc$36303$new_n2559_
.sym 8516 reg_file[24][15]
.sym 8529 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 8532 instr[22]
.sym 8534 instr[17]
.sym 8537 reg_file[26][7]
.sym 8541 reg_file[28][2]
.sym 8543 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 8549 reg_file[31][15]
.sym 8550 $abc$36303$new_n3657_
.sym 8551 instr[24]
.sym 8552 $abc$36303$new_n3663_
.sym 8553 instr[15]
.sym 8554 reg_file[27][15]
.sym 8555 instr[16]
.sym 8556 reg_file[31][15]
.sym 8557 instr[22]
.sym 8558 instr[21]
.sym 8559 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[15]_new_inv_
.sym 8560 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 8561 $abc$36303$new_n3664_
.sym 8562 reg_file[9][15]
.sym 8563 $abc$36303$new_n3658_
.sym 8564 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[15]_new_inv_
.sym 8565 reg_file[13][15]
.sym 8568 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8569 reg_file[27][15]
.sym 8571 instr[17]
.sym 8572 reg_file[13][15]
.sym 8573 instr[20]
.sym 8579 instr[17]
.sym 8582 instr[16]
.sym 8583 instr[17]
.sym 8584 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[15]_new_inv_
.sym 8585 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[15]_new_inv_
.sym 8588 $abc$36303$new_n3663_
.sym 8589 instr[21]
.sym 8590 $abc$36303$new_n3664_
.sym 8591 instr[24]
.sym 8594 instr[21]
.sym 8595 $abc$36303$new_n3657_
.sym 8596 instr[24]
.sym 8597 $abc$36303$new_n3658_
.sym 8600 instr[22]
.sym 8601 reg_file[9][15]
.sym 8602 instr[20]
.sym 8603 reg_file[13][15]
.sym 8607 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8612 reg_file[31][15]
.sym 8613 instr[15]
.sym 8614 reg_file[27][15]
.sym 8615 instr[17]
.sym 8618 reg_file[27][15]
.sym 8619 instr[22]
.sym 8620 reg_file[31][15]
.sym 8621 instr[20]
.sym 8624 instr[17]
.sym 8625 instr[15]
.sym 8626 reg_file[13][15]
.sym 8627 reg_file[9][15]
.sym 8628 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 8629 i_clk$SB_IO_IN_$glb_clk
.sym 8631 reg_file[13][15]
.sym 8632 $abc$36303$new_n2157_
.sym 8633 reg_file[12][15]
.sym 8634 reg_file[6][15]
.sym 8635 reg_file[12][2]
.sym 8636 reg_file[12][7]
.sym 8637 $abc$36303$new_n2567_
.sym 8638 reg_file[13][15]
.sym 8643 reg_file[31][15]
.sym 8648 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 8649 instr[15]
.sym 8653 instr[15]
.sym 8658 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 8661 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 8662 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 8665 reg_file[26][2]
.sym 8672 $abc$36303$new_n3660_
.sym 8673 reg_file[29][15]
.sym 8674 $abc$36303$new_n3656_
.sym 8676 reg_file[8][15]
.sym 8677 instr[20]
.sym 8678 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8681 reg_file[24][15]
.sym 8682 instr[21]
.sym 8683 instr[17]
.sym 8684 reg_file[8][15]
.sym 8685 instr[20]
.sym 8686 $abc$36303$new_n3659_
.sym 8687 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 8690 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 8692 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 8693 instr[15]
.sym 8694 reg_file[28][15]
.sym 8698 reg_file[12][15]
.sym 8702 reg_file[28][15]
.sym 8703 instr[22]
.sym 8705 reg_file[24][15]
.sym 8706 instr[20]
.sym 8707 instr[22]
.sym 8708 reg_file[28][15]
.sym 8711 instr[21]
.sym 8712 $abc$36303$new_n3660_
.sym 8713 $abc$36303$new_n3659_
.sym 8714 $abc$36303$new_n3656_
.sym 8717 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 8723 reg_file[12][15]
.sym 8724 instr[17]
.sym 8725 instr[15]
.sym 8726 reg_file[8][15]
.sym 8729 instr[22]
.sym 8730 reg_file[8][15]
.sym 8731 instr[20]
.sym 8732 reg_file[12][15]
.sym 8738 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 8743 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8747 reg_file[29][15]
.sym 8748 reg_file[28][15]
.sym 8749 instr[15]
.sym 8751 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 8752 i_clk$SB_IO_IN_$glb_clk
.sym 8754 reg_file[30][7]
.sym 8755 $abc$36303$new_n2939_
.sym 8756 reg_file[30][2]
.sym 8757 $abc$36303$new_n2945_
.sym 8758 $abc$36303$new_n2946_
.sym 8759 reg_file[30][11]
.sym 8760 $abc$36303$new_n2161_
.sym 8761 $abc$36303$new_n2943_
.sym 8765 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 8766 reg_file[27][15]
.sym 8767 reg_file[24][15]
.sym 8768 reg_file[28][7]
.sym 8770 instr[21]
.sym 8771 instr[16]
.sym 8772 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 8775 reg_file[1][15]
.sym 8779 reg_file[5][2]
.sym 8780 $abc$36303$new_n2937_
.sym 8781 instr[18]
.sym 8782 instr[15]
.sym 8783 instr[19]
.sym 8785 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 8786 instr[19]
.sym 8787 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 8788 instr[15]
.sym 8798 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8799 instr[20]
.sym 8800 instr[17]
.sym 8802 $abc$36303$auto$ice40_ffinit.cc:141:execute$36245
.sym 8803 $abc$36303$new_n3676_
.sym 8806 reg_file[6][15]
.sym 8809 instr[22]
.sym 8810 $abc$36303$new_n3675_
.sym 8811 instr[15]
.sym 8813 instr[21]
.sym 8822 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 8834 $abc$36303$new_n3676_
.sym 8835 $abc$36303$new_n3675_
.sym 8837 instr[21]
.sym 8846 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8852 reg_file[6][15]
.sym 8853 $abc$36303$auto$ice40_ffinit.cc:141:execute$36245
.sym 8854 instr[15]
.sym 8855 instr[17]
.sym 8870 instr[22]
.sym 8871 instr[20]
.sym 8872 $abc$36303$auto$ice40_ffinit.cc:141:execute$36245
.sym 8873 reg_file[6][15]
.sym 8874 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 8875 i_clk$SB_IO_IN_$glb_clk
.sym 8877 $abc$36303$new_n2942_
.sym 8878 $abc$36303$new_n2153_
.sym 8879 reg_file[20][7]
.sym 8880 $abc$36303$new_n2154_
.sym 8881 $abc$36303$new_n2940_
.sym 8882 $abc$36303$new_n2162_
.sym 8883 $abc$36303$new_n2159_
.sym 8884 $abc$36303$new_n2937_
.sym 8886 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 8887 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 8889 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 8890 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 8891 reg_file[17][2]
.sym 8892 $abc$36303$new_n3683_
.sym 8893 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 8894 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8896 instr[17]
.sym 8898 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 8899 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 8900 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 8903 reg_file[1][2]
.sym 8906 reg_file[11][2]
.sym 8907 reg_file[25][2]
.sym 8909 reg_file[14][2]
.sym 8910 $abc$36303$new_n2157_
.sym 8911 branch_instr_offset[4]
.sym 8912 reg_file[5][2]
.sym 8918 reg_file[7][15]
.sym 8919 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8922 $abc$36303$new_n2765_
.sym 8924 $abc$36303$new_n5272_
.sym 8927 instr[15]
.sym 8928 instr[22]
.sym 8929 reg_file[1][2]
.sym 8930 $abc$36303$new_n2783_
.sym 8931 instr[16]
.sym 8932 reg_file[3][15]
.sym 8935 $abc$36303$new_n2778_
.sym 8937 $abc$36303$new_n2779_
.sym 8939 reg_file[5][2]
.sym 8940 instr[17]
.sym 8941 instr[18]
.sym 8943 instr[20]
.sym 8945 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 8948 reg_file[7][15]
.sym 8949 $abc$36303$new_n2782_
.sym 8951 reg_file[7][15]
.sym 8952 instr[22]
.sym 8953 instr[20]
.sym 8954 reg_file[3][15]
.sym 8957 $abc$36303$new_n2783_
.sym 8958 $abc$36303$new_n2782_
.sym 8959 $abc$36303$new_n2779_
.sym 8960 instr[16]
.sym 8963 $abc$36303$new_n5272_
.sym 8964 $abc$36303$new_n2778_
.sym 8965 $abc$36303$new_n2765_
.sym 8966 instr[18]
.sym 8975 reg_file[1][2]
.sym 8976 reg_file[5][2]
.sym 8977 instr[20]
.sym 8978 instr[22]
.sym 8988 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 8993 reg_file[3][15]
.sym 8994 instr[17]
.sym 8995 reg_file[7][15]
.sym 8996 instr[15]
.sym 8997 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 8998 i_clk$SB_IO_IN_$glb_clk
.sym 9000 $abc$36303$new_n2158_
.sym 9001 reg_file[29][2]
.sym 9002 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 9003 $abc$36303$new_n2152_
.sym 9004 reg_file[29][11]
.sym 9005 $abc$36303$new_n2947_
.sym 9006 $abc$36303$new_n2936_
.sym 9007 $abc$36303$new_n2156_
.sym 9018 reg_file[0][15]
.sym 9019 branch_instr_offset[2]
.sym 9020 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 9023 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 9024 instr[22]
.sym 9025 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 9026 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 9027 instr[17]
.sym 9028 $abc$36303$new_n2960_
.sym 9029 branch_instr_offset[4]
.sym 9030 instr[17]
.sym 9031 branch_instr_offset[2]
.sym 9033 reg_file[20][2]
.sym 9034 reg_file[7][15]
.sym 9035 reg_file[30][11]
.sym 9041 $abc$36303$new_n2954_
.sym 9043 instr[16]
.sym 9045 instr[21]
.sym 9046 reg_file[1][2]
.sym 9047 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9048 $abc$36303$new_n2953_
.sym 9049 reg_file[4][2]
.sym 9050 instr[22]
.sym 9051 instr[24]
.sym 9052 $abc$36303$new_n2175_
.sym 9053 $abc$36303$new_n2176_
.sym 9054 reg_file[4][2]
.sym 9055 instr[15]
.sym 9057 instr[17]
.sym 9058 instr[19]
.sym 9059 reg_file[0][2]
.sym 9060 instr[17]
.sym 9066 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 9068 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 9069 instr[20]
.sym 9072 reg_file[5][2]
.sym 9074 reg_file[5][2]
.sym 9075 reg_file[1][2]
.sym 9076 instr[17]
.sym 9077 instr[15]
.sym 9081 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 9088 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9092 reg_file[4][2]
.sym 9093 instr[22]
.sym 9094 instr[20]
.sym 9095 reg_file[0][2]
.sym 9104 instr[24]
.sym 9105 instr[21]
.sym 9106 $abc$36303$new_n2176_
.sym 9107 $abc$36303$new_n2175_
.sym 9110 instr[16]
.sym 9111 instr[19]
.sym 9112 $abc$36303$new_n2954_
.sym 9113 $abc$36303$new_n2953_
.sym 9116 instr[17]
.sym 9117 reg_file[0][2]
.sym 9118 instr[15]
.sym 9119 reg_file[4][2]
.sym 9120 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 9121 i_clk$SB_IO_IN_$glb_clk
.sym 9123 reg_file[21][7]
.sym 9124 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 9125 $abc$36303$new_n2167_
.sym 9126 $abc$36303$new_n2957_
.sym 9127 $abc$36303$new_n2941_
.sym 9128 reg_file[21][2]
.sym 9129 $abc$36303$new_n2166_
.sym 9130 $abc$36303$new_n2163_
.sym 9135 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 9138 instr[17]
.sym 9139 instr[16]
.sym 9141 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 9143 instr[15]
.sym 9149 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 9150 branch_instr_offset[4]
.sym 9151 reg_file[29][11]
.sym 9152 reg_file[18][2]
.sym 9154 reg_file[26][11]
.sym 9155 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 9157 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9158 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 9165 instr[16]
.sym 9166 reg_file[19][2]
.sym 9169 instr[21]
.sym 9170 instr[17]
.sym 9171 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9173 $abc$36303$new_n2166_
.sym 9174 reg_file[23][2]
.sym 9175 $abc$36303$new_n2959_
.sym 9178 $abc$36303$new_n2952_
.sym 9179 reg_file[17][2]
.sym 9180 $abc$36303$new_n2949_
.sym 9181 $abc$36303$new_n2167_
.sym 9182 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 9184 instr[19]
.sym 9185 reg_file[21][2]
.sym 9186 $abc$36303$new_n2955_
.sym 9187 $abc$36303$new_n2958_
.sym 9188 $abc$36303$new_n2960_
.sym 9189 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9190 $abc$36303$new_n2956_
.sym 9191 $abc$36303$new_n2957_
.sym 9192 instr[15]
.sym 9198 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9206 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9209 instr[17]
.sym 9210 reg_file[23][2]
.sym 9211 reg_file[19][2]
.sym 9212 instr[15]
.sym 9215 instr[15]
.sym 9216 reg_file[17][2]
.sym 9217 reg_file[21][2]
.sym 9218 instr[17]
.sym 9221 $abc$36303$new_n2949_
.sym 9222 $abc$36303$new_n2958_
.sym 9223 $abc$36303$new_n2955_
.sym 9224 $abc$36303$new_n2952_
.sym 9227 $abc$36303$new_n2167_
.sym 9228 $abc$36303$new_n2166_
.sym 9229 instr[21]
.sym 9234 instr[16]
.sym 9235 $abc$36303$new_n2957_
.sym 9236 $abc$36303$new_n2956_
.sym 9239 instr[16]
.sym 9240 $abc$36303$new_n2959_
.sym 9241 $abc$36303$new_n2960_
.sym 9242 instr[19]
.sym 9243 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 9244 i_clk$SB_IO_IN_$glb_clk
.sym 9246 $abc$36303$new_n3403_
.sym 9247 reg_file[16][2]
.sym 9248 reg_file[16][7]
.sym 9249 $abc$36303$new_n3402_
.sym 9250 $abc$36303$new_n3401_
.sym 9251 reg_file[16][15]
.sym 9252 $abc$36303$new_n5056_
.sym 9253 $abc$36303$new_n5055_
.sym 9254 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 9255 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 9258 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 9259 $abc$36303$new_n2166_
.sym 9261 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 9262 reg_file[19][2]
.sym 9263 reg_file[1][2]
.sym 9264 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 9266 branch_instr_offset[4]
.sym 9267 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 9268 branch_instr_offset[2]
.sym 9270 instr[19]
.sym 9271 instr[15]
.sym 9272 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 9273 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 9274 reg_file[27][11]
.sym 9277 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9279 instr[15]
.sym 9280 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 9287 instr[22]
.sym 9288 reg_file[20][2]
.sym 9289 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9290 instr[17]
.sym 9291 instr[24]
.sym 9292 reg_file[21][2]
.sym 9294 $abc$36303$new_n2165_
.sym 9295 $abc$36303$new_n2168_
.sym 9296 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 9297 reg_file[17][2]
.sym 9298 instr[20]
.sym 9301 $abc$36303$new_n2170_
.sym 9302 $abc$36303$new_n2171_
.sym 9303 reg_file[20][2]
.sym 9304 reg_file[16][2]
.sym 9306 $abc$36303$new_n2169_
.sym 9307 instr[21]
.sym 9309 $abc$36303$new_n2174_
.sym 9311 instr[15]
.sym 9312 reg_file[16][2]
.sym 9314 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 9317 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9320 instr[24]
.sym 9321 $abc$36303$new_n2169_
.sym 9322 instr[21]
.sym 9323 $abc$36303$new_n2170_
.sym 9328 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9332 reg_file[20][2]
.sym 9333 instr[15]
.sym 9334 reg_file[16][2]
.sym 9335 instr[17]
.sym 9338 reg_file[21][2]
.sym 9339 instr[22]
.sym 9340 reg_file[17][2]
.sym 9341 instr[20]
.sym 9344 $abc$36303$new_n2174_
.sym 9345 $abc$36303$new_n2165_
.sym 9346 $abc$36303$new_n2171_
.sym 9347 $abc$36303$new_n2168_
.sym 9353 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 9356 instr[20]
.sym 9357 reg_file[20][2]
.sym 9358 instr[22]
.sym 9359 reg_file[16][2]
.sym 9365 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9366 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 9367 i_clk$SB_IO_IN_$glb_clk
.sym 9369 $abc$36303$new_n3398_
.sym 9370 $abc$36303$new_n3400_
.sym 9371 $abc$36303$new_n3394_
.sym 9372 reg_file[19][1]
.sym 9373 reg_file[7][11]
.sym 9374 $abc$36303$new_n5059_
.sym 9375 reg_file[19][11]
.sym 9376 $abc$36303$new_n3395_
.sym 9377 o_wb_addr[0]$SB_IO_OUT
.sym 9378 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 9382 reg_file[20][2]
.sym 9389 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 9392 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 9393 $abc$36303$new_n2668_
.sym 9394 reg_file[31][11]
.sym 9395 instr[16]
.sym 9396 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 9397 reg_file[23][11]
.sym 9398 reg_file[19][11]
.sym 9400 reg_file[23][11]
.sym 9402 branch_instr_offset[4]
.sym 9410 reg_file[6][2]
.sym 9411 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9417 reg_file[7][2]
.sym 9418 reg_file[6][2]
.sym 9419 $abc$36303$new_n2172_
.sym 9420 reg_file[1][1]
.sym 9421 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 9422 instr[15]
.sym 9423 instr[16]
.sym 9424 reg_file[5][1]
.sym 9425 reg_file[7][2]
.sym 9427 reg_file[3][2]
.sym 9428 instr[20]
.sym 9430 $abc$36303$new_n2173_
.sym 9431 instr[17]
.sym 9433 reg_file[2][2]
.sym 9435 reg_file[3][2]
.sym 9437 $abc$36303$new_n2950_
.sym 9438 instr[21]
.sym 9439 instr[17]
.sym 9440 $abc$36303$new_n2951_
.sym 9441 instr[22]
.sym 9443 instr[16]
.sym 9445 $abc$36303$new_n2950_
.sym 9446 $abc$36303$new_n2951_
.sym 9449 reg_file[6][2]
.sym 9450 instr[20]
.sym 9451 reg_file[2][2]
.sym 9452 instr[22]
.sym 9456 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9461 instr[15]
.sym 9462 reg_file[6][2]
.sym 9463 reg_file[2][2]
.sym 9464 instr[17]
.sym 9467 instr[20]
.sym 9468 reg_file[7][2]
.sym 9469 instr[22]
.sym 9470 reg_file[3][2]
.sym 9473 reg_file[1][1]
.sym 9474 instr[22]
.sym 9475 reg_file[5][1]
.sym 9476 instr[20]
.sym 9479 reg_file[7][2]
.sym 9480 instr[17]
.sym 9481 reg_file[3][2]
.sym 9482 instr[15]
.sym 9486 $abc$36303$new_n2173_
.sym 9487 instr[21]
.sym 9488 $abc$36303$new_n2172_
.sym 9489 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 9490 i_clk$SB_IO_IN_$glb_clk
.sym 9492 $abc$36303$new_n2670_
.sym 9493 $abc$36303$new_n5144_
.sym 9494 $abc$36303$new_n2671_
.sym 9495 $abc$36303$new_n2672_
.sym 9496 $abc$36303$new_n2673_
.sym 9497 reg_file[2][1]
.sym 9498 $abc$36303$new_n5145_
.sym 9499 reg_file[2][2]
.sym 9501 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9502 reg_file[27][16]
.sym 9504 reg_file[6][2]
.sym 9508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 9509 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 9516 branch_instr_offset[4]
.sym 9517 reg_file[20][2]
.sym 9518 branch_instr_offset[2]
.sym 9520 branch_instr_offset[4]
.sym 9523 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 9524 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 9525 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 9526 instr[17]
.sym 9527 instr[22]
.sym 9533 instr[15]
.sym 9534 instr[21]
.sym 9535 reg_file[23][1]
.sym 9536 reg_file[19][1]
.sym 9539 $abc$36303$new_n2003_
.sym 9544 $abc$36303$new_n2004_
.sym 9545 $abc$36303$new_n2981_
.sym 9549 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 9551 instr[22]
.sym 9552 $abc$36303$new_n2977_
.sym 9554 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9555 instr[16]
.sym 9556 reg_file[2][1]
.sym 9557 instr[17]
.sym 9558 $abc$36303$new_n2980_
.sym 9560 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 9561 instr[20]
.sym 9562 reg_file[6][1]
.sym 9566 reg_file[6][1]
.sym 9567 instr[20]
.sym 9568 instr[22]
.sym 9569 reg_file[2][1]
.sym 9572 instr[17]
.sym 9573 instr[15]
.sym 9574 reg_file[19][1]
.sym 9575 reg_file[23][1]
.sym 9579 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9584 instr[20]
.sym 9585 instr[22]
.sym 9586 reg_file[19][1]
.sym 9587 reg_file[23][1]
.sym 9590 instr[15]
.sym 9591 instr[17]
.sym 9592 reg_file[6][1]
.sym 9593 reg_file[2][1]
.sym 9596 $abc$36303$new_n2977_
.sym 9597 $abc$36303$new_n2980_
.sym 9598 $abc$36303$new_n2981_
.sym 9599 instr[16]
.sym 9602 $abc$36303$new_n2003_
.sym 9603 instr[21]
.sym 9604 $abc$36303$new_n2004_
.sym 9609 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 9612 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 9613 i_clk$SB_IO_IN_$glb_clk
.sym 9615 $abc$36303$new_n5294_
.sym 9616 $abc$36303$new_n2666_
.sym 9617 reg_file[22][0]
.sym 9618 reg_file[22][1]
.sym 9619 $abc$36303$new_n2669_
.sym 9620 $abc$36303$new_n5293_
.sym 9621 reg_file[22][11]
.sym 9622 $abc$36303$new_n2667_
.sym 9629 reg_file[5][1]
.sym 9630 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9634 instr[15]
.sym 9637 instr[15]
.sym 9640 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9644 reg_file[22][11]
.sym 9645 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 9646 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 9647 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 9648 reg_file[16][1]
.sym 9649 branch_instr_offset[4]
.sym 9650 reg_file[27][0]
.sym 9656 reg_file[18][1]
.sym 9657 $abc$36303$new_n5105_
.sym 9660 reg_file[20][11]
.sym 9661 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9664 reg_file[16][11]
.sym 9666 instr[20]
.sym 9668 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9669 instr[17]
.sym 9670 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9674 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 9675 reg_file[22][1]
.sym 9677 instr[15]
.sym 9678 instr[22]
.sym 9680 instr[15]
.sym 9683 reg_file[22][1]
.sym 9684 reg_file[20][11]
.sym 9687 reg_file[21][11]
.sym 9689 instr[17]
.sym 9690 reg_file[16][11]
.sym 9691 reg_file[20][11]
.sym 9692 instr[15]
.sym 9695 instr[15]
.sym 9696 reg_file[18][1]
.sym 9697 $abc$36303$new_n5105_
.sym 9698 reg_file[22][1]
.sym 9701 instr[22]
.sym 9702 reg_file[20][11]
.sym 9703 reg_file[21][11]
.sym 9704 instr[20]
.sym 9707 reg_file[22][1]
.sym 9708 reg_file[18][1]
.sym 9709 instr[20]
.sym 9710 instr[22]
.sym 9714 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9728 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 9731 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9735 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 9736 i_clk$SB_IO_IN_$glb_clk
.sym 9738 reg_file[25][22]
.sym 9740 reg_file[29][1]
.sym 9741 $abc$36303$new_n2020_
.sym 9742 $abc$36303$new_n5113_
.sym 9743 reg_file[25][0]
.sym 9744 $abc$36303$new_n2022_
.sym 9745 reg_file[25][1]
.sym 9751 reg_file[24][1]
.sym 9753 instr[24]
.sym 9755 reg_file[21][11]
.sym 9756 instr[21]
.sym 9759 instr[24]
.sym 9762 instr[18]
.sym 9763 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 9764 reg_file[5][16]
.sym 9765 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 9767 reg_file[14][1]
.sym 9768 instr[19]
.sym 9769 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9770 instr[15]
.sym 9771 instr[15]
.sym 9772 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 9779 instr[20]
.sym 9780 $abc$36303$new_n5106_
.sym 9781 $abc$36303$new_n2976_
.sym 9782 $abc$36303$new_n5282_
.sym 9783 instr[20]
.sym 9784 instr[22]
.sym 9786 reg_file[20][1]
.sym 9787 instr[15]
.sym 9788 instr[18]
.sym 9789 reg_file[29][1]
.sym 9790 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 9791 instr[19]
.sym 9792 instr[22]
.sym 9793 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9795 instr[15]
.sym 9797 reg_file[24][1]
.sym 9800 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9801 instr[16]
.sym 9805 reg_file[16][1]
.sym 9806 $abc$36303$new_n5283_
.sym 9807 $abc$36303$new_n5284_
.sym 9808 reg_file[16][1]
.sym 9809 $abc$36303$new_n2963_
.sym 9810 reg_file[25][1]
.sym 9813 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 9818 reg_file[16][1]
.sym 9819 instr[22]
.sym 9820 reg_file[20][1]
.sym 9821 instr[20]
.sym 9827 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9830 reg_file[20][1]
.sym 9831 reg_file[16][1]
.sym 9832 $abc$36303$new_n5282_
.sym 9833 instr[15]
.sym 9836 instr[16]
.sym 9837 $abc$36303$new_n5106_
.sym 9838 $abc$36303$new_n5283_
.sym 9839 instr[19]
.sym 9842 $abc$36303$new_n2963_
.sym 9843 instr[18]
.sym 9844 $abc$36303$new_n5284_
.sym 9845 $abc$36303$new_n2976_
.sym 9848 instr[20]
.sym 9849 reg_file[29][1]
.sym 9850 reg_file[25][1]
.sym 9851 instr[22]
.sym 9855 reg_file[24][1]
.sym 9856 instr[15]
.sym 9857 reg_file[25][1]
.sym 9858 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 9859 i_clk$SB_IO_IN_$glb_clk
.sym 9861 reg_file[12][11]
.sym 9862 $abc$36303$new_n2015_
.sym 9863 $abc$36303$new_n2023_
.sym 9864 $abc$36303$new_n2013_
.sym 9865 $abc$36303$new_n3003_
.sym 9866 $abc$36303$new_n2014_
.sym 9867 $abc$36303$new_n2024_
.sym 9868 $abc$36303$new_n2999_
.sym 9870 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 9871 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 9873 reg_file[6][1]
.sym 9874 $abc$36303$auto$maccmap.cc:112:fulladd$8971[11]
.sym 9875 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 9876 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 9877 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 9880 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 9882 instr[20]
.sym 9883 instr[20]
.sym 9884 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 9886 branch_instr_offset[4]
.sym 9887 instr[16]
.sym 9888 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 9891 $abc$36303$new_n1985_
.sym 9892 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 9893 instr[16]
.sym 9895 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 9902 $abc$36303$new_n1984_
.sym 9903 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9904 $abc$36303$new_n1990_
.sym 9906 $abc$36303$new_n1987_
.sym 9908 $abc$36303$new_n1994_
.sym 9910 $abc$36303$new_n1988_
.sym 9911 $abc$36303$new_n1989_
.sym 9912 reg_file[29][1]
.sym 9913 $abc$36303$new_n1983_
.sym 9914 $abc$36303$new_n1995_
.sym 9915 instr[15]
.sym 9916 reg_file[10][1]
.sym 9917 reg_file[28][1]
.sym 9919 instr[17]
.sym 9923 instr[23]
.sym 9925 reg_file[24][1]
.sym 9926 $abc$36303$new_n1993_
.sym 9927 reg_file[14][1]
.sym 9929 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 9930 instr[21]
.sym 9932 instr[20]
.sym 9933 instr[22]
.sym 9935 reg_file[28][1]
.sym 9936 reg_file[24][1]
.sym 9937 instr[22]
.sym 9938 instr[20]
.sym 9941 $abc$36303$new_n1993_
.sym 9942 $abc$36303$new_n1994_
.sym 9943 instr[21]
.sym 9944 $abc$36303$new_n1990_
.sym 9947 instr[15]
.sym 9949 reg_file[28][1]
.sym 9950 reg_file[29][1]
.sym 9953 instr[21]
.sym 9954 $abc$36303$new_n1984_
.sym 9955 $abc$36303$new_n1988_
.sym 9956 $abc$36303$new_n1987_
.sym 9959 instr[22]
.sym 9960 reg_file[10][1]
.sym 9961 reg_file[14][1]
.sym 9962 instr[20]
.sym 9965 instr[17]
.sym 9966 instr[15]
.sym 9967 reg_file[10][1]
.sym 9968 reg_file[14][1]
.sym 9971 $abc$36303$new_n1989_
.sym 9972 $abc$36303$new_n1995_
.sym 9973 $abc$36303$new_n1983_
.sym 9974 instr[23]
.sym 9977 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 9981 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 9982 i_clk$SB_IO_IN_$glb_clk
.sym 9984 $abc$36303$new_n2974_
.sym 9985 $abc$36303$new_n1985_
.sym 9986 $abc$36303$new_n2017_
.sym 9987 reg_file[26][1]
.sym 9988 reg_file[26][22]
.sym 9989 reg_file[26][0]
.sym 9990 $abc$36303$new_n2025_
.sym 9991 $abc$36303$new_n5110_
.sym 9996 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 9998 instr[20]
.sym 10002 branch_instr_offset[2]
.sym 10003 reg_file[27][0]
.sym 10004 reg_file[10][1]
.sym 10007 pc[21]
.sym 10008 reg_file[27][1]
.sym 10012 branch_instr_offset[4]
.sym 10013 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 10014 branch_instr_offset[2]
.sym 10016 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 10017 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 10018 instr[17]
.sym 10019 instr[22]
.sym 10025 reg_file[11][0]
.sym 10026 instr[21]
.sym 10028 $abc$36303$new_n1992_
.sym 10030 instr[15]
.sym 10031 instr[24]
.sym 10033 instr[16]
.sym 10034 i_wb_data[9]$SB_IO_IN
.sym 10037 $abc$36303$new_n2975_
.sym 10038 $abc$36303$new_n2969_
.sym 10039 reg_file[15][0]
.sym 10040 instr[19]
.sym 10041 $abc$36303$new_n2974_
.sym 10042 $abc$36303$new_n2968_
.sym 10043 instr[22]
.sym 10045 instr[17]
.sym 10047 $abc$36303$new_n1991_
.sym 10049 instr[20]
.sym 10050 $abc$36303$new_n1986_
.sym 10051 $abc$36303$new_n1985_
.sym 10054 i_wb_data[11]$SB_IO_IN
.sym 10058 $abc$36303$new_n1986_
.sym 10059 instr[21]
.sym 10060 instr[24]
.sym 10061 $abc$36303$new_n1985_
.sym 10064 instr[16]
.sym 10065 $abc$36303$new_n2974_
.sym 10066 $abc$36303$new_n2975_
.sym 10067 instr[19]
.sym 10070 instr[24]
.sym 10071 instr[21]
.sym 10072 $abc$36303$new_n1991_
.sym 10073 $abc$36303$new_n1992_
.sym 10076 instr[15]
.sym 10077 reg_file[11][0]
.sym 10078 reg_file[15][0]
.sym 10079 instr[17]
.sym 10082 $abc$36303$new_n2969_
.sym 10083 instr[16]
.sym 10084 instr[19]
.sym 10085 $abc$36303$new_n2968_
.sym 10088 instr[20]
.sym 10089 reg_file[11][0]
.sym 10090 reg_file[15][0]
.sym 10091 instr[22]
.sym 10094 i_wb_data[11]$SB_IO_IN
.sym 10103 i_wb_data[9]$SB_IO_IN
.sym 10104 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 10105 i_clk$SB_IO_IN_$glb_clk
.sym 10106 i_reset$SB_IO_IN_$glb_sr
.sym 10107 reg_file[8][0]
.sym 10108 $abc$36303$new_n2968_
.sym 10109 reg_file[9][16]
.sym 10110 $abc$36303$new_n5109_
.sym 10113 $abc$36303$new_n1991_
.sym 10114 $abc$36303$new_n3000_
.sym 10115 reg_file[11][0]
.sym 10119 instr[16]
.sym 10120 reg_file[14][16]
.sym 10122 instr[22]
.sym 10126 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 10128 instr[17]
.sym 10129 instr[16]
.sym 10130 reg_file[21][0]
.sym 10131 reg_file[27][0]
.sym 10132 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 10134 o_wb_addr[21]$SB_IO_OUT
.sym 10135 reg_file[26][22]
.sym 10136 reg_file[27][1]
.sym 10138 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 10139 reg_file[30][16]
.sym 10140 branch_instr_offset[4]
.sym 10142 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 10150 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 10151 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 10152 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10157 instr[17]
.sym 10158 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10159 reg_file[26][1]
.sym 10160 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 10162 instr[20]
.sym 10164 reg_file[8][0]
.sym 10171 reg_file[30][1]
.sym 10176 reg_file[12][0]
.sym 10178 instr[15]
.sym 10179 instr[22]
.sym 10183 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10187 instr[15]
.sym 10188 reg_file[8][0]
.sym 10189 reg_file[12][0]
.sym 10190 instr[17]
.sym 10193 reg_file[8][0]
.sym 10194 instr[20]
.sym 10195 instr[22]
.sym 10196 reg_file[12][0]
.sym 10199 instr[20]
.sym 10200 instr[22]
.sym 10201 reg_file[30][1]
.sym 10202 reg_file[26][1]
.sym 10208 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 10211 instr[15]
.sym 10212 instr[17]
.sym 10213 reg_file[30][1]
.sym 10214 reg_file[26][1]
.sym 10218 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10225 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 10227 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 10228 i_clk$SB_IO_IN_$glb_clk
.sym 10230 $abc$36303$new_n2347_
.sym 10231 $abc$36303$new_n2348_
.sym 10232 reg_file[1][16]
.sym 10233 $abc$36303$new_n3842_
.sym 10234 $abc$36303$new_n3841_
.sym 10235 reg_file[1][22]
.sym 10236 $abc$36303$new_n3843_
.sym 10237 $abc$36303$new_n2349_
.sym 10238 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 10242 instr[21]
.sym 10248 instr[24]
.sym 10250 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 10254 instr[18]
.sym 10255 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 10256 instr[19]
.sym 10257 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 10258 instr[15]
.sym 10259 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 10260 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 10261 reg_file[5][16]
.sym 10262 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 10263 $abc$36303$new_n2347_
.sym 10264 instr[15]
.sym 10265 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 10271 $abc$36303$new_n3619_
.sym 10272 reg_file[13][16]
.sym 10273 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10274 instr[17]
.sym 10277 reg_file[5][16]
.sym 10279 instr[20]
.sym 10280 reg_file[13][16]
.sym 10281 reg_file[9][16]
.sym 10285 $abc$36303$new_n3618_
.sym 10286 instr[20]
.sym 10288 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 10289 instr[22]
.sym 10290 instr[21]
.sym 10294 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10296 instr[24]
.sym 10297 reg_file[1][16]
.sym 10298 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 10300 instr[15]
.sym 10305 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 10310 reg_file[1][16]
.sym 10311 reg_file[5][16]
.sym 10312 instr[20]
.sym 10313 instr[22]
.sym 10316 $abc$36303$new_n3619_
.sym 10317 instr[21]
.sym 10318 instr[24]
.sym 10319 $abc$36303$new_n3618_
.sym 10322 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10328 reg_file[5][16]
.sym 10329 instr[17]
.sym 10330 instr[15]
.sym 10331 reg_file[1][16]
.sym 10335 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10340 instr[22]
.sym 10341 reg_file[13][16]
.sym 10342 instr[20]
.sym 10343 reg_file[9][16]
.sym 10346 reg_file[9][16]
.sym 10347 instr[15]
.sym 10348 instr[17]
.sym 10349 reg_file[13][16]
.sym 10350 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 10351 i_clk$SB_IO_IN_$glb_clk
.sym 10353 $abc$36303$new_n2351_
.sym 10354 $abc$36303$new_n3840_
.sym 10355 $abc$36303$new_n2361_
.sym 10356 $abc$36303$new_n3844_
.sym 10357 $abc$36303$new_n2352_
.sym 10358 $abc$36303$new_n3845_
.sym 10359 reg_file[28][22]
.sym 10360 reg_file[28][16]
.sym 10362 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 10363 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 10365 instr[15]
.sym 10366 $abc$36303$new_n3843_
.sym 10367 reg_file[27][16]
.sym 10368 instr[17]
.sym 10369 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10370 instr[20]
.sym 10371 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 10372 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 10374 instr[20]
.sym 10375 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10378 reg_file[29][22]
.sym 10380 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10381 instr[16]
.sym 10383 $abc$36303$new_n2013_
.sym 10385 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10387 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 10395 $abc$36303$new_n2805_
.sym 10396 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10397 reg_file[11][16]
.sym 10398 reg_file[14][16]
.sym 10399 instr[17]
.sym 10400 instr[15]
.sym 10401 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10402 reg_file[10][16]
.sym 10403 instr[20]
.sym 10404 $abc$36303$new_n3617_
.sym 10405 instr[22]
.sym 10406 instr[22]
.sym 10407 $abc$36303$new_n2806_
.sym 10409 instr[16]
.sym 10412 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 10413 $abc$36303$new_n2802_
.sym 10414 $abc$36303$new_n3621_
.sym 10418 reg_file[15][16]
.sym 10421 $abc$36303$new_n3620_
.sym 10424 instr[21]
.sym 10427 $abc$36303$new_n3621_
.sym 10428 instr[21]
.sym 10429 $abc$36303$new_n3620_
.sym 10430 $abc$36303$new_n3617_
.sym 10433 reg_file[10][16]
.sym 10434 instr[15]
.sym 10435 instr[17]
.sym 10436 reg_file[14][16]
.sym 10441 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10445 reg_file[10][16]
.sym 10446 reg_file[14][16]
.sym 10447 instr[22]
.sym 10448 instr[20]
.sym 10451 instr[22]
.sym 10452 reg_file[11][16]
.sym 10453 instr[20]
.sym 10454 reg_file[15][16]
.sym 10457 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10463 instr[16]
.sym 10464 $abc$36303$new_n2805_
.sym 10465 $abc$36303$new_n2806_
.sym 10466 $abc$36303$new_n2802_
.sym 10473 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 10474 i_clk$SB_IO_IN_$glb_clk
.sym 10476 reg_file[15][16]
.sym 10477 reg_file[15][22]
.sym 10478 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 10479 $abc$36303$new_n2810_
.sym 10480 $abc$36303$new_n3625_
.sym 10482 $abc$36303$new_n2350_
.sym 10483 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 10485 alu_i_b[25]
.sym 10488 reg_file[10][16]
.sym 10490 instr[20]
.sym 10491 instr[22]
.sym 10493 reg_file[11][16]
.sym 10494 reg_file[4][22]
.sym 10496 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 10499 $abc$36303$new_n2361_
.sym 10500 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 10501 instr[17]
.sym 10505 instr[22]
.sym 10510 reg_file[28][16]
.sym 10511 instr[22]
.sym 10517 reg_file[23][16]
.sym 10518 reg_file[11][16]
.sym 10519 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10520 instr[22]
.sym 10521 instr[18]
.sym 10523 $abc$36303$new_n2801_
.sym 10524 $abc$36303$new_n3626_
.sym 10525 instr[17]
.sym 10526 $abc$36303$new_n3631_
.sym 10527 $abc$36303$new_n2807_
.sym 10528 instr[21]
.sym 10529 $abc$36303$new_n3630_
.sym 10530 instr[15]
.sym 10531 $abc$36303$new_n5083_
.sym 10532 $abc$36303$new_n3623_
.sym 10533 reg_file[15][16]
.sym 10535 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 10537 $abc$36303$new_n3625_
.sym 10541 $abc$36303$new_n3624_
.sym 10542 $abc$36303$new_n3632_
.sym 10543 $abc$36303$new_n3629_
.sym 10544 instr[20]
.sym 10545 reg_file[19][16]
.sym 10550 instr[20]
.sym 10551 instr[22]
.sym 10552 reg_file[23][16]
.sym 10553 reg_file[19][16]
.sym 10556 $abc$36303$new_n5083_
.sym 10557 instr[18]
.sym 10558 $abc$36303$new_n2807_
.sym 10559 $abc$36303$new_n2801_
.sym 10562 $abc$36303$new_n3631_
.sym 10564 instr[21]
.sym 10565 $abc$36303$new_n3630_
.sym 10568 $abc$36303$new_n3626_
.sym 10569 $abc$36303$new_n3623_
.sym 10570 $abc$36303$new_n3629_
.sym 10571 $abc$36303$new_n3632_
.sym 10576 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10580 reg_file[11][16]
.sym 10581 instr[15]
.sym 10582 instr[17]
.sym 10583 reg_file[15][16]
.sym 10586 reg_file[23][16]
.sym 10587 reg_file[19][16]
.sym 10588 instr[15]
.sym 10589 instr[17]
.sym 10592 $abc$36303$new_n3624_
.sym 10593 $abc$36303$new_n3625_
.sym 10595 instr[21]
.sym 10596 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 10597 i_clk$SB_IO_IN_$glb_clk
.sym 10600 reg_file[5][20]
.sym 10601 $abc$36303$new_n3610_
.sym 10602 reg_file[5][22]
.sym 10603 $abc$36303$new_n5086_
.sym 10604 $abc$36303$new_n3614_
.sym 10605 $abc$36303$new_n3615_
.sym 10606 $abc$36303$new_n5085_
.sym 10611 instr[17]
.sym 10612 o_wb_addr[27]$SB_IO_OUT
.sym 10613 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10614 instr[22]
.sym 10615 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 10617 instr[22]
.sym 10618 reg_file[18][16]
.sym 10619 o_wb_addr[19]$SB_IO_OUT
.sym 10621 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 10622 instr[16]
.sym 10624 reg_file[26][16]
.sym 10625 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 10626 reg_file[14][31]
.sym 10627 reg_file[30][16]
.sym 10629 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 10631 reg_file[9][23]
.sym 10633 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 10634 reg_file[5][20]
.sym 10641 reg_file[17][16]
.sym 10642 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 10643 $abc$36303$new_n3628_
.sym 10644 instr[20]
.sym 10645 reg_file[21][16]
.sym 10646 $abc$36303$new_n5082_
.sym 10647 reg_file[17][16]
.sym 10648 instr[17]
.sym 10649 instr[24]
.sym 10650 instr[19]
.sym 10651 instr[15]
.sym 10652 instr[20]
.sym 10653 instr[16]
.sym 10655 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10657 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10660 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 10664 $abc$36303$new_n3627_
.sym 10665 reg_file[21][16]
.sym 10666 reg_file[6][16]
.sym 10667 instr[21]
.sym 10668 $abc$36303$new_n5086_
.sym 10671 instr[22]
.sym 10673 instr[20]
.sym 10674 reg_file[21][16]
.sym 10675 instr[22]
.sym 10676 reg_file[17][16]
.sym 10679 reg_file[6][16]
.sym 10680 instr[15]
.sym 10681 instr[17]
.sym 10682 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 10687 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10691 instr[17]
.sym 10692 reg_file[21][16]
.sym 10693 reg_file[17][16]
.sym 10694 instr[15]
.sym 10697 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 10698 reg_file[6][16]
.sym 10699 instr[22]
.sym 10700 instr[20]
.sym 10703 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10709 $abc$36303$new_n5082_
.sym 10710 $abc$36303$new_n5086_
.sym 10711 instr[16]
.sym 10712 instr[19]
.sym 10715 $abc$36303$new_n3627_
.sym 10716 instr[21]
.sym 10717 $abc$36303$new_n3628_
.sym 10718 instr[24]
.sym 10719 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 10720 i_clk$SB_IO_IN_$glb_clk
.sym 10722 reg_file[29][23]
.sym 10723 $abc$36303$new_n2383_
.sym 10724 $abc$36303$new_n2382_
.sym 10725 reg_file[29][20]
.sym 10726 $abc$36303$new_n3611_
.sym 10727 $abc$36303$new_n3612_
.sym 10728 $abc$36303$new_n2381_
.sym 10729 $abc$36303$new_n3880_
.sym 10734 instr[21]
.sym 10735 instr[24]
.sym 10736 reg_file[6][22]
.sym 10738 instr[21]
.sym 10739 instr[17]
.sym 10743 instr[20]
.sym 10746 instr[18]
.sym 10748 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 10749 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 10750 reg_file[24][16]
.sym 10751 $abc$36303$new_n2385_
.sym 10752 instr[15]
.sym 10753 instr[19]
.sym 10755 instr[15]
.sym 10756 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 10765 reg_file[20][16]
.sym 10766 instr[17]
.sym 10767 reg_file[27][16]
.sym 10769 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10771 instr[15]
.sym 10772 instr[20]
.sym 10773 reg_file[20][16]
.sym 10774 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 10775 instr[15]
.sym 10778 reg_file[26][16]
.sym 10779 $abc$36303$new_n5081_
.sym 10780 reg_file[16][16]
.sym 10781 instr[22]
.sym 10782 reg_file[31][16]
.sym 10785 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 10787 reg_file[30][16]
.sym 10788 reg_file[16][16]
.sym 10789 reg_file[27][16]
.sym 10790 reg_file[31][16]
.sym 10794 reg_file[25][16]
.sym 10796 reg_file[31][16]
.sym 10797 instr[15]
.sym 10798 reg_file[27][16]
.sym 10799 instr[17]
.sym 10803 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10808 instr[20]
.sym 10809 reg_file[31][16]
.sym 10810 instr[22]
.sym 10811 reg_file[27][16]
.sym 10814 reg_file[16][16]
.sym 10815 instr[20]
.sym 10816 reg_file[20][16]
.sym 10817 instr[22]
.sym 10820 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 10829 reg_file[25][16]
.sym 10832 $abc$36303$new_n5081_
.sym 10833 reg_file[30][16]
.sym 10834 reg_file[26][16]
.sym 10835 instr[15]
.sym 10838 instr[17]
.sym 10839 reg_file[16][16]
.sym 10840 instr[15]
.sym 10841 reg_file[20][16]
.sym 10842 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 10843 i_clk$SB_IO_IN_$glb_clk
.sym 10845 reg_file[14][23]
.sym 10846 reg_file[14][31]
.sym 10847 $abc$36303$new_n3878_
.sym 10848 reg_file[14][22]
.sym 10850 $abc$36303$new_n2380_
.sym 10851 $abc$36303$new_n2384_
.sym 10852 $abc$36303$new_n3879_
.sym 10857 reg_file[8][23]
.sym 10858 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 10859 instr[15]
.sym 10861 instr[21]
.sym 10862 instr[20]
.sym 10864 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 10871 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 10875 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 10876 reg_file[10][23]
.sym 10879 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 10880 reg_file[6][23]
.sym 10890 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 10894 reg_file[29][23]
.sym 10897 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 10900 $abc$36303$new_n5010_
.sym 10906 instr[18]
.sym 10909 $abc$36303$new_n2386_
.sym 10915 $abc$36303$new_n2380_
.sym 10928 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 10958 reg_file[29][23]
.sym 10961 $abc$36303$new_n5010_
.sym 10962 $abc$36303$new_n2380_
.sym 10963 $abc$36303$new_n2386_
.sym 10964 instr[18]
.sym 10965 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 10966 i_clk$SB_IO_IN_$glb_clk
.sym 10968 $abc$36303$new_n3869_
.sym 10969 $abc$36303$new_n3893_
.sym 10970 $abc$36303$new_n2385_
.sym 10971 reg_file[15][23]
.sym 10972 $abc$36303$new_n3870_
.sym 10973 reg_file[15][31]
.sym 10974 $abc$36303$new_n2395_
.sym 10975 $abc$36303$new_n3871_
.sym 10984 instr[22]
.sym 10985 instr[20]
.sym 10987 reg_file[26][16]
.sym 10988 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 10993 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 10994 instr[17]
.sym 10995 $abc$36303$new_n2386_
.sym 10997 instr[22]
.sym 10998 instr[22]
.sym 10999 instr[22]
.sym 11000 reg_file[13][23]
.sym 11002 $abc$36303$new_n5310_
.sym 11003 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 11010 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11011 $abc$36303$new_n3878_
.sym 11012 $abc$36303$new_n3875_
.sym 11017 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 11020 instr[15]
.sym 11025 $abc$36303$new_n3869_
.sym 11027 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 11028 $abc$36303$new_n3872_
.sym 11055 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11060 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 11075 instr[15]
.sym 11084 $abc$36303$new_n3872_
.sym 11085 $abc$36303$new_n3869_
.sym 11086 $abc$36303$new_n3875_
.sym 11087 $abc$36303$new_n3878_
.sym 11088 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 11089 i_clk$SB_IO_IN_$glb_clk
.sym 11091 $abc$36303$new_n4274_
.sym 11092 reg_file[10][20]
.sym 11093 $abc$36303$new_n2394_
.sym 11094 reg_file[10][23]
.sym 11095 $abc$36303$new_n2393_
.sym 11096 $abc$36303$new_n3888_
.sym 11097 reg_file[10][31]
.sym 11098 $abc$36303$new_n3892_
.sym 11103 reg_file[21][31]
.sym 11104 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11105 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 11106 instr[22]
.sym 11109 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 11110 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 11112 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 11113 instr[17]
.sym 11116 reg_file[0][23]
.sym 11117 $abc$36303$new_n4235_
.sym 11119 reg_file[14][31]
.sym 11121 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11122 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 11125 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11126 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11132 reg_file[0][23]
.sym 11133 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 11134 instr[19]
.sym 11135 instr[16]
.sym 11136 instr[23]
.sym 11137 instr[20]
.sym 11138 instr[17]
.sym 11139 $abc$36303$new_n2397_
.sym 11140 instr[24]
.sym 11141 $abc$36303$new_n2387_
.sym 11142 $abc$36303$new_n2390_
.sym 11143 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 11144 $abc$36303$new_n3890_
.sym 11145 instr[21]
.sym 11146 reg_file[4][23]
.sym 11147 $abc$36303$new_n3868_
.sym 11150 $abc$36303$new_n2396_
.sym 11152 $abc$36303$new_n2398_
.sym 11153 $abc$36303$new_n3888_
.sym 11156 instr[15]
.sym 11157 instr[22]
.sym 11158 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11160 $abc$36303$new_n2393_
.sym 11161 $abc$36303$new_n3891_
.sym 11162 $abc$36303$new_n5310_
.sym 11166 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 11173 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11177 instr[19]
.sym 11178 $abc$36303$new_n2397_
.sym 11179 $abc$36303$new_n2398_
.sym 11180 instr[16]
.sym 11183 instr[24]
.sym 11184 $abc$36303$new_n3891_
.sym 11185 $abc$36303$new_n3890_
.sym 11186 instr[21]
.sym 11189 reg_file[0][23]
.sym 11190 reg_file[4][23]
.sym 11191 instr[17]
.sym 11192 instr[15]
.sym 11195 instr[20]
.sym 11196 reg_file[0][23]
.sym 11197 reg_file[4][23]
.sym 11198 instr[22]
.sym 11201 $abc$36303$new_n3868_
.sym 11202 $abc$36303$new_n3888_
.sym 11203 instr[23]
.sym 11204 $abc$36303$new_n5310_
.sym 11207 $abc$36303$new_n2393_
.sym 11208 $abc$36303$new_n2387_
.sym 11209 $abc$36303$new_n2390_
.sym 11210 $abc$36303$new_n2396_
.sym 11211 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 11212 i_clk$SB_IO_IN_$glb_clk
.sym 11214 $abc$36303$new_n2135_
.sym 11215 reg_file[5][23]
.sym 11216 reg_file[5][31]
.sym 11217 $abc$36303$new_n4272_
.sym 11218 $abc$36303$new_n4265_
.sym 11219 $abc$36303$new_n4275_
.sym 11220 reg_file[5][29]
.sym 11221 $abc$36303$new_n4273_
.sym 11222 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 11227 instr[17]
.sym 11228 instr[20]
.sym 11232 instr[24]
.sym 11233 instr[20]
.sym 11235 reg_file[3][23]
.sym 11237 i_wb_stall$SB_IO_IN
.sym 11241 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 11244 instr[15]
.sym 11245 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 11246 instr[19]
.sym 11247 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 11255 reg_file[1][23]
.sym 11256 reg_file[22][23]
.sym 11257 instr[21]
.sym 11259 instr[15]
.sym 11260 instr[17]
.sym 11261 instr[20]
.sym 11262 instr[15]
.sym 11263 instr[22]
.sym 11264 $abc$36303$new_n2392_
.sym 11265 $abc$36303$new_n5185_
.sym 11266 reg_file[18][23]
.sym 11268 instr[19]
.sym 11269 $abc$36303$new_n5309_
.sym 11270 $abc$36303$new_n2388_
.sym 11271 reg_file[17][23]
.sym 11272 reg_file[5][23]
.sym 11273 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 11274 $abc$36303$new_n2389_
.sym 11278 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11280 reg_file[21][23]
.sym 11283 instr[16]
.sym 11285 $abc$36303$new_n2391_
.sym 11286 instr[24]
.sym 11289 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11294 instr[16]
.sym 11296 $abc$36303$new_n2389_
.sym 11297 $abc$36303$new_n2388_
.sym 11300 instr[19]
.sym 11301 instr[16]
.sym 11302 $abc$36303$new_n2392_
.sym 11303 $abc$36303$new_n2391_
.sym 11306 instr[15]
.sym 11307 reg_file[21][23]
.sym 11308 instr[17]
.sym 11309 reg_file[17][23]
.sym 11312 instr[20]
.sym 11313 instr[22]
.sym 11314 reg_file[1][23]
.sym 11315 reg_file[5][23]
.sym 11318 $abc$36303$new_n5185_
.sym 11319 instr[21]
.sym 11320 $abc$36303$new_n5309_
.sym 11321 instr[24]
.sym 11324 reg_file[18][23]
.sym 11325 reg_file[22][23]
.sym 11326 instr[15]
.sym 11327 instr[17]
.sym 11330 reg_file[5][23]
.sym 11331 reg_file[1][23]
.sym 11332 instr[17]
.sym 11333 instr[15]
.sym 11334 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 11335 i_clk$SB_IO_IN_$glb_clk
.sym 11337 $abc$36303$new_n5211_
.sym 11338 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 11339 $abc$36303$new_n5319_
.sym 11340 $abc$36303$new_n5212_
.sym 11341 reg_file[20][25]
.sym 11342 $abc$36303$new_n2138_
.sym 11343 $abc$36303$new_n2139_
.sym 11344 reg_file[20][31]
.sym 11347 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 11350 $abc$36303$new_n4266_
.sym 11351 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 11354 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 11356 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 11358 $abc$36303$new_n5241_
.sym 11359 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11360 instr[23]
.sym 11362 reg_file[17][31]
.sym 11363 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 11367 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 11371 $abc$36303$new_n5318_
.sym 11380 instr[15]
.sym 11381 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11382 reg_file[17][23]
.sym 11384 instr[17]
.sym 11386 reg_file[22][31]
.sym 11388 instr[22]
.sym 11390 reg_file[18][31]
.sym 11391 $abc$36303$new_n5308_
.sym 11393 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11395 reg_file[16][23]
.sym 11399 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11400 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 11402 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15612[1]_new_inv_
.sym 11404 reg_file[20][23]
.sym 11405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 11409 i_reset$SB_IO_IN
.sym 11413 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 11414 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11419 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15612[1]_new_inv_
.sym 11420 i_reset$SB_IO_IN
.sym 11426 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11429 reg_file[22][31]
.sym 11430 instr[15]
.sym 11431 reg_file[18][31]
.sym 11432 instr[17]
.sym 11441 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15612[1]_new_inv_
.sym 11442 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11444 i_reset$SB_IO_IN
.sym 11447 reg_file[17][23]
.sym 11448 reg_file[16][23]
.sym 11449 $abc$36303$new_n5308_
.sym 11450 instr[22]
.sym 11453 reg_file[20][23]
.sym 11454 instr[15]
.sym 11455 reg_file[16][23]
.sym 11456 instr[17]
.sym 11457 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 11458 i_clk$SB_IO_IN_$glb_clk
.sym 11460 $abc$36303$new_n5317_
.sym 11461 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 11462 $abc$36303$new_n2142_
.sym 11463 $abc$36303$new_n5318_
.sym 11464 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15699
.sym 11465 $abc$36303$new_n2141_
.sym 11466 $abc$36303$new_n2143_
.sym 11467 reg_file[29][31]
.sym 11472 $abc$36303$new_n4322_
.sym 11473 instr[20]
.sym 11475 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 11476 reg_file[22][31]
.sym 11478 reg_file[18][31]
.sym 11480 $abc$36303$procmux$1665_Y[2]_new_
.sym 11482 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11483 reg_file[18][31]
.sym 11485 i_wb_ack$SB_IO_IN
.sym 11486 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 11489 i_wb_ack$SB_IO_IN
.sym 11490 i_wb_ack$SB_IO_IN
.sym 11491 instr[17]
.sym 11492 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11493 reg_file[27][29]
.sym 11494 i_reset$SB_IO_IN
.sym 11495 $abc$36303$new_n4240_
.sym 11501 i_reset$SB_IO_IN
.sym 11502 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 11504 instr[15]
.sym 11505 i_wb_ack$SB_IO_IN
.sym 11508 i_wb_ack$SB_IO_IN
.sym 11509 i_wb_stall$SB_IO_IN
.sym 11510 $abc$36303$new_n4235_
.sym 11513 instr[5]
.sym 11514 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15602_new_inv_
.sym 11516 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11517 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 11518 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11519 $abc$36303$new_n4240_
.sym 11520 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15619_new_inv_
.sym 11523 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11525 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 11526 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 11527 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11528 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 11529 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 11534 i_reset$SB_IO_IN
.sym 11535 i_wb_stall$SB_IO_IN
.sym 11540 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11541 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15602_new_inv_
.sym 11542 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 11543 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 11547 instr[15]
.sym 11552 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 11553 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 11554 instr[5]
.sym 11555 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11558 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 11564 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11565 $abc$36303$new_n4235_
.sym 11567 i_wb_ack$SB_IO_IN
.sym 11573 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 11576 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15619_new_inv_
.sym 11577 $abc$36303$new_n4240_
.sym 11578 i_wb_ack$SB_IO_IN
.sym 11579 $abc$36303$new_n4235_
.sym 11580 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 11581 i_clk$SB_IO_IN_$glb_clk
.sym 11583 $abc$36303$new_n4086_
.sym 11584 o_wb_data[27]$SB_IO_OUT
.sym 11585 o_wb_data[23]$SB_IO_OUT
.sym 11586 $abc$36303$new_n4964_
.sym 11587 o_wb_stall$SB_IO_OUT
.sym 11588 o_wb_ack$SB_IO_OUT
.sym 11589 $abc$36303$new_n4239_
.sym 11590 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15791
.sym 11603 reg_file[21][31]
.sym 11609 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11613 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11617 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11624 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11625 $abc$36303$new_n3052_
.sym 11626 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 11627 r_state[3]
.sym 11628 $abc$36303$new_n4334_
.sym 11631 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 11633 r_state[3]
.sym 11635 $abc$36303$new_n4243_
.sym 11636 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11637 i_wb_stall$SB_IO_IN
.sym 11641 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 11645 i_wb_ack$SB_IO_IN
.sym 11650 $abc$36303$new_n3054_
.sym 11651 r_state[2]
.sym 11652 $abc$36303$new_n3036_
.sym 11653 $abc$36303$new_n4240_
.sym 11654 i_reset$SB_IO_IN
.sym 11655 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11657 $abc$36303$new_n4243_
.sym 11658 r_state[3]
.sym 11659 r_state[2]
.sym 11660 $abc$36303$new_n3036_
.sym 11663 $abc$36303$new_n3054_
.sym 11665 $abc$36303$new_n3052_
.sym 11669 r_state[2]
.sym 11670 i_reset$SB_IO_IN
.sym 11671 r_state[3]
.sym 11672 i_wb_ack$SB_IO_IN
.sym 11676 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11681 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11683 i_wb_stall$SB_IO_IN
.sym 11684 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 11689 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 11693 $abc$36303$new_n4334_
.sym 11694 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11695 $abc$36303$new_n4240_
.sym 11699 $abc$36303$new_n3052_
.sym 11700 r_state[3]
.sym 11702 r_state[2]
.sym 11703 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 11704 i_clk$SB_IO_IN_$glb_clk
.sym 11706 $abc$36303$new_n4088_
.sym 11707 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11708 $abc$36303$new_n4090_
.sym 11709 reg_file[31][29]
.sym 11710 $abc$36303$new_n2079_
.sym 11711 $abc$36303$new_n4240_
.sym 11712 $abc$36303$new_n2077_
.sym 11713 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11714 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 11718 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11721 instr[20]
.sym 11723 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15791
.sym 11724 instr[17]
.sym 11733 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 11736 i_wb_stb$SB_IO_IN
.sym 11741 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 11751 $abc$36303$new_n3036_
.sym 11754 r_state[2]
.sym 11755 i_wb_ack$SB_IO_IN
.sym 11757 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 11759 $abc$36303$new_n3053_
.sym 11760 r_state[1]
.sym 11762 r_state[2]
.sym 11763 $abc$36303$new_n3035_
.sym 11764 r_state[3]
.sym 11776 r_state[0]
.sym 11777 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11778 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4779[0]_new_inv_
.sym 11780 r_state[2]
.sym 11782 $abc$36303$new_n3036_
.sym 11783 r_state[3]
.sym 11786 $abc$36303$new_n3053_
.sym 11787 r_state[0]
.sym 11789 $abc$36303$new_n3036_
.sym 11792 $abc$36303$new_n3036_
.sym 11793 i_wb_ack$SB_IO_IN
.sym 11794 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4779[0]_new_inv_
.sym 11795 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 11799 r_state[0]
.sym 11800 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 11801 r_state[1]
.sym 11804 $abc$36303$new_n3035_
.sym 11806 r_state[0]
.sym 11807 $abc$36303$new_n3053_
.sym 11812 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11816 $abc$36303$new_n3036_
.sym 11817 $abc$36303$new_n3053_
.sym 11818 r_state[2]
.sym 11819 r_state[3]
.sym 11822 r_state[3]
.sym 11823 r_state[1]
.sym 11824 r_state[2]
.sym 11825 r_state[0]
.sym 11826 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 11827 i_clk$SB_IO_IN_$glb_clk
.sym 11829 $abc$36303$new_n4089_
.sym 11830 $abc$36303$new_n2078_
.sym 11836 reg_file[21][25]
.sym 11841 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 11843 instr[15]
.sym 11846 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 11850 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 11851 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 11854 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 11855 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 11862 $abc$36303$procmux$1665_Y[2]_new_
.sym 11864 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 11870 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[4]_new_inv_
.sym 11873 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[7]_new_inv_
.sym 11878 r_state[1]
.sym 11880 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 11881 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 11889 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11891 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[5]_new_inv_
.sym 11897 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[6]_new_inv_
.sym 11906 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 11915 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[6]_new_inv_
.sym 11916 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[5]_new_inv_
.sym 11917 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[4]_new_inv_
.sym 11918 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[7]_new_inv_
.sym 11928 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 11930 r_state[1]
.sym 11949 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 11950 i_clk$SB_IO_IN_$glb_clk
.sym 11957 reg_file[4][25]
.sym 11964 reg_file[28][29]
.sym 11974 r_state[1]
.sym 11976 reg_file[13][29]
.sym 11981 i_wb_ack$SB_IO_IN
.sym 11982 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 11983 instr[17]
.sym 11995 r_state[18]
.sym 11999 r_state[28]
.sym 12002 r_state[16]
.sym 12006 r_state[31]
.sym 12007 r_state[19]
.sym 12011 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 12012 $PACKER_GND_NET
.sym 12014 r_state[30]
.sym 12016 r_state[17]
.sym 12021 r_state[29]
.sym 12026 r_state[16]
.sym 12027 r_state[19]
.sym 12028 r_state[18]
.sym 12029 r_state[17]
.sym 12032 $PACKER_GND_NET
.sym 12041 $PACKER_GND_NET
.sym 12044 r_state[30]
.sym 12045 r_state[28]
.sym 12046 r_state[29]
.sym 12047 r_state[31]
.sym 12053 $PACKER_GND_NET
.sym 12056 $PACKER_GND_NET
.sym 12065 $PACKER_GND_NET
.sym 12068 $PACKER_GND_NET
.sym 12072 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 12073 i_clk$SB_IO_IN_$glb_clk
.sym 12074 i_reset$SB_IO_IN_$glb_sr
.sym 12081 reg_file[13][29]
.sym 12109 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 12119 $PACKER_GND_NET
.sym 12127 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 12179 $PACKER_GND_NET
.sym 12188 $PACKER_GND_NET
.sym 12195 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 12196 i_clk$SB_IO_IN_$glb_clk
.sym 12197 i_reset$SB_IO_IN_$glb_sr
.sym 12200 i_wb_ack$SB_IO_IN
.sym 12302 reg_file[25][7]
.sym 12311 $abc$36303$new_n2153_
.sym 12315 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 12328 reg_file[30][7]
.sym 12342 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 12351 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 12358 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12373 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 12406 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12419 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 12420 i_clk$SB_IO_IN_$glb_clk
.sym 12426 reg_file[29][7]
.sym 12427 $abc$36303$new_n2558_
.sym 12428 reg_file[29][15]
.sym 12430 $abc$36303$new_n3272_
.sym 12431 $abc$36303$new_n3273_
.sym 12432 $abc$36303$new_n2557_
.sym 12433 $abc$36303$new_n2556_
.sym 12440 reg_file[26][7]
.sym 12443 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 12447 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 12452 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12468 reg_file[10][2]
.sym 12470 $abc$36303$new_n2556_
.sym 12477 reg_file[25][15]
.sym 12479 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12481 reg_file[24][2]
.sym 12482 reg_file[11][7]
.sym 12485 instr[21]
.sym 12487 instr[16]
.sym 12491 instr[24]
.sym 12503 reg_file[25][15]
.sym 12505 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 12506 reg_file[24][15]
.sym 12521 instr[15]
.sym 12524 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 12533 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12534 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12539 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12548 reg_file[25][15]
.sym 12550 instr[15]
.sym 12551 reg_file[24][15]
.sym 12561 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 12581 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12582 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 12583 i_clk$SB_IO_IN_$glb_clk
.sym 12585 $abc$36303$new_n2555_
.sym 12586 $abc$36303$new_n3269_
.sym 12587 $abc$36303$new_n3268_
.sym 12588 $abc$36303$new_n2560_
.sym 12589 reg_file[6][15]
.sym 12590 reg_file[6][7]
.sym 12591 $abc$36303$new_n3270_
.sym 12592 $abc$36303$new_n3263_
.sym 12603 reg_file[10][7]
.sym 12606 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 12610 $abc$36303$new_n2567_
.sym 12613 $abc$36303$new_n2565_
.sym 12614 reg_file[13][7]
.sym 12615 reg_file[26][7]
.sym 12616 instr[20]
.sym 12620 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12627 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12628 reg_file[29][15]
.sym 12630 $abc$36303$new_n2561_
.sym 12631 reg_file[12][7]
.sym 12636 reg_file[29][15]
.sym 12639 instr[15]
.sym 12643 reg_file[25][15]
.sym 12644 reg_file[8][7]
.sym 12645 instr[17]
.sym 12646 reg_file[26][7]
.sym 12649 instr[19]
.sym 12650 instr[20]
.sym 12652 instr[16]
.sym 12653 $abc$36303$new_n2560_
.sym 12654 reg_file[30][7]
.sym 12655 instr[22]
.sym 12657 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 12660 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12665 reg_file[29][15]
.sym 12671 reg_file[8][7]
.sym 12672 instr[17]
.sym 12673 instr[15]
.sym 12674 reg_file[12][7]
.sym 12677 reg_file[30][7]
.sym 12678 instr[22]
.sym 12679 instr[20]
.sym 12680 reg_file[26][7]
.sym 12683 instr[22]
.sym 12684 reg_file[12][7]
.sym 12685 reg_file[8][7]
.sym 12686 instr[20]
.sym 12690 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 12695 instr[22]
.sym 12696 reg_file[25][15]
.sym 12697 reg_file[29][15]
.sym 12698 instr[20]
.sym 12701 instr[19]
.sym 12702 $abc$36303$new_n2560_
.sym 12703 instr[16]
.sym 12704 $abc$36303$new_n2561_
.sym 12705 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 12706 i_clk$SB_IO_IN_$glb_clk
.sym 12708 $abc$36303$new_n2565_
.sym 12709 $abc$36303$new_n3265_
.sym 12710 reg_file[8][7]
.sym 12711 $abc$36303$new_n2566_
.sym 12713 reg_file[8][2]
.sym 12715 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 12717 branch_instr_offset[2]
.sym 12718 branch_instr_offset[2]
.sym 12720 reg_file[5][2]
.sym 12726 $abc$36303$new_n2561_
.sym 12731 pc[2]
.sym 12732 instr[23]
.sym 12735 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 12738 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 12739 reg_file[10][11]
.sym 12740 reg_file[24][2]
.sym 12741 reg_file[30][2]
.sym 12743 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 12749 reg_file[30][7]
.sym 12753 instr[22]
.sym 12757 reg_file[24][2]
.sym 12759 reg_file[28][2]
.sym 12761 reg_file[6][15]
.sym 12763 instr[17]
.sym 12767 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 12768 reg_file[13][15]
.sym 12770 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12771 instr[15]
.sym 12774 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 12775 reg_file[26][7]
.sym 12776 instr[20]
.sym 12779 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12783 reg_file[13][15]
.sym 12788 reg_file[24][2]
.sym 12789 instr[20]
.sym 12790 reg_file[28][2]
.sym 12791 instr[22]
.sym 12794 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 12800 reg_file[6][15]
.sym 12809 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12814 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12818 instr[15]
.sym 12819 instr[17]
.sym 12820 reg_file[30][7]
.sym 12821 reg_file[26][7]
.sym 12826 reg_file[13][15]
.sym 12828 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 12829 i_clk$SB_IO_IN_$glb_clk
.sym 12831 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 12832 $abc$36303$new_n2944_
.sym 12833 reg_file[13][7]
.sym 12834 reg_file[13][15]
.sym 12835 $abc$36303$new_n2155_
.sym 12836 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12837 $abc$36303$new_n3274_
.sym 12838 reg_file[13][2]
.sym 12839 $abc$36303$new_n4244_
.sym 12842 $abc$36303$new_n4244_
.sym 12844 reg_file[27][15]
.sym 12845 reg_file[5][2]
.sym 12846 branch_instr_offset[4]
.sym 12847 $abc$36303$new_n2157_
.sym 12849 reg_file[11][2]
.sym 12852 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 12855 reg_file[10][2]
.sym 12857 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 12859 reg_file[0][2]
.sym 12860 $abc$36303$new_n4797_
.sym 12863 reg_file[10][2]
.sym 12865 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12872 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12874 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 12876 reg_file[12][2]
.sym 12877 reg_file[8][2]
.sym 12880 reg_file[28][2]
.sym 12882 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 12883 instr[17]
.sym 12884 reg_file[12][2]
.sym 12886 reg_file[26][2]
.sym 12887 instr[17]
.sym 12889 instr[19]
.sym 12891 $abc$36303$new_n2945_
.sym 12892 instr[16]
.sym 12893 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12896 instr[20]
.sym 12897 $abc$36303$new_n2944_
.sym 12898 reg_file[30][2]
.sym 12899 instr[15]
.sym 12900 reg_file[24][2]
.sym 12903 instr[22]
.sym 12905 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 12911 reg_file[12][2]
.sym 12912 instr[17]
.sym 12913 reg_file[8][2]
.sym 12914 instr[15]
.sym 12918 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12923 reg_file[26][2]
.sym 12924 instr[17]
.sym 12925 reg_file[30][2]
.sym 12926 instr[15]
.sym 12929 instr[17]
.sym 12930 reg_file[24][2]
.sym 12931 instr[15]
.sym 12932 reg_file[28][2]
.sym 12937 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 12941 instr[22]
.sym 12942 instr[20]
.sym 12943 reg_file[12][2]
.sym 12944 reg_file[8][2]
.sym 12947 instr[19]
.sym 12948 instr[16]
.sym 12949 $abc$36303$new_n2945_
.sym 12950 $abc$36303$new_n2944_
.sym 12951 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 12952 i_clk$SB_IO_IN_$glb_clk
.sym 12954 reg_file[0][2]
.sym 12955 $abc$36303$new_n2160_
.sym 12956 $abc$36303$new_n2938_
.sym 12957 reg_file[0][7]
.sym 12959 reg_file[0][1]
.sym 12960 reg_file[0][15]
.sym 12961 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 12962 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 12963 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12965 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 12966 reg_file[27][2]
.sym 12968 reg_file[30][11]
.sym 12969 branch_instr_offset[2]
.sym 12972 branch_instr_offset[4]
.sym 12973 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 12975 instr[17]
.sym 12977 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 12978 instr[16]
.sym 12981 instr[21]
.sym 12984 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 12985 instr[21]
.sym 12986 instr[24]
.sym 12987 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 12989 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 12996 instr[19]
.sym 12997 instr[24]
.sym 12999 $abc$36303$new_n2946_
.sym 13000 $abc$36303$new_n2947_
.sym 13001 $abc$36303$new_n2161_
.sym 13003 instr[15]
.sym 13004 $abc$36303$new_n2939_
.sym 13005 instr[21]
.sym 13006 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 13007 $abc$36303$new_n2155_
.sym 13008 instr[22]
.sym 13009 reg_file[26][2]
.sym 13010 $abc$36303$new_n2943_
.sym 13011 reg_file[30][2]
.sym 13012 $abc$36303$new_n2160_
.sym 13013 $abc$36303$new_n2938_
.sym 13015 reg_file[10][2]
.sym 13018 instr[17]
.sym 13019 instr[16]
.sym 13020 reg_file[14][2]
.sym 13021 instr[20]
.sym 13022 $abc$36303$new_n2154_
.sym 13023 reg_file[10][2]
.sym 13025 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 13028 $abc$36303$new_n2946_
.sym 13029 instr[16]
.sym 13030 $abc$36303$new_n2943_
.sym 13031 $abc$36303$new_n2947_
.sym 13034 instr[21]
.sym 13035 $abc$36303$new_n2154_
.sym 13036 $abc$36303$new_n2155_
.sym 13037 instr[24]
.sym 13043 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 13046 instr[20]
.sym 13047 instr[22]
.sym 13048 reg_file[26][2]
.sym 13049 reg_file[30][2]
.sym 13052 reg_file[10][2]
.sym 13053 instr[17]
.sym 13054 reg_file[14][2]
.sym 13055 instr[15]
.sym 13058 reg_file[10][2]
.sym 13059 instr[22]
.sym 13060 instr[20]
.sym 13061 reg_file[14][2]
.sym 13064 instr[24]
.sym 13065 $abc$36303$new_n2160_
.sym 13066 $abc$36303$new_n2161_
.sym 13067 instr[21]
.sym 13070 instr[19]
.sym 13071 $abc$36303$new_n2938_
.sym 13072 instr[16]
.sym 13073 $abc$36303$new_n2939_
.sym 13074 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 13075 i_clk$SB_IO_IN_$glb_clk
.sym 13077 reg_file[22][2]
.sym 13078 $abc$36303$new_n2551_
.sym 13079 $abc$36303$new_n3280_
.sym 13080 reg_file[22][7]
.sym 13081 reg_file[22][15]
.sym 13082 $abc$36303$new_n3278_
.sym 13083 $abc$36303$new_n2552_
.sym 13084 $abc$36303$new_n3279_
.sym 13085 reg_file[7][7]
.sym 13089 reg_file[26][11]
.sym 13094 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 13095 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13097 reg_file[26][2]
.sym 13098 branch_instr_offset[4]
.sym 13099 pc[13]
.sym 13101 reg_file[16][7]
.sym 13103 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 13104 $abc$36303$new_n3278_
.sym 13105 reg_file[16][7]
.sym 13107 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 13108 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13109 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 13112 instr[20]
.sym 13119 instr[20]
.sym 13121 $abc$36303$new_n2937_
.sym 13122 $abc$36303$new_n2940_
.sym 13123 $abc$36303$new_n2157_
.sym 13125 $abc$36303$new_n2163_
.sym 13126 $abc$36303$new_n2942_
.sym 13127 reg_file[29][2]
.sym 13128 reg_file[25][2]
.sym 13129 instr[15]
.sym 13130 $abc$36303$new_n2941_
.sym 13131 $abc$36303$new_n2162_
.sym 13132 $abc$36303$new_n2159_
.sym 13133 instr[18]
.sym 13135 $abc$36303$new_n2153_
.sym 13136 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 13138 instr[16]
.sym 13140 $abc$36303$new_n2936_
.sym 13141 instr[17]
.sym 13143 instr[22]
.sym 13144 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13145 instr[21]
.sym 13146 $abc$36303$new_n2948_
.sym 13148 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13149 $abc$36303$new_n2156_
.sym 13151 $abc$36303$new_n2162_
.sym 13152 $abc$36303$new_n2159_
.sym 13153 instr[21]
.sym 13154 $abc$36303$new_n2163_
.sym 13159 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13163 $abc$36303$new_n2936_
.sym 13164 $abc$36303$new_n2948_
.sym 13165 instr[18]
.sym 13166 $abc$36303$new_n2942_
.sym 13169 $abc$36303$new_n2157_
.sym 13170 $abc$36303$new_n2156_
.sym 13171 $abc$36303$new_n2153_
.sym 13172 instr[21]
.sym 13178 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13181 reg_file[25][2]
.sym 13182 instr[15]
.sym 13183 instr[17]
.sym 13184 reg_file[29][2]
.sym 13187 instr[16]
.sym 13188 $abc$36303$new_n2937_
.sym 13189 $abc$36303$new_n2940_
.sym 13190 $abc$36303$new_n2941_
.sym 13193 instr[20]
.sym 13194 instr[22]
.sym 13195 reg_file[25][2]
.sym 13196 reg_file[29][2]
.sym 13197 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 13198 i_clk$SB_IO_IN_$glb_clk
.sym 13200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 13201 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419
.sym 13202 reg_file[19][15]
.sym 13203 reg_file[19][7]
.sym 13204 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 13205 reg_file[19][2]
.sym 13206 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 13207 $abc$36303$new_n2550_
.sym 13212 instr[15]
.sym 13213 instr[15]
.sym 13215 reg_file[17][7]
.sym 13216 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 13219 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 13220 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 13221 $abc$36303$auto$maccmap.cc:245:synth$11647[23]
.sym 13222 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 13223 instr[18]
.sym 13224 instr[23]
.sym 13225 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 13226 reg_file[13][11]
.sym 13228 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 13229 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 13230 instr[21]
.sym 13231 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 13232 reg_file[10][11]
.sym 13233 reg_file[15][2]
.sym 13234 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 13235 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 13241 reg_file[22][2]
.sym 13243 instr[17]
.sym 13244 $abc$36303$new_n2152_
.sym 13245 reg_file[11][2]
.sym 13246 instr[20]
.sym 13249 $abc$36303$new_n2158_
.sym 13250 instr[23]
.sym 13251 instr[17]
.sym 13252 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 13253 instr[22]
.sym 13254 instr[20]
.sym 13256 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13257 reg_file[15][2]
.sym 13259 reg_file[23][2]
.sym 13261 $abc$36303$new_n2164_
.sym 13262 instr[15]
.sym 13269 reg_file[18][2]
.sym 13270 reg_file[19][2]
.sym 13271 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 13275 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 13280 $abc$36303$new_n2158_
.sym 13281 $abc$36303$new_n2164_
.sym 13282 $abc$36303$new_n2152_
.sym 13283 instr[23]
.sym 13286 instr[20]
.sym 13287 reg_file[18][2]
.sym 13288 reg_file[22][2]
.sym 13289 instr[22]
.sym 13292 instr[15]
.sym 13293 reg_file[22][2]
.sym 13294 reg_file[18][2]
.sym 13295 instr[17]
.sym 13298 reg_file[11][2]
.sym 13299 instr[17]
.sym 13300 reg_file[15][2]
.sym 13301 instr[15]
.sym 13305 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13310 reg_file[23][2]
.sym 13311 instr[22]
.sym 13312 reg_file[19][2]
.sym 13313 instr[20]
.sym 13316 instr[22]
.sym 13317 reg_file[15][2]
.sym 13318 instr[20]
.sym 13319 reg_file[11][2]
.sym 13320 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 13321 i_clk$SB_IO_IN_$glb_clk
.sym 13323 reg_file[28][11]
.sym 13324 $abc$36303$new_n5060_
.sym 13325 $abc$36303$new_n3399_
.sym 13326 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 13327 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 13328 $abc$36303$new_n3405_
.sym 13329 $abc$36303$new_n2662_
.sym 13330 $abc$36303$new_n5057_
.sym 13335 reg_file[23][11]
.sym 13336 branch_instr_offset[4]
.sym 13337 reg_file[1][2]
.sym 13339 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 13340 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 13342 reg_file[23][11]
.sym 13345 branch_instr_offset[4]
.sym 13346 branch_instr_offset[3]
.sym 13347 reg_file[3][11]
.sym 13348 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 13350 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 13351 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 13353 reg_file[11][11]
.sym 13354 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 13357 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 13364 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 13368 instr[17]
.sym 13374 reg_file[30][11]
.sym 13375 reg_file[26][11]
.sym 13376 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 13378 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13380 $abc$36303$new_n3403_
.sym 13381 instr[24]
.sym 13382 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 13383 instr[22]
.sym 13385 reg_file[31][11]
.sym 13386 instr[20]
.sym 13388 instr[15]
.sym 13390 instr[21]
.sym 13391 $abc$36303$new_n3402_
.sym 13393 reg_file[27][11]
.sym 13395 $abc$36303$new_n5055_
.sym 13397 reg_file[26][11]
.sym 13398 instr[22]
.sym 13399 instr[20]
.sym 13400 reg_file[30][11]
.sym 13405 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13409 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 13415 reg_file[31][11]
.sym 13416 instr[20]
.sym 13417 instr[22]
.sym 13418 reg_file[27][11]
.sym 13421 $abc$36303$new_n3403_
.sym 13422 instr[24]
.sym 13423 $abc$36303$new_n3402_
.sym 13424 instr[21]
.sym 13427 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 13433 $abc$36303$new_n5055_
.sym 13434 reg_file[30][11]
.sym 13435 reg_file[26][11]
.sym 13436 instr[15]
.sym 13439 instr[15]
.sym 13440 instr[17]
.sym 13441 reg_file[31][11]
.sym 13442 reg_file[27][11]
.sym 13443 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 13444 i_clk$SB_IO_IN_$glb_clk
.sym 13446 $abc$36303$new_n2675_
.sym 13447 $abc$36303$new_n3396_
.sym 13448 $abc$36303$new_n2664_
.sym 13449 $abc$36303$new_n3404_
.sym 13450 reg_file[15][2]
.sym 13451 reg_file[15][11]
.sym 13452 $abc$36303$new_n2665_
.sym 13453 $abc$36303$new_n3397_
.sym 13454 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 13455 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 13456 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 13457 reg_file[25][22]
.sym 13458 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 13460 branch_instr_offset[4]
.sym 13461 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 13464 instr[17]
.sym 13467 reg_file[24][11]
.sym 13468 branch_instr_offset[2]
.sym 13469 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 13470 instr[16]
.sym 13471 reg_file[19][5]
.sym 13472 instr[24]
.sym 13474 reg_file[22][0]
.sym 13477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 13479 reg_file[17][11]
.sym 13480 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 13481 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13489 reg_file[25][11]
.sym 13490 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13491 $abc$36303$new_n3401_
.sym 13492 reg_file[29][11]
.sym 13493 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13494 $abc$36303$new_n3395_
.sym 13496 $abc$36303$new_n3400_
.sym 13497 $abc$36303$new_n3399_
.sym 13500 instr[15]
.sym 13502 instr[21]
.sym 13503 $abc$36303$new_n3398_
.sym 13504 reg_file[7][11]
.sym 13506 $abc$36303$new_n3404_
.sym 13510 $abc$36303$new_n3397_
.sym 13512 $abc$36303$new_n3396_
.sym 13513 instr[20]
.sym 13514 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 13517 instr[17]
.sym 13518 instr[22]
.sym 13520 instr[21]
.sym 13522 $abc$36303$new_n3400_
.sym 13523 $abc$36303$new_n3399_
.sym 13526 reg_file[29][11]
.sym 13527 reg_file[25][11]
.sym 13528 instr[20]
.sym 13529 instr[22]
.sym 13532 $abc$36303$new_n3398_
.sym 13533 $abc$36303$new_n3404_
.sym 13534 $abc$36303$new_n3401_
.sym 13535 $abc$36303$new_n3395_
.sym 13538 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13547 reg_file[7][11]
.sym 13550 instr[17]
.sym 13551 instr[15]
.sym 13552 reg_file[29][11]
.sym 13553 reg_file[25][11]
.sym 13556 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13562 $abc$36303$new_n3397_
.sym 13563 $abc$36303$new_n3396_
.sym 13565 instr[21]
.sym 13566 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 13567 i_clk$SB_IO_IN_$glb_clk
.sym 13569 $abc$36303$new_n3418_
.sym 13570 reg_file[5][1]
.sym 13571 reg_file[5][16]
.sym 13572 $abc$36303$new_n2660_
.sym 13573 $abc$36303$new_n3414_
.sym 13574 reg_file[5][0]
.sym 13575 reg_file[5][11]
.sym 13576 $abc$36303$new_n2674_
.sym 13585 $abc$36303$procmux$1178_Y[31]_new_
.sym 13586 reg_file[6][11]
.sym 13587 reg_file[18][2]
.sym 13589 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13594 $abc$36303$new_n3394_
.sym 13595 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 13596 instr[20]
.sym 13597 instr[21]
.sym 13599 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 13600 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 13601 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 13602 reg_file[22][0]
.sym 13603 instr[17]
.sym 13604 reg_file[7][11]
.sym 13610 reg_file[23][11]
.sym 13611 instr[19]
.sym 13612 instr[20]
.sym 13613 reg_file[23][11]
.sym 13615 instr[15]
.sym 13616 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13618 $abc$36303$new_n2675_
.sym 13619 reg_file[19][11]
.sym 13620 $abc$36303$new_n2671_
.sym 13621 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 13624 reg_file[19][11]
.sym 13627 $abc$36303$new_n5144_
.sym 13628 instr[22]
.sym 13629 instr[17]
.sym 13630 instr[16]
.sym 13632 reg_file[18][11]
.sym 13633 $abc$36303$new_n2674_
.sym 13635 reg_file[22][11]
.sym 13636 instr[22]
.sym 13637 $abc$36303$new_n2672_
.sym 13641 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13643 instr[16]
.sym 13644 instr[19]
.sym 13645 $abc$36303$new_n2672_
.sym 13646 $abc$36303$new_n2671_
.sym 13649 instr[22]
.sym 13650 instr[20]
.sym 13651 reg_file[23][11]
.sym 13652 reg_file[22][11]
.sym 13655 reg_file[22][11]
.sym 13656 instr[15]
.sym 13657 reg_file[18][11]
.sym 13658 instr[17]
.sym 13661 instr[17]
.sym 13662 reg_file[23][11]
.sym 13663 instr[15]
.sym 13664 reg_file[19][11]
.sym 13668 $abc$36303$new_n2675_
.sym 13669 instr[16]
.sym 13670 $abc$36303$new_n2674_
.sym 13676 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13679 instr[22]
.sym 13680 reg_file[19][11]
.sym 13681 reg_file[18][11]
.sym 13682 $abc$36303$new_n5144_
.sym 13688 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 13689 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 13690 i_clk$SB_IO_IN_$glb_clk
.sym 13692 $abc$36303$new_n3417_
.sym 13693 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 13694 reg_file[4][11]
.sym 13695 $abc$36303$new_n2678_
.sym 13696 $abc$36303$new_n2676_
.sym 13697 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 13698 reg_file[4][0]
.sym 13699 $abc$36303$new_n2661_
.sym 13701 $abc$36303$new_n5225_
.sym 13704 instr[15]
.sym 13705 instr[19]
.sym 13706 reg_file[14][1]
.sym 13708 $abc$36303$auto$maccmap.cc:111:fulladd$8959[20]
.sym 13709 instr[15]
.sym 13710 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 13712 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13714 instr[15]
.sym 13715 reg_file[5][16]
.sym 13716 instr[23]
.sym 13717 reg_file[19][22]
.sym 13718 reg_file[18][11]
.sym 13719 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 13721 instr[21]
.sym 13722 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 13723 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 13724 instr[24]
.sym 13726 $abc$36303$new_n3406_
.sym 13727 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 13734 $abc$36303$new_n2668_
.sym 13735 $abc$36303$new_n5292_
.sym 13736 instr[16]
.sym 13737 $abc$36303$new_n2673_
.sym 13738 $abc$36303$new_n5293_
.sym 13739 $abc$36303$new_n5145_
.sym 13740 instr[22]
.sym 13741 $abc$36303$new_n2670_
.sym 13742 instr[21]
.sym 13743 instr[24]
.sym 13744 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 13747 reg_file[21][11]
.sym 13749 reg_file[17][11]
.sym 13752 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13753 $abc$36303$new_n2669_
.sym 13754 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 13757 reg_file[16][11]
.sym 13760 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13761 $abc$36303$new_n2676_
.sym 13762 instr[15]
.sym 13763 instr[17]
.sym 13764 $abc$36303$new_n2667_
.sym 13766 instr[21]
.sym 13767 $abc$36303$new_n5293_
.sym 13768 $abc$36303$new_n5145_
.sym 13769 instr[24]
.sym 13772 $abc$36303$new_n2676_
.sym 13773 $abc$36303$new_n2667_
.sym 13774 $abc$36303$new_n2670_
.sym 13775 $abc$36303$new_n2673_
.sym 13779 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 13784 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13790 reg_file[17][11]
.sym 13791 reg_file[21][11]
.sym 13792 instr[15]
.sym 13793 instr[17]
.sym 13796 instr[22]
.sym 13797 $abc$36303$new_n5292_
.sym 13798 reg_file[16][11]
.sym 13799 reg_file[17][11]
.sym 13802 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13808 instr[16]
.sym 13810 $abc$36303$new_n2668_
.sym 13811 $abc$36303$new_n2669_
.sym 13812 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 13813 i_clk$SB_IO_IN_$glb_clk
.sym 13815 $abc$36303$new_n5114_
.sym 13816 $abc$36303$new_n3016_
.sym 13817 $abc$36303$new_n3015_
.sym 13818 $abc$36303$new_n3406_
.sym 13819 reg_file[6][1]
.sym 13820 $abc$36303$new_n2021_
.sym 13821 $abc$36303$new_n2663_
.sym 13822 reg_file[6][0]
.sym 13824 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 13825 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 13828 $abc$36303$new_n4550_
.sym 13830 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 13831 pc[30]
.sym 13832 instr[16]
.sym 13834 $abc$36303$new_n3417_
.sym 13836 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 13837 i_wb_data[24]$SB_IO_IN
.sym 13838 reg_file[4][11]
.sym 13839 instr[19]
.sym 13840 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 13842 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 13843 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 13844 reg_file[13][1]
.sym 13845 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 13846 reg_file[6][0]
.sym 13848 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 13849 reg_file[14][0]
.sym 13850 $abc$36303$new_n2013_
.sym 13861 reg_file[25][0]
.sym 13863 reg_file[29][1]
.sym 13864 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 13867 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 13868 instr[17]
.sym 13869 reg_file[29][0]
.sym 13870 $abc$36303$new_n2022_
.sym 13872 instr[20]
.sym 13877 $abc$36303$new_n2021_
.sym 13878 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13879 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 13880 instr[22]
.sym 13881 instr[21]
.sym 13885 instr[15]
.sym 13892 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 13904 reg_file[29][1]
.sym 13907 $abc$36303$new_n2022_
.sym 13908 instr[21]
.sym 13909 $abc$36303$new_n2021_
.sym 13913 instr[15]
.sym 13914 reg_file[25][0]
.sym 13915 reg_file[29][0]
.sym 13916 instr[17]
.sym 13921 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 13925 instr[20]
.sym 13926 reg_file[25][0]
.sym 13927 reg_file[29][0]
.sym 13928 instr[22]
.sym 13932 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 13935 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 13936 i_clk$SB_IO_IN_$glb_clk
.sym 13938 reg_file[19][22]
.sym 13939 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 13940 $abc$36303$new_n5111_
.sym 13941 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 13942 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 13943 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 13944 reg_file[19][5]
.sym 13945 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 13948 $abc$36303$new_n2013_
.sym 13952 branch_instr_offset[4]
.sym 13953 reg_file[0][0]
.sym 13954 $abc$36303$auto$maccmap.cc:111:fulladd$8959[22]
.sym 13955 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 13956 instr[17]
.sym 13957 reg_file[29][0]
.sym 13959 reg_file[29][1]
.sym 13960 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 13962 reg_file[8][11]
.sym 13963 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 13965 reg_file[17][0]
.sym 13966 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 13967 reg_file[19][5]
.sym 13968 instr[16]
.sym 13969 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 13971 reg_file[22][0]
.sym 13972 $abc$36303$new_n3000_
.sym 13973 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 13979 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 13980 $abc$36303$new_n2015_
.sym 13981 $abc$36303$new_n2023_
.sym 13982 $abc$36303$new_n2020_
.sym 13983 instr[15]
.sym 13985 $abc$36303$new_n2025_
.sym 13986 instr[16]
.sym 13987 reg_file[27][0]
.sym 13988 reg_file[10][0]
.sym 13989 $abc$36303$new_n2017_
.sym 13991 instr[21]
.sym 13992 $abc$36303$new_n2014_
.sym 13994 instr[20]
.sym 13996 instr[17]
.sym 13997 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 13998 $abc$36303$new_n3000_
.sym 13999 $abc$36303$new_n3003_
.sym 14001 $abc$36303$new_n2024_
.sym 14002 instr[22]
.sym 14005 instr[24]
.sym 14006 $abc$36303$new_n3004_
.sym 14008 $abc$36303$new_n2016_
.sym 14009 reg_file[14][0]
.sym 14010 reg_file[31][0]
.sym 14014 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 14018 instr[22]
.sym 14019 reg_file[10][0]
.sym 14020 reg_file[14][0]
.sym 14021 instr[20]
.sym 14024 $abc$36303$new_n2024_
.sym 14025 instr[24]
.sym 14026 $abc$36303$new_n2025_
.sym 14027 instr[21]
.sym 14030 $abc$36303$new_n2020_
.sym 14031 $abc$36303$new_n2014_
.sym 14032 $abc$36303$new_n2017_
.sym 14033 $abc$36303$new_n2023_
.sym 14036 reg_file[10][0]
.sym 14037 reg_file[14][0]
.sym 14038 instr[15]
.sym 14039 instr[17]
.sym 14042 $abc$36303$new_n2015_
.sym 14043 $abc$36303$new_n2016_
.sym 14044 instr[21]
.sym 14048 instr[20]
.sym 14049 instr[22]
.sym 14050 reg_file[31][0]
.sym 14051 reg_file[27][0]
.sym 14054 instr[16]
.sym 14055 $abc$36303$new_n3003_
.sym 14056 $abc$36303$new_n3000_
.sym 14057 $abc$36303$new_n3004_
.sym 14058 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 14059 i_clk$SB_IO_IN_$glb_clk
.sym 14061 $abc$36303$new_n3010_
.sym 14062 reg_file[13][16]
.sym 14063 reg_file[13][1]
.sym 14064 $abc$36303$new_n3012_
.sym 14065 reg_file[13][0]
.sym 14066 $abc$36303$new_n3013_
.sym 14067 $abc$36303$new_n3005_
.sym 14068 $abc$36303$new_n3009_
.sym 14070 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 14073 pc[20]
.sym 14074 reg_file[10][0]
.sym 14076 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 14078 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 14079 pc[21]
.sym 14080 branch_instr_offset[4]
.sym 14081 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 14082 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 14083 $abc$36303$auto$maccmap.cc:112:fulladd$8960[20]
.sym 14084 alu_i_b[11]
.sym 14087 instr[17]
.sym 14088 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 14090 reg_file[22][0]
.sym 14091 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 14092 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 14093 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 14094 i_wb_data[22]$SB_IO_IN
.sym 14095 instr[20]
.sym 14096 reg_file[31][0]
.sym 14104 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 14105 $abc$36303$new_n5109_
.sym 14107 reg_file[26][0]
.sym 14108 instr[22]
.sym 14110 instr[15]
.sym 14111 reg_file[13][1]
.sym 14113 instr[17]
.sym 14114 reg_file[13][1]
.sym 14116 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 14117 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14120 $abc$36303$new_n2018_
.sym 14121 instr[20]
.sym 14122 reg_file[30][0]
.sym 14123 instr[21]
.sym 14127 reg_file[9][1]
.sym 14128 $abc$36303$new_n2019_
.sym 14129 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 14130 instr[22]
.sym 14131 reg_file[26][0]
.sym 14133 instr[24]
.sym 14135 reg_file[9][1]
.sym 14136 instr[15]
.sym 14137 instr[17]
.sym 14138 reg_file[13][1]
.sym 14141 instr[22]
.sym 14142 reg_file[13][1]
.sym 14143 instr[20]
.sym 14144 reg_file[9][1]
.sym 14147 $abc$36303$new_n2018_
.sym 14148 $abc$36303$new_n2019_
.sym 14149 instr[24]
.sym 14150 instr[21]
.sym 14153 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 14159 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14168 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 14171 reg_file[30][0]
.sym 14172 instr[20]
.sym 14173 instr[22]
.sym 14174 reg_file[26][0]
.sym 14177 instr[15]
.sym 14178 reg_file[26][0]
.sym 14179 $abc$36303$new_n5109_
.sym 14180 reg_file[30][0]
.sym 14181 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 14182 i_clk$SB_IO_IN_$glb_clk
.sym 14184 $abc$36303$new_n3001_
.sym 14185 reg_file[9][1]
.sym 14186 $abc$36303$new_n2018_
.sym 14187 $abc$36303$new_n3011_
.sym 14188 reg_file[9][16]
.sym 14189 $abc$36303$new_n2037_
.sym 14190 reg_file[9][0]
.sym 14191 $abc$36303$new_n2028_
.sym 14192 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 14196 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 14198 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 14200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 14201 instr[15]
.sym 14202 instr[19]
.sym 14204 pc[19]
.sym 14205 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 14206 $abc$36303$auto$maccmap.cc:112:fulladd$8971[16]
.sym 14207 reg_file[13][1]
.sym 14208 instr[23]
.sym 14209 instr[21]
.sym 14210 reg_file[19][22]
.sym 14211 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 14212 instr[21]
.sym 14213 instr[24]
.sym 14214 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 14215 instr[21]
.sym 14216 instr[24]
.sym 14217 reg_file[16][0]
.sym 14219 instr[24]
.sym 14226 $abc$36303$new_n3002_
.sym 14229 instr[16]
.sym 14231 instr[17]
.sym 14232 instr[22]
.sym 14237 reg_file[27][1]
.sym 14241 instr[15]
.sym 14242 reg_file[27][0]
.sym 14243 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 14245 reg_file[27][1]
.sym 14246 reg_file[31][0]
.sym 14247 instr[19]
.sym 14248 reg_file[31][1]
.sym 14249 $abc$36303$new_n3001_
.sym 14250 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 14253 reg_file[9][16]
.sym 14255 instr[20]
.sym 14256 reg_file[31][1]
.sym 14260 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 14264 reg_file[27][1]
.sym 14265 instr[17]
.sym 14266 reg_file[31][1]
.sym 14267 instr[15]
.sym 14271 reg_file[9][16]
.sym 14276 reg_file[31][0]
.sym 14277 instr[17]
.sym 14278 reg_file[27][0]
.sym 14279 instr[15]
.sym 14294 reg_file[27][1]
.sym 14295 instr[20]
.sym 14296 reg_file[31][1]
.sym 14297 instr[22]
.sym 14300 $abc$36303$new_n3001_
.sym 14301 instr[16]
.sym 14302 $abc$36303$new_n3002_
.sym 14303 instr[19]
.sym 14304 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 14305 i_clk$SB_IO_IN_$glb_clk
.sym 14307 $abc$36303$new_n2038_
.sym 14308 $abc$36303$new_n3839_
.sym 14309 $abc$36303$new_n2036_
.sym 14310 $abc$36303$new_n5004_
.sym 14311 $abc$36303$new_n3837_
.sym 14312 reg_file[31][0]
.sym 14313 reg_file[31][22]
.sym 14314 reg_file[31][1]
.sym 14318 $abc$36303$new_n4244_
.sym 14327 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 14331 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 14332 $abc$36303$new_n3837_
.sym 14333 reg_file[24][22]
.sym 14335 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 14336 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 14337 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 14338 $abc$36303$new_n2013_
.sym 14339 instr[19]
.sym 14340 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 14342 reg_file[23][22]
.sym 14348 reg_file[26][22]
.sym 14350 instr[22]
.sym 14351 reg_file[27][22]
.sym 14352 $abc$36303$new_n3843_
.sym 14353 instr[15]
.sym 14354 instr[17]
.sym 14355 $abc$36303$new_n2349_
.sym 14357 reg_file[31][22]
.sym 14358 instr[22]
.sym 14359 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 14361 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 14362 instr[20]
.sym 14369 instr[21]
.sym 14370 reg_file[30][22]
.sym 14371 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14373 $abc$36303$new_n2348_
.sym 14375 $abc$36303$new_n3842_
.sym 14376 instr[24]
.sym 14378 reg_file[30][22]
.sym 14379 instr[16]
.sym 14381 instr[16]
.sym 14383 $abc$36303$new_n2348_
.sym 14384 $abc$36303$new_n2349_
.sym 14387 instr[15]
.sym 14388 reg_file[26][22]
.sym 14389 reg_file[30][22]
.sym 14390 instr[17]
.sym 14395 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 14399 instr[22]
.sym 14400 reg_file[26][22]
.sym 14401 instr[20]
.sym 14402 reg_file[30][22]
.sym 14405 $abc$36303$new_n3842_
.sym 14406 instr[21]
.sym 14407 $abc$36303$new_n3843_
.sym 14408 instr[24]
.sym 14413 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14417 reg_file[31][22]
.sym 14418 instr[20]
.sym 14419 instr[22]
.sym 14420 reg_file[27][22]
.sym 14423 instr[15]
.sym 14424 instr[17]
.sym 14425 reg_file[27][22]
.sym 14426 reg_file[31][22]
.sym 14427 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 14428 i_clk$SB_IO_IN_$glb_clk
.sym 14430 $abc$36303$new_n2362_
.sym 14431 $abc$36303$new_n2360_
.sym 14432 $abc$36303$new_n3831_
.sym 14433 $abc$36303$new_n5005_
.sym 14434 reg_file[16][0]
.sym 14435 $abc$36303$new_n3838_
.sym 14436 $abc$36303$new_n3832_
.sym 14437 $abc$36303$new_n3833_
.sym 14439 o_wb_addr[23]$SB_IO_OUT
.sym 14442 i_wb_data[20]$SB_IO_IN
.sym 14443 reg_file[31][22]
.sym 14444 instr[22]
.sym 14447 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 14448 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 14449 i_wb_data[17]$SB_IO_IN
.sym 14450 instr[17]
.sym 14452 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 14455 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 14456 instr[16]
.sym 14457 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 14460 reg_file[5][22]
.sym 14461 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 14462 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14464 $abc$36303$new_n3840_
.sym 14465 instr[16]
.sym 14475 $abc$36303$new_n3841_
.sym 14477 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 14478 reg_file[5][22]
.sym 14479 instr[15]
.sym 14482 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 14484 reg_file[1][22]
.sym 14485 instr[21]
.sym 14486 instr[20]
.sym 14487 instr[17]
.sym 14488 instr[22]
.sym 14489 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14490 $abc$36303$new_n3844_
.sym 14493 reg_file[24][22]
.sym 14494 instr[22]
.sym 14495 reg_file[29][22]
.sym 14498 instr[17]
.sym 14500 $abc$36303$new_n3845_
.sym 14501 reg_file[28][22]
.sym 14502 reg_file[25][22]
.sym 14504 reg_file[25][22]
.sym 14505 reg_file[29][22]
.sym 14506 instr[17]
.sym 14507 instr[15]
.sym 14510 instr[21]
.sym 14511 $abc$36303$new_n3841_
.sym 14512 $abc$36303$new_n3844_
.sym 14513 $abc$36303$new_n3845_
.sym 14516 instr[17]
.sym 14517 reg_file[5][22]
.sym 14518 reg_file[1][22]
.sym 14519 instr[15]
.sym 14522 reg_file[29][22]
.sym 14523 instr[20]
.sym 14524 instr[22]
.sym 14525 reg_file[25][22]
.sym 14528 reg_file[24][22]
.sym 14529 reg_file[28][22]
.sym 14530 instr[17]
.sym 14531 instr[15]
.sym 14534 instr[22]
.sym 14535 instr[20]
.sym 14536 reg_file[28][22]
.sym 14537 reg_file[24][22]
.sym 14540 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14549 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 14550 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 14551 i_clk$SB_IO_IN_$glb_clk
.sym 14553 reg_file[23][20]
.sym 14554 $abc$36303$new_n2346_
.sym 14555 $abc$36303$new_n3827_
.sym 14556 $abc$36303$new_n5260_
.sym 14557 reg_file[23][16]
.sym 14558 reg_file[23][22]
.sym 14559 $abc$36303$new_n2355_
.sym 14560 $abc$36303$new_n3851_
.sym 14565 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 14573 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 14576 o_wb_addr[21]$SB_IO_OUT
.sym 14577 instr[22]
.sym 14578 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 14579 instr[17]
.sym 14581 instr[20]
.sym 14583 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 14584 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 14585 instr[17]
.sym 14586 reg_file[10][22]
.sym 14587 instr[20]
.sym 14588 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 14594 reg_file[18][16]
.sym 14595 instr[22]
.sym 14596 $abc$36303$new_n3610_
.sym 14597 $abc$36303$new_n3622_
.sym 14598 $abc$36303$new_n2352_
.sym 14599 instr[15]
.sym 14601 reg_file[18][16]
.sym 14602 $abc$36303$new_n2351_
.sym 14605 instr[19]
.sym 14606 instr[16]
.sym 14607 instr[17]
.sym 14609 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 14610 $abc$36303$new_n3616_
.sym 14612 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 14613 instr[20]
.sym 14621 reg_file[22][16]
.sym 14622 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14623 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 14624 instr[23]
.sym 14629 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 14633 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14639 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 14645 reg_file[18][16]
.sym 14646 reg_file[22][16]
.sym 14647 instr[15]
.sym 14648 instr[17]
.sym 14651 reg_file[18][16]
.sym 14652 instr[22]
.sym 14653 reg_file[22][16]
.sym 14654 instr[20]
.sym 14663 $abc$36303$new_n2352_
.sym 14664 instr[16]
.sym 14665 instr[19]
.sym 14666 $abc$36303$new_n2351_
.sym 14669 $abc$36303$new_n3622_
.sym 14670 $abc$36303$new_n3610_
.sym 14671 instr[23]
.sym 14672 $abc$36303$new_n3616_
.sym 14673 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 14674 i_clk$SB_IO_IN_$glb_clk
.sym 14676 $abc$36303$new_n3850_
.sym 14677 instr[16]
.sym 14678 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 14679 reg_file[22][16]
.sym 14680 $abc$36303$new_n2353_
.sym 14681 $abc$36303$new_n3846_
.sym 14682 reg_file[22][22]
.sym 14683 $abc$36303$new_n2354_
.sym 14685 $abc$36303$new_n2012_
.sym 14689 instr[18]
.sym 14690 o_wb_addr[24]$SB_IO_OUT
.sym 14692 $abc$36303$new_n2347_
.sym 14695 reg_file[24][16]
.sym 14697 reg_file[18][16]
.sym 14699 instr[19]
.sym 14700 instr[24]
.sym 14701 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 14702 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 14704 instr[23]
.sym 14706 reg_file[14][22]
.sym 14708 instr[21]
.sym 14709 instr[24]
.sym 14710 instr[23]
.sym 14711 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 14718 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14719 reg_file[29][16]
.sym 14723 reg_file[28][16]
.sym 14724 instr[21]
.sym 14726 instr[22]
.sym 14727 instr[20]
.sym 14729 $abc$36303$new_n3611_
.sym 14730 $abc$36303$new_n3614_
.sym 14731 instr[17]
.sym 14732 $abc$36303$new_n5085_
.sym 14738 reg_file[25][16]
.sym 14739 $abc$36303$new_n3615_
.sym 14741 reg_file[24][16]
.sym 14743 instr[15]
.sym 14744 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 14746 reg_file[25][16]
.sym 14748 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 14757 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 14762 $abc$36303$new_n3615_
.sym 14763 $abc$36303$new_n3611_
.sym 14764 $abc$36303$new_n3614_
.sym 14765 instr[21]
.sym 14768 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14774 reg_file[28][16]
.sym 14775 instr[15]
.sym 14776 $abc$36303$new_n5085_
.sym 14777 reg_file[24][16]
.sym 14780 reg_file[25][16]
.sym 14781 reg_file[29][16]
.sym 14782 instr[20]
.sym 14783 instr[22]
.sym 14786 instr[22]
.sym 14787 instr[20]
.sym 14788 reg_file[28][16]
.sym 14789 reg_file[24][16]
.sym 14792 instr[17]
.sym 14793 reg_file[29][16]
.sym 14794 instr[15]
.sym 14795 reg_file[25][16]
.sym 14796 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 14797 i_clk$SB_IO_IN_$glb_clk
.sym 14799 reg_file[12][31]
.sym 14800 reg_file[12][22]
.sym 14801 reg_file[12][20]
.sym 14802 $abc$36303$new_n2358_
.sym 14803 $abc$36303$new_n2356_
.sym 14804 $abc$36303$new_n3849_
.sym 14805 $abc$36303$new_n3847_
.sym 14806 reg_file[12][23]
.sym 14807 o_wb_stb$SB_IO_OUT
.sym 14811 reg_file[29][22]
.sym 14812 $abc$36303$new_n2013_
.sym 14815 reg_file[29][16]
.sym 14816 o_wb_data[29]$SB_IO_OUT
.sym 14817 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 14820 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 14822 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14823 reg_file[25][20]
.sym 14824 instr[19]
.sym 14825 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 14826 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 14827 $abc$36303$new_n4998_
.sym 14829 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 14831 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 14832 reg_file[21][31]
.sym 14833 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 14834 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 14840 instr[17]
.sym 14841 instr[16]
.sym 14844 instr[22]
.sym 14845 reg_file[8][23]
.sym 14846 instr[21]
.sym 14847 instr[15]
.sym 14848 reg_file[30][16]
.sym 14849 $abc$36303$new_n2383_
.sym 14850 $abc$36303$new_n3613_
.sym 14851 reg_file[13][23]
.sym 14852 reg_file[9][23]
.sym 14853 reg_file[26][16]
.sym 14854 instr[20]
.sym 14857 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 14858 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 14860 instr[24]
.sym 14861 $abc$36303$new_n3612_
.sym 14862 instr[19]
.sym 14866 $abc$36303$new_n2382_
.sym 14867 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 14871 reg_file[12][23]
.sym 14876 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 14879 reg_file[8][23]
.sym 14880 instr[17]
.sym 14881 instr[15]
.sym 14882 reg_file[12][23]
.sym 14885 instr[17]
.sym 14886 instr[15]
.sym 14887 reg_file[13][23]
.sym 14888 reg_file[9][23]
.sym 14894 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 14897 instr[24]
.sym 14898 $abc$36303$new_n3612_
.sym 14899 instr[21]
.sym 14900 $abc$36303$new_n3613_
.sym 14903 reg_file[30][16]
.sym 14904 reg_file[26][16]
.sym 14905 instr[20]
.sym 14906 instr[22]
.sym 14909 $abc$36303$new_n2383_
.sym 14910 instr[16]
.sym 14911 instr[19]
.sym 14912 $abc$36303$new_n2382_
.sym 14915 reg_file[8][23]
.sym 14916 instr[22]
.sym 14917 instr[20]
.sym 14918 reg_file[12][23]
.sym 14919 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 14920 i_clk$SB_IO_IN_$glb_clk
.sym 14922 $abc$36303$new_n4998_
.sym 14923 $abc$36303$new_n3763_
.sym 14924 $abc$36303$new_n3762_
.sym 14925 $abc$36303$new_n3761_
.sym 14926 $abc$36303$new_n2316_
.sym 14927 $abc$36303$new_n3756_
.sym 14928 reg_file[7][23]
.sym 14929 $abc$36303$new_n3755_
.sym 14930 $2\o_wb_we[0:0]
.sym 14933 $2\o_wb_we[0:0]
.sym 14936 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 14939 reg_file[13][23]
.sym 14941 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14944 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 14945 reg_file[12][20]
.sym 14948 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 14949 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 14951 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 14954 reg_file[21][16]
.sym 14963 reg_file[14][23]
.sym 14967 reg_file[9][23]
.sym 14968 instr[15]
.sym 14969 instr[20]
.sym 14970 instr[22]
.sym 14971 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 14972 $abc$36303$new_n2385_
.sym 14974 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 14977 $abc$36303$new_n2381_
.sym 14978 $abc$36303$new_n3880_
.sym 14979 instr[24]
.sym 14980 instr[21]
.sym 14982 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 14985 $abc$36303$new_n2384_
.sym 14986 $abc$36303$new_n3879_
.sym 14988 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 14989 instr[16]
.sym 14990 instr[17]
.sym 14991 reg_file[13][23]
.sym 14993 reg_file[10][23]
.sym 14996 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15004 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15008 instr[24]
.sym 15009 instr[21]
.sym 15010 $abc$36303$new_n3880_
.sym 15011 $abc$36303$new_n3879_
.sym 15016 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 15026 $abc$36303$new_n2381_
.sym 15027 $abc$36303$new_n2384_
.sym 15028 instr[16]
.sym 15029 $abc$36303$new_n2385_
.sym 15032 reg_file[14][23]
.sym 15033 instr[15]
.sym 15034 instr[17]
.sym 15035 reg_file[10][23]
.sym 15038 instr[22]
.sym 15039 instr[20]
.sym 15040 reg_file[13][23]
.sym 15041 reg_file[9][23]
.sym 15042 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 15043 i_clk$SB_IO_IN_$glb_clk
.sym 15045 $abc$36303$new_n3757_
.sym 15046 $abc$36303$new_n4999_
.sym 15047 reg_file[21][16]
.sym 15049 reg_file[21][31]
.sym 15052 reg_file[21][20]
.sym 15056 $abc$36303$new_n4239_
.sym 15057 reg_file[26][16]
.sym 15059 reg_file[5][20]
.sym 15061 $abc$36303$new_n3754_
.sym 15062 $abc$36303$new_n4235_
.sym 15063 reg_file[9][23]
.sym 15064 reg_file[1][20]
.sym 15065 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 15066 reg_file[1][20]
.sym 15069 instr[20]
.sym 15070 reg_file[12][31]
.sym 15071 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 15072 instr[20]
.sym 15073 instr[17]
.sym 15074 instr[22]
.sym 15075 instr[20]
.sym 15076 reg_file[10][20]
.sym 15077 reg_file[7][23]
.sym 15080 instr[21]
.sym 15086 reg_file[14][23]
.sym 15087 instr[20]
.sym 15088 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 15089 reg_file[10][23]
.sym 15090 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15092 instr[22]
.sym 15093 reg_file[6][23]
.sym 15096 reg_file[11][23]
.sym 15097 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 15098 instr[15]
.sym 15099 instr[17]
.sym 15104 instr[21]
.sym 15106 $abc$36303$new_n3870_
.sym 15109 $abc$36303$new_n3871_
.sym 15112 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15113 reg_file[15][23]
.sym 15119 instr[21]
.sym 15120 $abc$36303$new_n3871_
.sym 15121 $abc$36303$new_n3870_
.sym 15125 instr[20]
.sym 15126 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 15127 reg_file[6][23]
.sym 15128 instr[22]
.sym 15131 instr[17]
.sym 15132 instr[15]
.sym 15133 reg_file[15][23]
.sym 15134 reg_file[11][23]
.sym 15138 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15143 instr[22]
.sym 15144 instr[20]
.sym 15145 reg_file[14][23]
.sym 15146 reg_file[10][23]
.sym 15149 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15155 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 15156 instr[15]
.sym 15157 instr[17]
.sym 15158 reg_file[6][23]
.sym 15161 instr[20]
.sym 15162 instr[22]
.sym 15163 reg_file[11][23]
.sym 15164 reg_file[15][23]
.sym 15165 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 15166 i_clk$SB_IO_IN_$glb_clk
.sym 15168 reg_file[28][20]
.sym 15169 reg_file[28][23]
.sym 15170 $abc$36303$new_n4276_
.sym 15171 $abc$36303$new_n2136_
.sym 15172 $abc$36303$new_n2133_
.sym 15173 $abc$36303$new_n2134_
.sym 15174 reg_file[28][31]
.sym 15175 $abc$36303$new_n4277_
.sym 15177 $abc$36303$new_n3815_
.sym 15181 i_wb_data[24]$SB_IO_IN
.sym 15184 reg_file[11][23]
.sym 15187 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 15188 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 15193 instr[21]
.sym 15197 reg_file[0][20]
.sym 15198 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15200 instr[24]
.sym 15202 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 15203 reg_file[28][23]
.sym 15209 instr[20]
.sym 15210 $abc$36303$new_n3893_
.sym 15211 reg_file[3][23]
.sym 15212 instr[22]
.sym 15213 instr[16]
.sym 15215 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 15219 instr[22]
.sym 15220 $abc$36303$new_n3889_
.sym 15221 instr[17]
.sym 15222 reg_file[15][31]
.sym 15223 $abc$36303$new_n2395_
.sym 15224 instr[20]
.sym 15226 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15227 $abc$36303$new_n2394_
.sym 15232 $abc$36303$new_n3892_
.sym 15234 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15235 reg_file[11][31]
.sym 15237 reg_file[7][23]
.sym 15238 instr[15]
.sym 15240 instr[21]
.sym 15242 instr[20]
.sym 15243 reg_file[11][31]
.sym 15244 reg_file[15][31]
.sym 15245 instr[22]
.sym 15251 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 15254 reg_file[3][23]
.sym 15255 instr[17]
.sym 15256 instr[15]
.sym 15257 reg_file[7][23]
.sym 15263 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15266 instr[16]
.sym 15267 $abc$36303$new_n2395_
.sym 15268 $abc$36303$new_n2394_
.sym 15272 $abc$36303$new_n3893_
.sym 15273 instr[21]
.sym 15274 $abc$36303$new_n3892_
.sym 15275 $abc$36303$new_n3889_
.sym 15281 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15284 instr[22]
.sym 15285 reg_file[3][23]
.sym 15286 reg_file[7][23]
.sym 15287 instr[20]
.sym 15288 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 15289 i_clk$SB_IO_IN_$glb_clk
.sym 15291 reg_file[31][31]
.sym 15292 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15293 $abc$36303$new_n2132_
.sym 15294 reg_file[31][20]
.sym 15295 $abc$36303$new_n4270_
.sym 15296 $abc$36303$new_n2131_
.sym 15297 $abc$36303$new_n4974_
.sym 15298 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 15301 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 15304 reg_file[13][31]
.sym 15306 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 15308 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 15310 reg_file[6][23]
.sym 15311 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 15312 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 15313 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 15316 instr[19]
.sym 15317 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15320 reg_file[21][31]
.sym 15322 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 15325 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 15326 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15332 $abc$36303$new_n4274_
.sym 15334 $abc$36303$new_n4276_
.sym 15335 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15336 instr[22]
.sym 15337 $abc$36303$new_n4275_
.sym 15338 reg_file[10][31]
.sym 15339 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 15340 reg_file[14][31]
.sym 15341 instr[20]
.sym 15343 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 15344 $abc$36303$new_n4266_
.sym 15345 instr[17]
.sym 15346 reg_file[10][31]
.sym 15347 $abc$36303$new_n4277_
.sym 15348 $abc$36303$new_n4269_
.sym 15353 instr[21]
.sym 15357 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15358 instr[15]
.sym 15359 $abc$36303$new_n4272_
.sym 15360 instr[24]
.sym 15363 $abc$36303$new_n4273_
.sym 15365 instr[17]
.sym 15366 reg_file[14][31]
.sym 15367 reg_file[10][31]
.sym 15368 instr[15]
.sym 15373 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 15379 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15384 $abc$36303$new_n4274_
.sym 15385 instr[21]
.sym 15386 $abc$36303$new_n4273_
.sym 15389 $abc$36303$new_n4269_
.sym 15390 $abc$36303$new_n4275_
.sym 15391 $abc$36303$new_n4272_
.sym 15392 $abc$36303$new_n4266_
.sym 15395 instr[21]
.sym 15396 $abc$36303$new_n4277_
.sym 15397 instr[24]
.sym 15398 $abc$36303$new_n4276_
.sym 15402 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 15407 reg_file[10][31]
.sym 15408 instr[22]
.sym 15409 reg_file[14][31]
.sym 15410 instr[20]
.sym 15411 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 15412 i_clk$SB_IO_IN_$glb_clk
.sym 15414 $abc$36303$new_n4269_
.sym 15415 reg_file[0][23]
.sym 15416 reg_file[0][20]
.sym 15417 reg_file[0][31]
.sym 15418 $abc$36303$new_n4322_
.sym 15420 $abc$36303$new_n4321_
.sym 15421 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 15427 reg_file[22][20]
.sym 15431 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 15432 i_wb_data[14]$SB_IO_IN
.sym 15433 i_reset$SB_IO_IN
.sym 15435 reg_file[27][31]
.sym 15437 $abc$36303$new_n5240_
.sym 15438 instr[16]
.sym 15439 reg_file[5][31]
.sym 15440 $abc$36303$new_n2138_
.sym 15441 reg_file[29][31]
.sym 15444 reg_file[20][31]
.sym 15445 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 15448 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 15449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 15455 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 15456 $abc$36303$new_n4235_
.sym 15457 instr[15]
.sym 15458 $abc$36303$new_n2140_
.sym 15459 reg_file[18][31]
.sym 15460 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 15461 $abc$36303$new_n5212_
.sym 15462 reg_file[22][31]
.sym 15463 instr[21]
.sym 15464 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15466 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 15467 instr[20]
.sym 15468 instr[22]
.sym 15471 $abc$36303$new_n4239_
.sym 15472 instr[24]
.sym 15475 instr[17]
.sym 15477 $abc$36303$new_n2139_
.sym 15478 reg_file[23][31]
.sym 15479 $abc$36303$new_n5211_
.sym 15481 reg_file[19][31]
.sym 15482 $abc$36303$new_n5318_
.sym 15483 $abc$36303$new_n4244_
.sym 15484 instr[16]
.sym 15486 reg_file[23][31]
.sym 15488 reg_file[23][31]
.sym 15489 reg_file[22][31]
.sym 15490 instr[22]
.sym 15491 instr[20]
.sym 15494 $abc$36303$new_n4244_
.sym 15495 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 15496 $abc$36303$new_n4235_
.sym 15497 $abc$36303$new_n4239_
.sym 15500 $abc$36303$new_n5318_
.sym 15501 instr[21]
.sym 15502 $abc$36303$new_n5212_
.sym 15503 instr[24]
.sym 15506 reg_file[19][31]
.sym 15507 reg_file[18][31]
.sym 15508 $abc$36303$new_n5211_
.sym 15509 instr[22]
.sym 15513 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 15519 instr[16]
.sym 15520 $abc$36303$new_n2140_
.sym 15521 $abc$36303$new_n2139_
.sym 15524 instr[15]
.sym 15525 reg_file[19][31]
.sym 15526 instr[17]
.sym 15527 reg_file[23][31]
.sym 15533 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15534 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 15535 i_clk$SB_IO_IN_$glb_clk
.sym 15537 $abc$36303$new_n2137_
.sym 15538 $abc$36303$new_n2147_
.sym 15539 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 15540 reg_file[23][29]
.sym 15541 $abc$36303$new_n2149_
.sym 15542 reg_file[23][23]
.sym 15543 $abc$36303$new_n5321_
.sym 15544 reg_file[23][31]
.sym 15545 $abc$36303$new_n5312_
.sym 15546 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 15550 $abc$36303$new_n4321_
.sym 15553 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 15554 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 15556 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 15557 $abc$36303$new_n5212_
.sym 15558 reg_file[0][23]
.sym 15559 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 15561 instr[17]
.sym 15562 instr[22]
.sym 15563 instr[20]
.sym 15566 instr[22]
.sym 15567 reg_file[29][31]
.sym 15568 reg_file[1][31]
.sym 15572 instr[21]
.sym 15578 $abc$36303$new_n5317_
.sym 15579 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 15580 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 15581 i_wb_stb$SB_IO_IN
.sym 15582 instr[15]
.sym 15583 reg_file[17][31]
.sym 15585 $abc$36303$new_n4246_
.sym 15587 instr[19]
.sym 15588 $abc$36303$new_n2142_
.sym 15589 reg_file[21][31]
.sym 15590 reg_file[21][31]
.sym 15592 $abc$36303$new_n2143_
.sym 15593 reg_file[20][31]
.sym 15596 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15597 instr[20]
.sym 15598 instr[16]
.sym 15599 reg_file[16][31]
.sym 15600 instr[17]
.sym 15603 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 15604 reg_file[20][31]
.sym 15605 i_reset$SB_IO_IN
.sym 15607 reg_file[16][31]
.sym 15608 instr[22]
.sym 15609 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 15611 reg_file[21][31]
.sym 15612 instr[20]
.sym 15613 reg_file[20][31]
.sym 15614 instr[22]
.sym 15617 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 15618 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 15619 i_wb_stb$SB_IO_IN
.sym 15620 i_reset$SB_IO_IN
.sym 15623 instr[17]
.sym 15624 reg_file[17][31]
.sym 15625 instr[15]
.sym 15626 reg_file[21][31]
.sym 15629 instr[22]
.sym 15630 $abc$36303$new_n5317_
.sym 15631 reg_file[17][31]
.sym 15632 reg_file[16][31]
.sym 15636 $abc$36303$new_n4246_
.sym 15637 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 15641 $abc$36303$new_n2142_
.sym 15642 instr[19]
.sym 15643 $abc$36303$new_n2143_
.sym 15644 instr[16]
.sym 15647 instr[17]
.sym 15648 reg_file[16][31]
.sym 15649 instr[15]
.sym 15650 reg_file[20][31]
.sym 15654 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 15657 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 15658 i_clk$SB_IO_IN_$glb_clk
.sym 15660 $abc$36303$new_n4965_
.sym 15661 $abc$36303$new_n4080_
.sym 15662 $abc$36303$new_n4079_
.sym 15663 reg_file[8][29]
.sym 15664 $abc$36303$new_n4087_
.sym 15665 $abc$36303$new_n2080_
.sym 15666 $abc$36303$new_n4085_
.sym 15667 reg_file[8][25]
.sym 15668 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15699
.sym 15669 $abc$36303$new_n5221_
.sym 15673 $abc$36303$new_n5321_
.sym 15676 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 15677 instr[19]
.sym 15681 i_wb_stb$SB_IO_IN
.sym 15682 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 15684 instr[21]
.sym 15685 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 15688 instr[24]
.sym 15689 $abc$36303$new_n4088_
.sym 15691 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 15694 reg_file[12][29]
.sym 15702 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 15704 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 15706 reg_file[27][29]
.sym 15707 instr[20]
.sym 15708 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 15709 $2\o_wb_ack[0:0]
.sym 15710 instr[17]
.sym 15712 reg_file[31][29]
.sym 15714 $abc$36303$new_n4240_
.sym 15715 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 15716 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 15717 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 15719 i_wb_stb$SB_IO_IN
.sym 15722 instr[22]
.sym 15727 instr[15]
.sym 15728 $2\o_wb_we[0:0]
.sym 15729 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 15731 $abc$36303$procmux$1665_Y[2]_new_
.sym 15734 instr[20]
.sym 15735 instr[22]
.sym 15736 reg_file[31][29]
.sym 15737 reg_file[27][29]
.sym 15742 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 15743 $2\o_wb_we[0:0]
.sym 15747 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 15748 $2\o_wb_we[0:0]
.sym 15752 instr[15]
.sym 15753 reg_file[31][29]
.sym 15754 reg_file[27][29]
.sym 15755 instr[17]
.sym 15759 $2\o_wb_ack[0:0]
.sym 15760 i_wb_stb$SB_IO_IN
.sym 15761 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 15766 $2\o_wb_ack[0:0]
.sym 15770 $abc$36303$new_n4240_
.sym 15771 $abc$36303$procmux$1665_Y[2]_new_
.sym 15772 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 15773 $2\o_wb_ack[0:0]
.sym 15776 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 15778 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 15779 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 15781 i_clk$SB_IO_IN_$glb_clk
.sym 15782 i_reset$SB_IO_IN_$glb_sr
.sym 15783 reg_file[1][29]
.sym 15784 $abc$36303$new_n4081_
.sym 15785 $abc$36303$new_n4078_
.sym 15786 reg_file[1][31]
.sym 15787 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 15788 $abc$36303$new_n2076_
.sym 15789 $abc$36303$new_n4966_
.sym 15790 $abc$36303$new_n2081_
.sym 15791 o_wb_stall$SB_IO_OUT
.sym 15796 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 15801 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 15802 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 15804 reg_file[14][29]
.sym 15805 reg_file[30][29]
.sym 15808 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 15809 instr[15]
.sym 15816 instr[19]
.sym 15817 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 15824 $abc$36303$new_n4089_
.sym 15825 $abc$36303$new_n2078_
.sym 15826 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 15828 $abc$36303$new_n2079_
.sym 15830 instr[17]
.sym 15831 instr[15]
.sym 15832 $abc$36303$new_n3035_
.sym 15834 $abc$36303$new_n4090_
.sym 15835 reg_file[8][29]
.sym 15836 instr[22]
.sym 15837 r_state[0]
.sym 15838 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 15839 r_state[1]
.sym 15841 instr[19]
.sym 15844 instr[21]
.sym 15848 instr[24]
.sym 15849 instr[20]
.sym 15850 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 15851 instr[16]
.sym 15854 reg_file[12][29]
.sym 15857 instr[21]
.sym 15858 instr[24]
.sym 15859 $abc$36303$new_n4089_
.sym 15860 $abc$36303$new_n4090_
.sym 15863 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 15864 r_state[1]
.sym 15865 $abc$36303$new_n3035_
.sym 15866 r_state[0]
.sym 15869 reg_file[8][29]
.sym 15870 reg_file[12][29]
.sym 15871 instr[20]
.sym 15872 instr[22]
.sym 15877 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 15881 reg_file[8][29]
.sym 15882 instr[15]
.sym 15883 instr[17]
.sym 15884 reg_file[12][29]
.sym 15887 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 15888 r_state[1]
.sym 15889 $abc$36303$new_n3035_
.sym 15890 r_state[0]
.sym 15893 instr[16]
.sym 15894 $abc$36303$new_n2078_
.sym 15895 $abc$36303$new_n2079_
.sym 15896 instr[19]
.sym 15899 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 15900 r_state[0]
.sym 15901 $abc$36303$new_n3035_
.sym 15902 r_state[1]
.sym 15903 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 15904 i_clk$SB_IO_IN_$glb_clk
.sym 15906 $abc$36303$new_n4083_
.sym 15907 $abc$36303$new_n2086_
.sym 15908 $abc$36303$new_n2082_
.sym 15909 instr[16]
.sym 15910 $abc$36303$new_n4082_
.sym 15911 $abc$36303$new_n2088_
.sym 15912 reg_file[24][29]
.sym 15913 $abc$36303$new_n4969_
.sym 15914 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 15919 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 15922 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 15924 r_state[0]
.sym 15925 r_state[0]
.sym 15926 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 15927 r_state[1]
.sym 15936 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 15937 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 15952 instr[22]
.sym 15954 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 15965 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 15967 reg_file[13][29]
.sym 15968 reg_file[9][29]
.sym 15969 instr[15]
.sym 15974 instr[17]
.sym 15975 reg_file[13][29]
.sym 15976 reg_file[9][29]
.sym 15977 instr[20]
.sym 15980 reg_file[9][29]
.sym 15981 instr[20]
.sym 15982 reg_file[13][29]
.sym 15983 instr[22]
.sym 15986 reg_file[9][29]
.sym 15987 instr[15]
.sym 15988 reg_file[13][29]
.sym 15989 instr[17]
.sym 16022 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 16026 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 16027 i_clk$SB_IO_IN_$glb_clk
.sym 16032 reg_file[20][29]
.sym 16046 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 16063 instr[20]
.sym 16089 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 16097 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 16135 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 16149 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 16150 i_clk$SB_IO_IN_$glb_clk
.sym 16155 reg_file[11][29]
.sym 16166 reg_file[4][25]
.sym 16177 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 16195 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 16212 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 16263 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 16272 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 16273 i_clk$SB_IO_IN_$glb_clk
.sym 16293 $abc$36303$procmux$1665_Y[2]_new_
.sym 16347 i_wb_ack$SB_IO_IN
.sym 16376 reg_file[26][7]
.sym 16379 reg_file[26][15]
.sym 16393 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 16398 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 16399 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 16407 i_wb_data[1]$SB_IO_IN
.sym 16409 i_wb_data[0]$SB_IO_IN
.sym 16419 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 16423 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16474 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16496 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 16497 i_clk$SB_IO_IN_$glb_clk
.sym 16499 i_wb_data[1]$SB_IO_IN
.sym 16501 i_wb_data[0]$SB_IO_IN
.sym 16503 $abc$36303$new_n2564_
.sym 16504 reg_file[9][7]
.sym 16506 reg_file[9][2]
.sym 16507 $abc$36303$new_n3266_
.sym 16510 $abc$36303$new_n2562_
.sym 16513 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 16514 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 16520 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 16524 reg_file[26][7]
.sym 16535 instr[15]
.sym 16537 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16543 instr[16]
.sym 16547 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 16549 instr[22]
.sym 16551 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16552 instr[20]
.sym 16556 instr[17]
.sym 16558 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 16559 reg_file[27][7]
.sym 16563 $abc$36303$new_n2555_
.sym 16564 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 16567 instr[16]
.sym 16568 instr[21]
.sym 16569 reg_file[9][7]
.sym 16580 reg_file[14][7]
.sym 16582 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 16586 $abc$36303$new_n2557_
.sym 16588 reg_file[14][7]
.sym 16589 reg_file[10][7]
.sym 16593 instr[15]
.sym 16595 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16597 $abc$36303$new_n2558_
.sym 16598 instr[16]
.sym 16599 reg_file[11][7]
.sym 16602 reg_file[11][7]
.sym 16604 instr[22]
.sym 16606 instr[20]
.sym 16607 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16609 reg_file[15][7]
.sym 16610 instr[17]
.sym 16615 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16619 instr[17]
.sym 16620 reg_file[15][7]
.sym 16621 reg_file[11][7]
.sym 16622 instr[15]
.sym 16625 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16637 reg_file[14][7]
.sym 16638 instr[22]
.sym 16639 reg_file[10][7]
.sym 16640 instr[20]
.sym 16643 instr[22]
.sym 16644 reg_file[11][7]
.sym 16645 instr[20]
.sym 16646 reg_file[15][7]
.sym 16649 instr[15]
.sym 16650 reg_file[14][7]
.sym 16651 reg_file[10][7]
.sym 16652 instr[17]
.sym 16655 $abc$36303$new_n2558_
.sym 16656 instr[16]
.sym 16658 $abc$36303$new_n2557_
.sym 16659 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 16660 i_clk$SB_IO_IN_$glb_clk
.sym 16662 $abc$36303$new_n3262_
.sym 16663 $abc$36303$new_n5033_
.sym 16664 $abc$36303$new_n2563_
.sym 16665 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16666 $abc$36303$auto$ice40_ffinit.cc:141:execute$36209
.sym 16667 $abc$36303$new_n3286_
.sym 16668 $abc$36303$new_n3267_
.sym 16673 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 16685 reg_file[24][2]
.sym 16686 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 16687 instr[20]
.sym 16688 reg_file[11][7]
.sym 16689 instr[22]
.sym 16690 instr[20]
.sym 16693 instr[20]
.sym 16694 instr[17]
.sym 16695 instr[22]
.sym 16696 instr[22]
.sym 16697 instr[15]
.sym 16703 instr[21]
.sym 16706 $abc$36303$new_n3264_
.sym 16707 $abc$36303$new_n3272_
.sym 16708 $abc$36303$new_n3273_
.sym 16709 instr[24]
.sym 16710 $abc$36303$new_n2559_
.sym 16711 instr[21]
.sym 16712 $abc$36303$new_n3265_
.sym 16714 $abc$36303$new_n2556_
.sym 16715 $abc$36303$new_n3271_
.sym 16717 instr[20]
.sym 16718 $abc$36303$new_n2562_
.sym 16719 instr[22]
.sym 16720 $abc$36303$new_n3269_
.sym 16721 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 16722 instr[17]
.sym 16723 instr[15]
.sym 16724 $abc$36303$new_n2565_
.sym 16725 $abc$36303$new_n3270_
.sym 16730 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16731 reg_file[13][7]
.sym 16733 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16734 reg_file[9][7]
.sym 16736 $abc$36303$new_n2556_
.sym 16737 $abc$36303$new_n2559_
.sym 16738 $abc$36303$new_n2562_
.sym 16739 $abc$36303$new_n2565_
.sym 16742 instr[21]
.sym 16743 instr[24]
.sym 16744 $abc$36303$new_n3271_
.sym 16745 $abc$36303$new_n3270_
.sym 16748 $abc$36303$new_n3272_
.sym 16749 $abc$36303$new_n3273_
.sym 16750 instr[21]
.sym 16751 $abc$36303$new_n3269_
.sym 16754 instr[17]
.sym 16755 instr[15]
.sym 16756 reg_file[13][7]
.sym 16757 reg_file[9][7]
.sym 16761 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16767 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16772 instr[22]
.sym 16773 instr[20]
.sym 16774 reg_file[9][7]
.sym 16775 reg_file[13][7]
.sym 16778 $abc$36303$new_n3264_
.sym 16779 $abc$36303$new_n3265_
.sym 16780 instr[21]
.sym 16781 instr[24]
.sym 16782 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 16783 i_clk$SB_IO_IN_$glb_clk
.sym 16785 $abc$36303$new_n5265_
.sym 16786 $abc$36303$new_n3284_
.sym 16787 $abc$36303$new_n3282_
.sym 16788 $abc$36303$new_n5034_
.sym 16789 $abc$36303$new_n4559_
.sym 16790 $abc$36303$new_n5266_
.sym 16791 reg_file[11][2]
.sym 16792 reg_file[11][7]
.sym 16795 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 16796 $abc$36303$new_n2662_
.sym 16800 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16803 $abc$36303$new_n4797_
.sym 16807 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 16808 $abc$36303$procmux$1178_Y[31]_new_
.sym 16809 reg_file[9][2]
.sym 16811 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16812 instr[15]
.sym 16814 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 16815 reg_file[0][7]
.sym 16816 instr[16]
.sym 16817 reg_file[7][7]
.sym 16819 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16828 $abc$36303$new_n3268_
.sym 16829 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16831 $abc$36303$new_n2567_
.sym 16832 $abc$36303$new_n3274_
.sym 16834 $abc$36303$new_n3262_
.sym 16837 reg_file[27][7]
.sym 16839 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 16842 instr[16]
.sym 16843 instr[23]
.sym 16845 $abc$36303$new_n2566_
.sym 16847 instr[20]
.sym 16848 reg_file[31][7]
.sym 16849 instr[22]
.sym 16853 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 16854 instr[17]
.sym 16855 instr[19]
.sym 16856 reg_file[31][7]
.sym 16857 instr[15]
.sym 16859 instr[16]
.sym 16860 $abc$36303$new_n2566_
.sym 16861 instr[19]
.sym 16862 $abc$36303$new_n2567_
.sym 16865 instr[22]
.sym 16866 reg_file[31][7]
.sym 16867 instr[20]
.sym 16868 reg_file[27][7]
.sym 16874 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16877 instr[17]
.sym 16878 instr[15]
.sym 16879 reg_file[31][7]
.sym 16880 reg_file[27][7]
.sym 16892 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 16901 $abc$36303$new_n3262_
.sym 16902 $abc$36303$new_n3268_
.sym 16903 instr[23]
.sym 16904 $abc$36303$new_n3274_
.sym 16905 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 16906 i_clk$SB_IO_IN_$glb_clk
.sym 16908 $abc$36303$new_n5264_
.sym 16909 $abc$36303$new_n4784_
.sym 16910 reg_file[31][2]
.sym 16911 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16912 $abc$36303$new_n4556_
.sym 16913 $abc$36303$new_n3281_
.sym 16914 reg_file[31][7]
.sym 16915 $abc$36303$new_n3285_
.sym 16919 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 16920 instr[24]
.sym 16921 pc[3]
.sym 16923 reg_file[5][15]
.sym 16924 instr[21]
.sym 16925 reg_file[11][7]
.sym 16928 instr[24]
.sym 16929 reg_file[24][2]
.sym 16931 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 16932 instr[19]
.sym 16934 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 16935 branch_instr_offset[3]
.sym 16936 branch_instr_offset[1]
.sym 16937 $abc$36303$new_n3275_
.sym 16938 instr[17]
.sym 16939 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 16941 instr[19]
.sym 16942 reg_file[4][7]
.sym 16950 $abc$36303$new_n3284_
.sym 16951 branch_instr_offset[3]
.sym 16953 $abc$36303$new_n3275_
.sym 16954 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 16956 $abc$36303$new_n3278_
.sym 16957 instr[20]
.sym 16958 branch_instr_offset[4]
.sym 16959 instr[17]
.sym 16960 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 16961 $abc$36303$new_n4559_
.sym 16962 reg_file[27][2]
.sym 16963 branch_instr_offset[2]
.sym 16965 instr[22]
.sym 16966 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 16967 instr[15]
.sym 16969 $abc$36303$new_n4797_
.sym 16970 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 16971 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 16975 reg_file[31][2]
.sym 16976 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 16978 $abc$36303$new_n3281_
.sym 16982 branch_instr_offset[3]
.sym 16983 $abc$36303$new_n4559_
.sym 16984 branch_instr_offset[4]
.sym 16985 branch_instr_offset[2]
.sym 16988 reg_file[31][2]
.sym 16989 instr[15]
.sym 16990 instr[17]
.sym 16991 reg_file[27][2]
.sym 16996 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17001 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17006 instr[22]
.sym 17007 instr[20]
.sym 17008 reg_file[27][2]
.sym 17009 reg_file[31][2]
.sym 17012 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 17013 $abc$36303$new_n4797_
.sym 17014 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 17018 $abc$36303$new_n3275_
.sym 17019 $abc$36303$new_n3284_
.sym 17020 $abc$36303$new_n3281_
.sym 17021 $abc$36303$new_n3278_
.sym 17024 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17028 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 17029 i_clk$SB_IO_IN_$glb_clk
.sym 17031 $abc$36303$auto$maccmap.cc:111:fulladd$11643[11]
.sym 17032 $abc$36303$auto$maccmap.cc:112:fulladd$11644[14]
.sym 17033 $abc$36303$auto$maccmap.cc:112:fulladd$11644[13]
.sym 17034 $abc$36303$new_n3283_
.sym 17035 reg_file[26][11]
.sym 17036 $abc$36303$auto$maccmap.cc:111:fulladd$11643[16]
.sym 17037 $abc$36303$auto$maccmap.cc:111:fulladd$11643[15]
.sym 17038 reg_file[26][2]
.sym 17040 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 17041 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419
.sym 17043 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 17044 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 17045 pc[1]
.sym 17046 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 17051 instr[21]
.sym 17052 $abc$36303$new_n3278_
.sym 17054 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 17055 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 17056 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 17057 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17059 $abc$36303$new_n4556_
.sym 17060 instr[16]
.sym 17061 $abc$36303$new_n2555_
.sym 17062 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17063 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 17064 $abc$36303$new_n4559_
.sym 17065 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17066 instr[21]
.sym 17074 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 17075 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17076 $abc$36303$new_n4556_
.sym 17079 reg_file[13][2]
.sym 17081 reg_file[9][2]
.sym 17082 branch_instr_offset[4]
.sym 17083 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17085 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17087 reg_file[13][2]
.sym 17091 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17095 branch_instr_offset[3]
.sym 17096 instr[15]
.sym 17098 instr[17]
.sym 17099 instr[20]
.sym 17101 branch_instr_offset[2]
.sym 17102 instr[22]
.sym 17107 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17111 instr[22]
.sym 17112 instr[20]
.sym 17113 reg_file[13][2]
.sym 17114 reg_file[9][2]
.sym 17117 reg_file[9][2]
.sym 17118 instr[15]
.sym 17119 reg_file[13][2]
.sym 17120 instr[17]
.sym 17126 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17135 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17144 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17147 branch_instr_offset[4]
.sym 17148 $abc$36303$new_n4556_
.sym 17149 branch_instr_offset[3]
.sym 17150 branch_instr_offset[2]
.sym 17151 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 17152 i_clk$SB_IO_IN_$glb_clk
.sym 17154 $abc$36303$auto$maccmap.cc:111:fulladd$11643[13]
.sym 17155 $abc$36303$new_n3277_
.sym 17156 $abc$36303$new_n3275_
.sym 17157 $abc$36303$new_n2553_
.sym 17158 reg_file[3][7]
.sym 17159 $abc$36303$auto$maccmap.cc:112:fulladd$11644[12]
.sym 17160 $abc$36303$auto$maccmap.cc:112:fulladd$11644[15]
.sym 17161 $abc$36303$auto$maccmap.cc:111:fulladd$11643[12]
.sym 17162 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 17163 branch_instr_offset[12]
.sym 17165 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 17168 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 17172 pc[14]
.sym 17174 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 17177 reg_file[13][11]
.sym 17178 instr[22]
.sym 17179 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 17180 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 17181 $abc$36303$new_n4556_
.sym 17182 instr[20]
.sym 17183 pc[19]
.sym 17185 instr[20]
.sym 17186 instr[20]
.sym 17187 instr[22]
.sym 17188 instr[22]
.sym 17189 instr[19]
.sym 17195 reg_file[17][7]
.sym 17197 $abc$36303$new_n3280_
.sym 17198 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17199 instr[15]
.sym 17201 instr[20]
.sym 17202 $abc$36303$new_n3279_
.sym 17205 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17206 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 17207 instr[24]
.sym 17209 reg_file[17][7]
.sym 17210 instr[21]
.sym 17212 reg_file[16][7]
.sym 17214 instr[22]
.sym 17217 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17219 reg_file[21][7]
.sym 17221 reg_file[20][7]
.sym 17222 instr[17]
.sym 17224 reg_file[16][7]
.sym 17229 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17234 reg_file[16][7]
.sym 17235 instr[17]
.sym 17236 reg_file[20][7]
.sym 17237 instr[15]
.sym 17240 instr[20]
.sym 17241 instr[22]
.sym 17242 reg_file[16][7]
.sym 17243 reg_file[20][7]
.sym 17248 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17254 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17258 instr[24]
.sym 17259 instr[21]
.sym 17260 $abc$36303$new_n3279_
.sym 17261 $abc$36303$new_n3280_
.sym 17264 instr[15]
.sym 17265 reg_file[21][7]
.sym 17266 instr[17]
.sym 17267 reg_file[17][7]
.sym 17270 reg_file[21][7]
.sym 17271 reg_file[17][7]
.sym 17272 instr[22]
.sym 17273 instr[20]
.sym 17274 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 17275 i_clk$SB_IO_IN_$glb_clk
.sym 17277 $abc$36303$new_n2554_
.sym 17278 reg_file[1][2]
.sym 17279 $abc$36303$new_n2549_
.sym 17280 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 17281 $abc$36303$new_n3276_
.sym 17282 reg_file[1][1]
.sym 17283 $abc$36303$auto$maccmap.cc:111:fulladd$11643[19]
.sym 17284 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 17286 $abc$36303$new_n4475_
.sym 17287 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 17288 instr[18]
.sym 17289 reg_file[17][7]
.sym 17290 reg_file[3][11]
.sym 17291 $abc$36303$auto$maccmap.cc:245:synth$11647[19]
.sym 17292 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17294 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 17295 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 17297 branch_instr_offset[12]
.sym 17298 reg_file[11][11]
.sym 17299 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 17301 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 17302 pc[12]
.sym 17303 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17304 reg_file[1][1]
.sym 17305 pc[11]
.sym 17307 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 17308 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 17309 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 17310 $abc$36303$new_n3380_
.sym 17311 instr[15]
.sym 17312 instr[20]
.sym 17320 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 17321 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17322 branch_instr_offset[3]
.sym 17323 branch_instr_offset[4]
.sym 17325 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17327 $abc$36303$new_n2551_
.sym 17329 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17330 instr[16]
.sym 17331 $abc$36303$new_n4556_
.sym 17332 $abc$36303$new_n2552_
.sym 17334 $abc$36303$new_n4559_
.sym 17342 branch_instr_offset[2]
.sym 17349 instr[19]
.sym 17351 $abc$36303$new_n4559_
.sym 17352 branch_instr_offset[4]
.sym 17353 branch_instr_offset[3]
.sym 17354 branch_instr_offset[2]
.sym 17357 branch_instr_offset[4]
.sym 17358 $abc$36303$new_n4559_
.sym 17359 branch_instr_offset[2]
.sym 17360 branch_instr_offset[3]
.sym 17363 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 17369 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 17375 branch_instr_offset[3]
.sym 17376 branch_instr_offset[2]
.sym 17377 $abc$36303$new_n4556_
.sym 17378 branch_instr_offset[4]
.sym 17383 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17387 branch_instr_offset[3]
.sym 17388 branch_instr_offset[4]
.sym 17389 $abc$36303$new_n4559_
.sym 17390 branch_instr_offset[2]
.sym 17393 $abc$36303$new_n2552_
.sym 17394 instr[19]
.sym 17395 instr[16]
.sym 17396 $abc$36303$new_n2551_
.sym 17397 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 17398 i_clk$SB_IO_IN_$glb_clk
.sym 17400 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 17401 $abc$36303$auto$ice40_ffinit.cc:141:execute$36221
.sym 17402 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 17403 $abc$36303$auto$maccmap.cc:111:fulladd$8959[11]
.sym 17404 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 17405 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 17406 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 17407 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 17408 pc[10]
.sym 17409 $abc$36303$auto$maccmap.cc:111:fulladd$8959[8]
.sym 17410 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 17412 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 17413 instr[21]
.sym 17415 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 17416 instr[21]
.sym 17418 reg_file[23][7]
.sym 17419 reg_file[19][5]
.sym 17421 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 17422 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 17423 instr[24]
.sym 17424 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 17425 instr[18]
.sym 17426 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17427 pc[22]
.sym 17428 branch_instr_offset[3]
.sym 17429 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 17430 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 17431 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 17432 pc[21]
.sym 17433 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 17434 reg_file[4][7]
.sym 17442 instr[17]
.sym 17443 reg_file[24][11]
.sym 17446 branch_instr_offset[3]
.sym 17447 reg_file[13][11]
.sym 17449 reg_file[28][11]
.sym 17450 $abc$36303$new_n5060_
.sym 17451 $abc$36303$new_n4556_
.sym 17454 branch_instr_offset[2]
.sym 17455 $abc$36303$new_n5056_
.sym 17456 branch_instr_offset[4]
.sym 17459 instr[19]
.sym 17460 instr[22]
.sym 17461 reg_file[9][11]
.sym 17464 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17465 instr[22]
.sym 17467 reg_file[9][11]
.sym 17468 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 17469 instr[16]
.sym 17470 $abc$36303$new_n5059_
.sym 17471 instr[15]
.sym 17472 instr[20]
.sym 17477 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17480 instr[15]
.sym 17481 $abc$36303$new_n5059_
.sym 17482 reg_file[28][11]
.sym 17483 reg_file[24][11]
.sym 17486 instr[20]
.sym 17487 instr[22]
.sym 17488 reg_file[24][11]
.sym 17489 reg_file[28][11]
.sym 17492 branch_instr_offset[3]
.sym 17493 branch_instr_offset[4]
.sym 17494 $abc$36303$new_n4556_
.sym 17495 branch_instr_offset[2]
.sym 17498 branch_instr_offset[4]
.sym 17499 branch_instr_offset[3]
.sym 17500 branch_instr_offset[2]
.sym 17501 $abc$36303$new_n4556_
.sym 17504 reg_file[9][11]
.sym 17505 instr[20]
.sym 17506 instr[22]
.sym 17507 reg_file[13][11]
.sym 17510 reg_file[9][11]
.sym 17511 instr[17]
.sym 17512 reg_file[13][11]
.sym 17513 instr[15]
.sym 17516 instr[16]
.sym 17517 $abc$36303$new_n5060_
.sym 17518 $abc$36303$new_n5056_
.sym 17519 instr[19]
.sym 17520 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 17521 i_clk$SB_IO_IN_$glb_clk
.sym 17523 $abc$36303$new_n3422_
.sym 17524 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 17525 reg_file[18][11]
.sym 17526 $abc$36303$new_n3419_
.sym 17527 reg_file[18][1]
.sym 17528 $abc$36303$auto$maccmap.cc:112:fulladd$8960[23]
.sym 17529 reg_file[18][2]
.sym 17530 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17531 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 17532 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 17533 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 17534 i_wb_stall$SB_IO_IN
.sym 17537 branch_instr_offset[12]
.sym 17538 $abc$36303$auto$maccmap.cc:111:fulladd$8959[11]
.sym 17540 pc[19]
.sym 17543 $abc$36303$new_n4021_
.sym 17545 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 17546 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 17547 reg_file[9][11]
.sym 17548 reg_file[18][1]
.sym 17549 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17550 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 17551 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 17552 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 17553 reg_file[9][11]
.sym 17554 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17555 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17556 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 17557 $abc$36303$new_n4022_
.sym 17558 $abc$36303$new_n5057_
.sym 17565 $abc$36303$auto$ice40_ffinit.cc:141:execute$36221
.sym 17566 reg_file[11][11]
.sym 17569 $abc$36303$new_n3405_
.sym 17570 reg_file[6][11]
.sym 17573 reg_file[10][11]
.sym 17575 $abc$36303$new_n3406_
.sym 17577 reg_file[15][11]
.sym 17579 instr[21]
.sym 17581 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17582 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 17583 instr[24]
.sym 17584 reg_file[14][11]
.sym 17585 reg_file[15][11]
.sym 17586 instr[15]
.sym 17587 instr[20]
.sym 17588 instr[22]
.sym 17592 reg_file[14][11]
.sym 17594 instr[17]
.sym 17595 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17597 instr[15]
.sym 17598 $abc$36303$auto$ice40_ffinit.cc:141:execute$36221
.sym 17599 reg_file[6][11]
.sym 17600 instr[17]
.sym 17603 instr[22]
.sym 17604 reg_file[14][11]
.sym 17605 instr[20]
.sym 17606 reg_file[10][11]
.sym 17609 instr[15]
.sym 17610 instr[17]
.sym 17611 reg_file[10][11]
.sym 17612 reg_file[14][11]
.sym 17615 $abc$36303$new_n3405_
.sym 17616 instr[21]
.sym 17617 instr[24]
.sym 17618 $abc$36303$new_n3406_
.sym 17622 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 17630 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17633 reg_file[11][11]
.sym 17634 instr[17]
.sym 17635 instr[15]
.sym 17636 reg_file[15][11]
.sym 17639 instr[20]
.sym 17640 reg_file[11][11]
.sym 17641 instr[22]
.sym 17642 reg_file[15][11]
.sym 17643 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 17644 i_clk$SB_IO_IN_$glb_clk
.sym 17646 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 17647 reg_file[14][1]
.sym 17648 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 17649 $abc$36303$new_n4563_
.sym 17650 reg_file[14][11]
.sym 17651 $abc$36303$auto$maccmap.cc:111:fulladd$8959[20]
.sym 17652 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 17653 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17658 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 17659 instr[23]
.sym 17660 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 17661 $abc$36303$new_n3406_
.sym 17663 branch_instr_offset[12]
.sym 17664 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 17666 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 17667 instr[21]
.sym 17668 i_wb_data[11]$SB_IO_IN
.sym 17669 reg_file[18][11]
.sym 17670 instr[15]
.sym 17671 instr[22]
.sym 17672 instr[19]
.sym 17673 instr[20]
.sym 17674 instr[22]
.sym 17675 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 17676 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 17677 instr[20]
.sym 17678 instr[20]
.sym 17679 pc[19]
.sym 17680 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17681 instr[15]
.sym 17689 $abc$36303$new_n2664_
.sym 17690 $abc$36303$new_n3419_
.sym 17692 instr[22]
.sym 17694 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 17695 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 17696 reg_file[3][11]
.sym 17697 instr[20]
.sym 17698 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 17699 instr[16]
.sym 17700 instr[15]
.sym 17701 $abc$36303$new_n2665_
.sym 17702 $abc$36303$new_n2661_
.sym 17705 reg_file[7][11]
.sym 17706 instr[17]
.sym 17711 $abc$36303$new_n3418_
.sym 17712 $abc$36303$new_n3415_
.sym 17714 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17715 reg_file[7][11]
.sym 17716 instr[21]
.sym 17718 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17720 reg_file[3][11]
.sym 17721 instr[20]
.sym 17722 reg_file[7][11]
.sym 17723 instr[22]
.sym 17729 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17733 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 17738 $abc$36303$new_n2665_
.sym 17739 $abc$36303$new_n2664_
.sym 17740 instr[16]
.sym 17741 $abc$36303$new_n2661_
.sym 17744 instr[21]
.sym 17745 $abc$36303$new_n3418_
.sym 17746 $abc$36303$new_n3415_
.sym 17747 $abc$36303$new_n3419_
.sym 17750 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 17758 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17762 instr[17]
.sym 17763 instr[15]
.sym 17764 reg_file[7][11]
.sym 17765 reg_file[3][11]
.sym 17766 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 17767 i_clk$SB_IO_IN_$glb_clk
.sym 17769 $abc$36303$new_n2677_
.sym 17770 $abc$36303$new_n3415_
.sym 17771 reg_file[24][1]
.sym 17772 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 17773 $abc$36303$new_n3416_
.sym 17774 $abc$36303$new_n3017_
.sym 17775 $abc$36303$new_n2032_
.sym 17776 reg_file[24][0]
.sym 17779 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 17781 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 17782 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 17783 $abc$36303$new_n4529_
.sym 17784 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 17787 branch_instr_offset[11]
.sym 17790 instr[19]
.sym 17791 i_wb_data[9]$SB_IO_IN
.sym 17792 i_wb_stall$SB_IO_IN
.sym 17793 $abc$36303$new_n4523_
.sym 17794 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 17795 $abc$36303$new_n4563_
.sym 17796 instr[20]
.sym 17797 pc[11]
.sym 17798 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 17799 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 17800 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 17801 reg_file[0][11]
.sym 17802 pc[20]
.sym 17803 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17804 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 17811 $abc$36303$new_n2666_
.sym 17812 instr[20]
.sym 17813 $abc$36303$new_n2660_
.sym 17814 reg_file[4][11]
.sym 17816 instr[17]
.sym 17818 $abc$36303$new_n5294_
.sym 17819 instr[16]
.sym 17820 reg_file[4][11]
.sym 17822 $abc$36303$new_n3414_
.sym 17823 $abc$36303$new_n3394_
.sym 17824 $abc$36303$new_n2663_
.sym 17827 reg_file[0][11]
.sym 17828 $abc$36303$new_n5057_
.sym 17829 $abc$36303$new_n2678_
.sym 17830 instr[15]
.sym 17831 instr[22]
.sym 17832 instr[19]
.sym 17833 $abc$36303$new_n2662_
.sym 17834 $abc$36303$new_n2677_
.sym 17835 instr[23]
.sym 17837 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 17839 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 17840 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17841 instr[18]
.sym 17843 reg_file[4][11]
.sym 17844 reg_file[0][11]
.sym 17845 instr[20]
.sym 17846 instr[22]
.sym 17849 $abc$36303$new_n2660_
.sym 17850 instr[18]
.sym 17851 $abc$36303$new_n2666_
.sym 17852 $abc$36303$new_n5057_
.sym 17856 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 17861 reg_file[4][11]
.sym 17862 instr[17]
.sym 17863 reg_file[0][11]
.sym 17864 instr[15]
.sym 17867 instr[19]
.sym 17868 $abc$36303$new_n2678_
.sym 17869 instr[16]
.sym 17870 $abc$36303$new_n2677_
.sym 17873 $abc$36303$new_n5294_
.sym 17874 $abc$36303$new_n3394_
.sym 17875 $abc$36303$new_n3414_
.sym 17876 instr[23]
.sym 17879 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 17885 $abc$36303$new_n2662_
.sym 17886 instr[16]
.sym 17887 $abc$36303$new_n2663_
.sym 17888 instr[19]
.sym 17889 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 17890 i_clk$SB_IO_IN_$glb_clk
.sym 17892 reg_file[28][0]
.sym 17893 $abc$36303$new_n2031_
.sym 17894 $abc$36303$auto$maccmap.cc:112:fulladd$8971[11]
.sym 17895 $abc$36303$new_n4770_
.sym 17896 $abc$36303$new_n2030_
.sym 17897 $abc$36303$auto$maccmap.cc:111:fulladd$8959[22]
.sym 17898 $abc$36303$auto$maccmap.cc:111:fulladd$8970[11]
.sym 17899 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 17900 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 17902 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 17903 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 17904 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 17905 instr[16]
.sym 17906 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 17907 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 17908 reg_file[17][0]
.sym 17910 $abc$36303$auto$maccmap.cc:112:fulladd$8960[24]
.sym 17913 reg_file[8][11]
.sym 17914 reg_file[17][11]
.sym 17916 pc[21]
.sym 17917 $abc$36303$new_n4563_
.sym 17918 pc[22]
.sym 17919 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 17920 $abc$36303$is_alu_imm_instr_new_
.sym 17921 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 17923 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 17924 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 17925 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 17926 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 17927 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 17936 instr[17]
.sym 17938 $abc$36303$new_n3017_
.sym 17939 reg_file[4][0]
.sym 17940 reg_file[24][0]
.sym 17941 instr[17]
.sym 17942 $abc$36303$new_n3016_
.sym 17943 instr[20]
.sym 17944 instr[19]
.sym 17945 $abc$36303$new_n5113_
.sym 17946 instr[22]
.sym 17947 reg_file[0][0]
.sym 17948 reg_file[24][0]
.sym 17949 reg_file[28][0]
.sym 17951 instr[15]
.sym 17953 reg_file[8][11]
.sym 17956 instr[22]
.sym 17957 reg_file[12][11]
.sym 17959 instr[16]
.sym 17960 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 17962 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 17963 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17966 reg_file[28][0]
.sym 17967 reg_file[24][0]
.sym 17968 instr[15]
.sym 17969 $abc$36303$new_n5113_
.sym 17972 reg_file[0][0]
.sym 17973 instr[15]
.sym 17974 instr[17]
.sym 17975 reg_file[4][0]
.sym 17978 instr[19]
.sym 17979 $abc$36303$new_n3017_
.sym 17980 $abc$36303$new_n3016_
.sym 17981 instr[16]
.sym 17984 reg_file[12][11]
.sym 17985 instr[22]
.sym 17986 instr[20]
.sym 17987 reg_file[8][11]
.sym 17991 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 17996 instr[20]
.sym 17997 reg_file[28][0]
.sym 17998 instr[22]
.sym 17999 reg_file[24][0]
.sym 18002 reg_file[8][11]
.sym 18003 instr[17]
.sym 18004 instr[15]
.sym 18005 reg_file[12][11]
.sym 18009 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18012 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 18013 i_clk$SB_IO_IN_$glb_clk
.sym 18015 $abc$36303$auto$maccmap.cc:112:fulladd$8960[20]
.sym 18016 $abc$36303$auto$maccmap.cc:111:fulladd$8970[16]
.sym 18017 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 18018 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 18019 pc[20]
.sym 18020 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 18021 pc[21]
.sym 18022 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 18023 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 18024 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 18025 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 18026 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 18027 instr[21]
.sym 18028 $abc$36303$auto$maccmap.cc:111:fulladd$8970[11]
.sym 18029 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 18032 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 18036 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 18037 instr[17]
.sym 18039 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 18040 $abc$36303$new_n3015_
.sym 18041 $abc$36303$new_n4770_
.sym 18042 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 18044 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 18045 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 18046 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18047 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 18048 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 18049 branch_instr_offset[10]
.sym 18050 reg_file[6][0]
.sym 18056 $abc$36303$new_n5114_
.sym 18058 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 18062 $abc$36303$new_n3005_
.sym 18064 branch_instr_offset[4]
.sym 18065 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 18066 $abc$36303$new_n5111_
.sym 18067 $abc$36303$new_n4563_
.sym 18068 instr[19]
.sym 18069 branch_instr_offset[3]
.sym 18071 $abc$36303$new_n2999_
.sym 18075 instr[18]
.sym 18079 instr[16]
.sym 18084 branch_instr_offset[2]
.sym 18085 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18087 $abc$36303$new_n5110_
.sym 18091 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18095 branch_instr_offset[4]
.sym 18096 $abc$36303$new_n4563_
.sym 18097 branch_instr_offset[2]
.sym 18098 branch_instr_offset[3]
.sym 18101 $abc$36303$new_n5114_
.sym 18102 instr[16]
.sym 18103 $abc$36303$new_n5110_
.sym 18104 instr[19]
.sym 18107 branch_instr_offset[2]
.sym 18108 branch_instr_offset[3]
.sym 18109 branch_instr_offset[4]
.sym 18110 $abc$36303$new_n4563_
.sym 18113 branch_instr_offset[3]
.sym 18114 branch_instr_offset[4]
.sym 18115 $abc$36303$new_n4563_
.sym 18116 branch_instr_offset[2]
.sym 18119 branch_instr_offset[2]
.sym 18120 branch_instr_offset[3]
.sym 18121 branch_instr_offset[4]
.sym 18122 $abc$36303$new_n4563_
.sym 18127 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 18131 instr[18]
.sym 18132 $abc$36303$new_n3005_
.sym 18133 $abc$36303$new_n5111_
.sym 18134 $abc$36303$new_n2999_
.sym 18135 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 18136 i_clk$SB_IO_IN_$glb_clk
.sym 18138 $abc$36303$auto$maccmap.cc:112:fulladd$8971[16]
.sym 18139 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18140 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 18141 reg_file[2][0]
.sym 18142 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 18143 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 18144 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 18145 $abc$36303$auto$maccmap.cc:112:fulladd$8960[21]
.sym 18146 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 18148 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 18149 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 18150 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 18152 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 18153 instr[21]
.sym 18154 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 18156 instr[24]
.sym 18158 instr[21]
.sym 18159 $abc$36303$auto$maccmap.cc:111:fulladd$8970[16]
.sym 18160 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 18163 pc[19]
.sym 18164 reg_file[21][0]
.sym 18165 instr[22]
.sym 18166 instr[15]
.sym 18167 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 18168 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18169 instr[20]
.sym 18170 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11393_Y[0]_new_
.sym 18171 $abc$36303$new_n2030_
.sym 18172 reg_file[13][16]
.sym 18173 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18181 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 18182 $abc$36303$new_n3012_
.sym 18184 $abc$36303$new_n3013_
.sym 18185 instr[15]
.sym 18186 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18187 $abc$36303$new_n3010_
.sym 18188 instr[19]
.sym 18189 instr[16]
.sym 18190 $abc$36303$new_n3011_
.sym 18193 reg_file[6][0]
.sym 18194 reg_file[17][0]
.sym 18195 $abc$36303$new_n3006_
.sym 18196 reg_file[21][0]
.sym 18198 reg_file[2][0]
.sym 18200 $abc$36303$new_n3015_
.sym 18201 instr[17]
.sym 18202 instr[17]
.sym 18204 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18206 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18208 $abc$36303$new_n3014_
.sym 18210 $abc$36303$new_n3009_
.sym 18212 reg_file[17][0]
.sym 18213 reg_file[21][0]
.sym 18214 instr[15]
.sym 18215 instr[17]
.sym 18218 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18226 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18230 $abc$36303$new_n3013_
.sym 18232 instr[16]
.sym 18233 $abc$36303$new_n3014_
.sym 18238 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18242 reg_file[2][0]
.sym 18243 instr[15]
.sym 18244 reg_file[6][0]
.sym 18245 instr[17]
.sym 18248 $abc$36303$new_n3006_
.sym 18249 $abc$36303$new_n3015_
.sym 18250 $abc$36303$new_n3009_
.sym 18251 $abc$36303$new_n3012_
.sym 18254 $abc$36303$new_n3010_
.sym 18255 instr[19]
.sym 18256 instr[16]
.sym 18257 $abc$36303$new_n3011_
.sym 18258 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 18259 i_clk$SB_IO_IN_$glb_clk
.sym 18261 $abc$36303$new_n3006_
.sym 18262 reg_file[3][22]
.sym 18263 reg_file[3][0]
.sym 18264 $abc$36303$auto$maccmap.cc:111:fulladd$8959[21]
.sym 18265 $abc$36303$new_n2027_
.sym 18266 $abc$36303$new_n3014_
.sym 18267 $abc$36303$new_n3008_
.sym 18268 $abc$36303$new_n2029_
.sym 18270 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 18271 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 18273 branch_instr_offset[4]
.sym 18274 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 18276 reg_file[14][0]
.sym 18278 $abc$36303$auto$maccmap.cc:112:fulladd$8960[21]
.sym 18282 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18284 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 18285 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 18286 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 18287 instr[17]
.sym 18288 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18289 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 18291 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 18292 instr[16]
.sym 18294 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 18295 instr[20]
.sym 18296 instr[15]
.sym 18304 reg_file[17][0]
.sym 18306 reg_file[13][0]
.sym 18308 reg_file[9][0]
.sym 18311 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18312 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18313 reg_file[2][0]
.sym 18314 reg_file[13][0]
.sym 18316 reg_file[9][0]
.sym 18318 reg_file[16][0]
.sym 18319 instr[22]
.sym 18320 reg_file[6][0]
.sym 18321 instr[20]
.sym 18323 reg_file[20][0]
.sym 18324 reg_file[21][0]
.sym 18325 instr[17]
.sym 18326 instr[15]
.sym 18327 instr[22]
.sym 18328 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18329 instr[20]
.sym 18333 instr[17]
.sym 18335 reg_file[9][0]
.sym 18336 instr[17]
.sym 18337 reg_file[13][0]
.sym 18338 instr[15]
.sym 18341 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18347 instr[20]
.sym 18348 reg_file[9][0]
.sym 18349 instr[22]
.sym 18350 reg_file[13][0]
.sym 18353 instr[15]
.sym 18354 instr[17]
.sym 18355 reg_file[20][0]
.sym 18356 reg_file[16][0]
.sym 18362 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18365 instr[20]
.sym 18366 reg_file[21][0]
.sym 18367 instr[22]
.sym 18368 reg_file[17][0]
.sym 18371 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18377 instr[20]
.sym 18378 reg_file[2][0]
.sym 18379 instr[22]
.sym 18380 reg_file[6][0]
.sym 18381 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 18382 i_clk$SB_IO_IN_$glb_clk
.sym 18384 $abc$36303$new_n2026_
.sym 18385 instr[22]
.sym 18386 $abc$36303$new_n3007_
.sym 18387 instr[20]
.sym 18388 $abc$36303$new_n2033_
.sym 18389 $abc$36303$new_n2035_
.sym 18390 $abc$36303$new_n2034_
.sym 18391 instr[17]
.sym 18392 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 18395 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 18397 i_wb_stall$SB_IO_IN
.sym 18399 $abc$36303$auto$maccmap.cc:111:fulladd$8959[21]
.sym 18401 reg_file[7][0]
.sym 18403 pc[18]
.sym 18406 reg_file[22][0]
.sym 18408 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 18409 reg_file[20][0]
.sym 18410 pc[22]
.sym 18411 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 18412 reg_file[18][0]
.sym 18413 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 18414 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 18415 reg_file[18][22]
.sym 18416 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 18417 $abc$36303$new_n2026_
.sym 18418 reg_file[11][16]
.sym 18419 instr[22]
.sym 18425 $abc$36303$new_n2038_
.sym 18426 $abc$36303$new_n3839_
.sym 18427 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 18428 instr[21]
.sym 18429 reg_file[16][0]
.sym 18430 $abc$36303$new_n2037_
.sym 18433 reg_file[20][0]
.sym 18434 instr[24]
.sym 18438 $abc$36303$new_n3838_
.sym 18439 reg_file[19][22]
.sym 18441 instr[15]
.sym 18442 instr[22]
.sym 18443 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18445 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18448 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18450 instr[22]
.sym 18451 reg_file[23][22]
.sym 18452 instr[20]
.sym 18456 instr[17]
.sym 18458 instr[20]
.sym 18459 reg_file[20][0]
.sym 18460 reg_file[16][0]
.sym 18461 instr[22]
.sym 18464 reg_file[19][22]
.sym 18465 instr[20]
.sym 18466 reg_file[23][22]
.sym 18467 instr[22]
.sym 18470 instr[24]
.sym 18471 $abc$36303$new_n2037_
.sym 18472 $abc$36303$new_n2038_
.sym 18473 instr[21]
.sym 18476 reg_file[23][22]
.sym 18477 instr[17]
.sym 18478 reg_file[19][22]
.sym 18479 instr[15]
.sym 18482 instr[24]
.sym 18483 $abc$36303$new_n3839_
.sym 18484 $abc$36303$new_n3838_
.sym 18485 instr[21]
.sym 18489 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18494 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18502 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 18504 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 18505 i_clk$SB_IO_IN_$glb_clk
.sym 18507 $abc$36303$new_n3829_
.sym 18508 $abc$36303$new_n2359_
.sym 18509 $abc$36303$new_n3836_
.sym 18510 reg_file[11][16]
.sym 18511 $abc$36303$auto$maccmap.cc:112:fulladd$8960[22]
.sym 18512 $abc$36303$new_n2363_
.sym 18513 reg_file[11][22]
.sym 18514 $abc$36303$new_n5258_
.sym 18515 alu_i_a[15]
.sym 18517 instr[23]
.sym 18519 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 18522 instr[20]
.sym 18523 i_wb_data[22]$SB_IO_IN
.sym 18524 instr[17]
.sym 18525 reg_file[22][0]
.sym 18526 instr[21]
.sym 18528 instr[22]
.sym 18529 reg_file[10][22]
.sym 18531 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 18533 instr[20]
.sym 18534 $abc$36303$new_n2364_
.sym 18536 reg_file[23][20]
.sym 18537 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 18538 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 18539 $abc$36303$new_n2353_
.sym 18540 branch_instr_offset[10]
.sym 18541 instr[17]
.sym 18542 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 18549 instr[22]
.sym 18550 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 18551 $abc$36303$new_n5004_
.sym 18552 instr[19]
.sym 18553 reg_file[0][22]
.sym 18555 instr[17]
.sym 18558 instr[24]
.sym 18559 instr[20]
.sym 18560 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18561 instr[21]
.sym 18562 instr[16]
.sym 18563 $abc$36303$new_n3833_
.sym 18566 instr[15]
.sym 18567 instr[20]
.sym 18568 reg_file[4][22]
.sym 18569 reg_file[22][22]
.sym 18572 $abc$36303$new_n2362_
.sym 18573 $abc$36303$new_n2361_
.sym 18575 reg_file[18][22]
.sym 18577 reg_file[1][22]
.sym 18578 $abc$36303$new_n3832_
.sym 18579 reg_file[5][22]
.sym 18581 instr[15]
.sym 18582 reg_file[0][22]
.sym 18583 reg_file[4][22]
.sym 18584 instr[17]
.sym 18587 $abc$36303$new_n2362_
.sym 18588 instr[19]
.sym 18589 instr[16]
.sym 18590 $abc$36303$new_n2361_
.sym 18593 $abc$36303$new_n3833_
.sym 18594 $abc$36303$new_n3832_
.sym 18595 instr[21]
.sym 18596 instr[24]
.sym 18599 $abc$36303$new_n5004_
.sym 18600 instr[15]
.sym 18601 reg_file[22][22]
.sym 18602 reg_file[18][22]
.sym 18608 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18611 instr[22]
.sym 18612 reg_file[18][22]
.sym 18613 reg_file[22][22]
.sym 18614 instr[20]
.sym 18617 reg_file[5][22]
.sym 18618 instr[22]
.sym 18619 reg_file[1][22]
.sym 18620 instr[20]
.sym 18623 reg_file[0][22]
.sym 18624 instr[20]
.sym 18625 instr[22]
.sym 18626 reg_file[4][22]
.sym 18627 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 18628 i_clk$SB_IO_IN_$glb_clk
.sym 18630 reg_file[20][0]
.sym 18631 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 18632 $abc$36303$new_n5259_
.sym 18633 $abc$36303$new_n3835_
.sym 18634 $abc$36303$new_n3828_
.sym 18635 reg_file[20][22]
.sym 18636 reg_file[20][20]
.sym 18637 $abc$36303$new_n3834_
.sym 18638 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 18641 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 18643 reg_file[17][22]
.sym 18646 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 18647 reg_file[7][22]
.sym 18649 reg_file[0][22]
.sym 18651 reg_file[21][22]
.sym 18652 instr[24]
.sym 18653 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 18654 instr[15]
.sym 18655 reg_file[22][22]
.sym 18656 i_wb_data[22]$SB_IO_IN
.sym 18657 instr[22]
.sym 18658 instr[15]
.sym 18660 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18661 instr[20]
.sym 18662 $abc$36303$new_n2356_
.sym 18663 instr[22]
.sym 18664 instr[19]
.sym 18665 instr[23]
.sym 18671 $abc$36303$new_n3837_
.sym 18672 reg_file[15][22]
.sym 18673 $abc$36303$new_n2356_
.sym 18675 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18677 $abc$36303$new_n2350_
.sym 18678 $abc$36303$new_n2347_
.sym 18680 reg_file[15][22]
.sym 18681 $abc$36303$new_n3831_
.sym 18682 $abc$36303$new_n5005_
.sym 18683 instr[19]
.sym 18684 instr[15]
.sym 18685 reg_file[11][22]
.sym 18686 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18689 instr[22]
.sym 18691 $abc$36303$new_n3828_
.sym 18693 instr[20]
.sym 18694 $abc$36303$new_n3834_
.sym 18695 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 18696 instr[16]
.sym 18697 $abc$36303$new_n5259_
.sym 18698 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 18699 $abc$36303$new_n2353_
.sym 18701 instr[17]
.sym 18707 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 18710 $abc$36303$new_n2347_
.sym 18711 $abc$36303$new_n2356_
.sym 18712 $abc$36303$new_n2353_
.sym 18713 $abc$36303$new_n2350_
.sym 18716 $abc$36303$new_n3837_
.sym 18717 $abc$36303$new_n3831_
.sym 18718 $abc$36303$new_n3828_
.sym 18719 $abc$36303$new_n3834_
.sym 18722 instr[19]
.sym 18723 $abc$36303$new_n5005_
.sym 18724 $abc$36303$new_n5259_
.sym 18725 instr[16]
.sym 18730 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18737 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18740 reg_file[15][22]
.sym 18741 reg_file[11][22]
.sym 18742 instr[15]
.sym 18743 instr[17]
.sym 18746 reg_file[15][22]
.sym 18747 instr[20]
.sym 18748 reg_file[11][22]
.sym 18749 instr[22]
.sym 18750 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 18751 i_clk$SB_IO_IN_$glb_clk
.sym 18753 $abc$36303$new_n3830_
.sym 18754 $abc$36303$new_n2364_
.sym 18757 reg_file[29][22]
.sym 18758 reg_file[29][16]
.sym 18759 $abc$36303$new_n3854_
.sym 18762 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 18764 instr[18]
.sym 18765 $abc$36303$new_n2013_
.sym 18766 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 18767 reg_file[24][22]
.sym 18768 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 18769 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 18773 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 18774 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 18776 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 18779 instr[17]
.sym 18780 instr[16]
.sym 18781 instr[15]
.sym 18783 instr[20]
.sym 18784 instr[17]
.sym 18785 reg_file[20][20]
.sym 18787 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 18788 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 18794 instr[20]
.sym 18796 instr[16]
.sym 18797 instr[16]
.sym 18798 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18799 $abc$36303$new_n3840_
.sym 18800 $abc$36303$new_n2355_
.sym 18804 $abc$36303$new_n3827_
.sym 18805 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 18806 instr[22]
.sym 18807 reg_file[10][22]
.sym 18808 $abc$36303$new_n3847_
.sym 18809 $abc$36303$new_n3851_
.sym 18810 instr[21]
.sym 18812 instr[23]
.sym 18813 instr[17]
.sym 18814 instr[15]
.sym 18817 reg_file[14][22]
.sym 18818 $abc$36303$new_n3850_
.sym 18820 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18823 $abc$36303$new_n3846_
.sym 18825 $abc$36303$new_n2354_
.sym 18827 instr[20]
.sym 18828 reg_file[14][22]
.sym 18829 reg_file[10][22]
.sym 18830 instr[22]
.sym 18836 instr[16]
.sym 18839 $abc$36303$new_n3846_
.sym 18840 $abc$36303$new_n3827_
.sym 18841 instr[23]
.sym 18842 $abc$36303$new_n3840_
.sym 18845 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 18851 $abc$36303$new_n2355_
.sym 18853 $abc$36303$new_n2354_
.sym 18854 instr[16]
.sym 18857 $abc$36303$new_n3847_
.sym 18858 $abc$36303$new_n3851_
.sym 18859 $abc$36303$new_n3850_
.sym 18860 instr[21]
.sym 18863 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18869 reg_file[14][22]
.sym 18870 reg_file[10][22]
.sym 18871 instr[17]
.sym 18872 instr[15]
.sym 18873 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 18874 i_clk$SB_IO_IN_$glb_clk
.sym 18876 reg_file[16][20]
.sym 18877 $abc$36303$new_n2310_
.sym 18879 $abc$36303$new_n2301_
.sym 18880 $abc$36303$new_n3848_
.sym 18881 $abc$36303$new_n3760_
.sym 18882 $abc$36303$new_n3765_
.sym 18883 $abc$36303$new_n2357_
.sym 18885 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 18890 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 18891 o_wb_data[22]$SB_IO_OUT
.sym 18893 pc[26]
.sym 18894 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18895 $abc$36303$new_n3840_
.sym 18896 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 18898 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 18899 i_wb_data[17]$SB_IO_IN
.sym 18900 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 18902 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 18903 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 18904 instr[22]
.sym 18905 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 18907 instr[22]
.sym 18908 reg_file[26][31]
.sym 18910 reg_file[26][23]
.sym 18911 $abc$36303$new_n2310_
.sym 18918 instr[21]
.sym 18919 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 18920 instr[17]
.sym 18921 instr[24]
.sym 18922 $abc$36303$new_n3849_
.sym 18925 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18926 instr[15]
.sym 18928 $abc$36303$new_n2358_
.sym 18930 reg_file[8][22]
.sym 18931 instr[20]
.sym 18933 instr[22]
.sym 18934 reg_file[12][22]
.sym 18935 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 18936 instr[19]
.sym 18937 $abc$36303$new_n3848_
.sym 18940 instr[16]
.sym 18943 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 18945 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 18948 $abc$36303$new_n2357_
.sym 18951 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 18956 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 18962 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 18968 reg_file[12][22]
.sym 18969 reg_file[8][22]
.sym 18970 instr[17]
.sym 18971 instr[15]
.sym 18974 $abc$36303$new_n2358_
.sym 18975 instr[16]
.sym 18976 $abc$36303$new_n2357_
.sym 18977 instr[19]
.sym 18980 reg_file[12][22]
.sym 18981 instr[22]
.sym 18982 instr[20]
.sym 18983 reg_file[8][22]
.sym 18986 $abc$36303$new_n3848_
.sym 18987 instr[21]
.sym 18988 instr[24]
.sym 18989 $abc$36303$new_n3849_
.sym 18994 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 18996 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 18997 i_clk$SB_IO_IN_$glb_clk
.sym 18999 $abc$36303$new_n2315_
.sym 19000 $abc$36303$new_n3758_
.sym 19001 reg_file[26][31]
.sym 19002 reg_file[26][23]
.sym 19003 reg_file[26][16]
.sym 19004 $abc$36303$new_n3754_
.sym 19005 $abc$36303$new_n3764_
.sym 19006 $abc$36303$new_n2314_
.sym 19007 i_wb_stall$SB_IO_IN
.sym 19008 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 19011 reg_file[12][31]
.sym 19014 reg_file[8][20]
.sym 19017 instr[21]
.sym 19018 reg_file[8][22]
.sym 19020 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 19023 reg_file[28][20]
.sym 19024 instr[16]
.sym 19025 instr[20]
.sym 19026 instr[17]
.sym 19027 reg_file[11][31]
.sym 19028 reg_file[23][20]
.sym 19029 instr[17]
.sym 19030 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 19031 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19032 reg_file[21][16]
.sym 19033 instr[17]
.sym 19034 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 19040 reg_file[1][20]
.sym 19041 $abc$36303$new_n3763_
.sym 19042 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 19043 instr[23]
.sym 19044 reg_file[25][20]
.sym 19045 reg_file[4][20]
.sym 19047 reg_file[5][20]
.sym 19048 $abc$36303$new_n3757_
.sym 19049 reg_file[0][20]
.sym 19050 reg_file[1][20]
.sym 19051 instr[17]
.sym 19052 reg_file[25][20]
.sym 19053 instr[15]
.sym 19055 instr[20]
.sym 19058 $abc$36303$new_n3762_
.sym 19059 reg_file[29][20]
.sym 19064 instr[22]
.sym 19066 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19067 instr[22]
.sym 19069 $abc$36303$new_n3756_
.sym 19073 instr[15]
.sym 19074 reg_file[25][20]
.sym 19075 instr[17]
.sym 19076 reg_file[29][20]
.sym 19079 reg_file[4][20]
.sym 19080 instr[22]
.sym 19082 reg_file[0][20]
.sym 19085 instr[22]
.sym 19087 reg_file[1][20]
.sym 19088 reg_file[5][20]
.sym 19091 instr[23]
.sym 19092 $abc$36303$new_n3762_
.sym 19093 $abc$36303$new_n3763_
.sym 19094 instr[20]
.sym 19097 instr[17]
.sym 19098 reg_file[5][20]
.sym 19099 instr[15]
.sym 19100 reg_file[1][20]
.sym 19103 reg_file[29][20]
.sym 19104 reg_file[25][20]
.sym 19105 instr[22]
.sym 19106 instr[20]
.sym 19110 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19115 $abc$36303$new_n3757_
.sym 19117 instr[23]
.sym 19118 $abc$36303$new_n3756_
.sym 19119 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 19120 i_clk$SB_IO_IN_$glb_clk
.sym 19122 reg_file[11][31]
.sym 19123 reg_file[11][20]
.sym 19124 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19125 $abc$36303$new_n2308_
.sym 19126 $abc$36303$new_n2309_
.sym 19127 reg_file[11][23]
.sym 19128 $abc$36303$new_n3759_
.sym 19129 reg_file[9][31]
.sym 19132 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19136 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 19137 instr[23]
.sym 19140 reg_file[0][20]
.sym 19141 instr[23]
.sym 19143 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19145 reg_file[0][20]
.sym 19146 reg_file[26][31]
.sym 19147 instr[19]
.sym 19148 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19149 instr[23]
.sym 19150 instr[20]
.sym 19151 reg_file[8][31]
.sym 19152 $abc$36303$new_n4267_
.sym 19153 instr[19]
.sym 19154 instr[15]
.sym 19155 instr[15]
.sym 19156 $abc$36303$new_n4827_
.sym 19157 instr[22]
.sym 19168 $abc$36303$new_n4998_
.sym 19170 instr[15]
.sym 19171 reg_file[28][20]
.sym 19173 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19174 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19176 instr[22]
.sym 19181 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 19183 reg_file[28][20]
.sym 19184 reg_file[24][20]
.sym 19185 instr[20]
.sym 19190 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 19192 reg_file[24][20]
.sym 19196 instr[22]
.sym 19197 reg_file[28][20]
.sym 19198 instr[20]
.sym 19199 reg_file[24][20]
.sym 19202 instr[15]
.sym 19203 reg_file[24][20]
.sym 19204 $abc$36303$new_n4998_
.sym 19205 reg_file[28][20]
.sym 19208 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 19222 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19240 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19242 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 19243 i_clk$SB_IO_IN_$glb_clk
.sym 19245 $abc$36303$new_n4979_
.sym 19246 $abc$36303$new_n4267_
.sym 19247 $abc$36303$new_n4996_
.sym 19248 instr[16]
.sym 19249 reg_file[24][31]
.sym 19250 reg_file[24][20]
.sym 19251 reg_file[24][23]
.sym 19252 $abc$36303$new_n4978_
.sym 19254 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 19259 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19261 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 19262 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 19266 reg_file[17][20]
.sym 19267 reg_file[25][20]
.sym 19268 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19269 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19271 instr[17]
.sym 19272 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 19273 instr[16]
.sym 19274 reg_file[24][23]
.sym 19276 instr[17]
.sym 19279 instr[17]
.sym 19280 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 19286 reg_file[11][31]
.sym 19287 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19290 reg_file[13][31]
.sym 19291 reg_file[12][31]
.sym 19292 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19293 reg_file[9][31]
.sym 19296 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19297 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 19301 instr[17]
.sym 19307 reg_file[15][31]
.sym 19310 instr[20]
.sym 19311 reg_file[8][31]
.sym 19314 instr[15]
.sym 19317 instr[22]
.sym 19321 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19325 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19331 instr[22]
.sym 19332 instr[20]
.sym 19333 reg_file[13][31]
.sym 19334 reg_file[9][31]
.sym 19337 instr[15]
.sym 19338 reg_file[11][31]
.sym 19339 reg_file[15][31]
.sym 19340 instr[17]
.sym 19343 reg_file[13][31]
.sym 19344 instr[15]
.sym 19345 instr[17]
.sym 19346 reg_file[9][31]
.sym 19349 instr[15]
.sym 19350 reg_file[8][31]
.sym 19351 reg_file[12][31]
.sym 19352 instr[17]
.sym 19356 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19361 instr[20]
.sym 19362 instr[22]
.sym 19363 reg_file[12][31]
.sym 19364 reg_file[8][31]
.sym 19365 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 19366 i_clk$SB_IO_IN_$glb_clk
.sym 19368 $abc$36303$new_n4268_
.sym 19369 reg_file[18][20]
.sym 19370 $abc$36303$new_n4266_
.sym 19371 reg_file[18][23]
.sym 19372 reg_file[18][29]
.sym 19373 $abc$36303$new_n4975_
.sym 19374 $abc$36303$new_n4976_
.sym 19375 reg_file[18][25]
.sym 19376 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 19377 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 19381 instr[16]
.sym 19382 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 19384 reg_file[29][31]
.sym 19389 instr[18]
.sym 19392 instr[22]
.sym 19393 reg_file[18][29]
.sym 19394 instr[20]
.sym 19395 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 19396 reg_file[27][20]
.sym 19397 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 19398 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 19399 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 19400 reg_file[26][31]
.sym 19402 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19403 reg_file[0][31]
.sym 19409 $abc$36303$new_n2135_
.sym 19411 instr[20]
.sym 19412 $abc$36303$new_n2136_
.sym 19413 $abc$36303$new_n2133_
.sym 19414 $abc$36303$new_n2131_
.sym 19415 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 19417 reg_file[31][31]
.sym 19418 instr[22]
.sym 19419 reg_file[27][31]
.sym 19420 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 19421 $abc$36303$new_n5240_
.sym 19422 $abc$36303$new_n2134_
.sym 19423 instr[19]
.sym 19425 instr[15]
.sym 19426 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19427 $abc$36303$new_n2132_
.sym 19428 $abc$36303$new_n4827_
.sym 19429 instr[18]
.sym 19431 instr[17]
.sym 19433 instr[16]
.sym 19434 $abc$36303$new_n2137_
.sym 19436 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19439 $abc$36303$new_n4976_
.sym 19440 $abc$36303$new_n5241_
.sym 19443 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19448 $abc$36303$new_n5240_
.sym 19449 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 19450 $abc$36303$new_n4827_
.sym 19451 $abc$36303$new_n5241_
.sym 19454 $abc$36303$new_n2133_
.sym 19455 instr[19]
.sym 19456 $abc$36303$new_n2134_
.sym 19457 instr[16]
.sym 19461 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19466 instr[20]
.sym 19467 reg_file[27][31]
.sym 19468 instr[22]
.sym 19469 reg_file[31][31]
.sym 19472 instr[16]
.sym 19473 $abc$36303$new_n2135_
.sym 19474 $abc$36303$new_n2136_
.sym 19475 $abc$36303$new_n2132_
.sym 19478 instr[15]
.sym 19479 reg_file[27][31]
.sym 19480 instr[17]
.sym 19481 reg_file[31][31]
.sym 19484 $abc$36303$new_n4976_
.sym 19485 instr[18]
.sym 19486 $abc$36303$new_n2131_
.sym 19487 $abc$36303$new_n2137_
.sym 19488 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 19489 i_clk$SB_IO_IN_$glb_clk
.sym 19491 reg_file[7][20]
.sym 19492 $abc$36303$new_n4995_
.sym 19493 $abc$36303$new_n3753_
.sym 19494 $abc$36303$new_n4271_
.sym 19495 reg_file[7][29]
.sym 19496 $abc$36303$new_n4994_
.sym 19497 reg_file[7][31]
.sym 19498 $abc$36303$new_n3752_
.sym 19499 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 19500 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 19501 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 19503 reg_file[29][31]
.sym 19505 instr[21]
.sym 19508 reg_file[18][25]
.sym 19511 reg_file[10][20]
.sym 19516 instr[16]
.sym 19517 instr[16]
.sym 19518 instr[17]
.sym 19519 reg_file[18][29]
.sym 19520 $abc$36303$new_n2137_
.sym 19521 instr[17]
.sym 19523 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19524 reg_file[7][20]
.sym 19525 reg_file[14][29]
.sym 19526 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 19532 instr[21]
.sym 19533 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19534 instr[23]
.sym 19535 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19536 $abc$36303$new_n4270_
.sym 19537 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 19539 instr[24]
.sym 19541 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19542 $abc$36303$new_n5319_
.sym 19544 $abc$36303$new_n4322_
.sym 19546 $abc$36303$new_n4318_
.sym 19551 $abc$36303$new_n4271_
.sym 19552 $abc$36303$new_n4265_
.sym 19554 $abc$36303$procmux$1665_Y[2]_new_
.sym 19557 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 19558 $abc$36303$new_n5322_
.sym 19559 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 19561 i_reset$SB_IO_IN
.sym 19565 instr[21]
.sym 19566 $abc$36303$new_n4271_
.sym 19567 $abc$36303$new_n4270_
.sym 19568 instr[24]
.sym 19574 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19578 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 19585 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19591 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 19592 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 19601 $abc$36303$procmux$1665_Y[2]_new_
.sym 19602 $abc$36303$new_n4318_
.sym 19603 i_reset$SB_IO_IN
.sym 19604 $abc$36303$new_n4322_
.sym 19607 $abc$36303$new_n5319_
.sym 19608 instr[23]
.sym 19609 $abc$36303$new_n5322_
.sym 19610 $abc$36303$new_n4265_
.sym 19611 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 19612 i_clk$SB_IO_IN_$glb_clk
.sym 19614 $abc$36303$new_n5320_
.sym 19615 $abc$36303$new_n2144_
.sym 19616 $abc$36303$new_n5322_
.sym 19617 $abc$36303$new_n2146_
.sym 19618 reg_file[26][25]
.sym 19619 reg_file[26][20]
.sym 19620 reg_file[26][29]
.sym 19621 $abc$36303$new_n2148_
.sym 19622 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 19626 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 19627 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19629 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 19630 instr[23]
.sym 19635 instr[24]
.sym 19637 reg_file[14][25]
.sym 19638 instr[20]
.sym 19639 reg_file[21][29]
.sym 19640 instr[22]
.sym 19641 reg_file[8][25]
.sym 19642 instr[15]
.sym 19643 reg_file[5][29]
.sym 19644 reg_file[15][29]
.sym 19645 instr[23]
.sym 19646 instr[19]
.sym 19647 i_reset$SB_IO_IN
.sym 19648 instr[15]
.sym 19649 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 19660 $abc$36303$new_n2141_
.sym 19661 $abc$36303$new_n2138_
.sym 19662 instr[15]
.sym 19664 $abc$36303$new_n2147_
.sym 19665 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19666 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 19668 reg_file[5][31]
.sym 19669 instr[19]
.sym 19672 $abc$36303$new_n2144_
.sym 19674 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 19675 $abc$36303$new_n2149_
.sym 19676 instr[16]
.sym 19677 reg_file[1][31]
.sym 19678 instr[17]
.sym 19679 $abc$36303$new_n5320_
.sym 19681 instr[21]
.sym 19683 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19684 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 19686 $abc$36303$new_n2148_
.sym 19688 $abc$36303$new_n2147_
.sym 19689 $abc$36303$new_n2141_
.sym 19690 $abc$36303$new_n2138_
.sym 19691 $abc$36303$new_n2144_
.sym 19694 instr[19]
.sym 19695 $abc$36303$new_n2148_
.sym 19696 instr[16]
.sym 19697 $abc$36303$new_n2149_
.sym 19703 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 19709 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 19712 reg_file[1][31]
.sym 19713 instr[17]
.sym 19714 reg_file[5][31]
.sym 19715 instr[15]
.sym 19718 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 19724 reg_file[5][31]
.sym 19725 instr[21]
.sym 19726 reg_file[1][31]
.sym 19727 $abc$36303$new_n5320_
.sym 19732 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19734 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 19735 i_clk$SB_IO_IN_$glb_clk
.sym 19737 $abc$36303$new_n2091_
.sym 19738 $abc$36303$new_n4098_
.sym 19739 $abc$36303$new_n2089_
.sym 19740 reg_file[3][29]
.sym 19741 $abc$36303$new_n4103_
.sym 19742 reg_file[3][31]
.sym 19743 $abc$36303$new_n4102_
.sym 19744 $abc$36303$new_n2090_
.sym 19746 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 19749 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 19750 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 19755 reg_file[4][31]
.sym 19756 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 19760 instr[15]
.sym 19763 reg_file[10][25]
.sym 19764 reg_file[23][29]
.sym 19765 reg_file[20][25]
.sym 19768 instr[16]
.sym 19772 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 19778 $abc$36303$new_n4086_
.sym 19780 reg_file[14][29]
.sym 19783 reg_file[30][29]
.sym 19784 reg_file[26][29]
.sym 19785 instr[21]
.sym 19787 $abc$36303$new_n4081_
.sym 19789 $abc$36303$new_n4964_
.sym 19790 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 19792 reg_file[26][29]
.sym 19793 instr[17]
.sym 19795 $abc$36303$new_n4080_
.sym 19796 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 19797 reg_file[14][29]
.sym 19798 instr[20]
.sym 19800 instr[22]
.sym 19802 instr[15]
.sym 19804 reg_file[10][29]
.sym 19806 $abc$36303$new_n4087_
.sym 19807 instr[24]
.sym 19808 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 19811 $abc$36303$new_n4964_
.sym 19812 reg_file[30][29]
.sym 19813 reg_file[26][29]
.sym 19814 instr[15]
.sym 19817 reg_file[10][29]
.sym 19818 instr[22]
.sym 19819 reg_file[14][29]
.sym 19820 instr[20]
.sym 19824 instr[21]
.sym 19825 $abc$36303$new_n4081_
.sym 19826 $abc$36303$new_n4080_
.sym 19829 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 19835 instr[22]
.sym 19836 reg_file[26][29]
.sym 19837 instr[20]
.sym 19838 reg_file[30][29]
.sym 19841 instr[15]
.sym 19842 instr[17]
.sym 19843 reg_file[10][29]
.sym 19844 reg_file[14][29]
.sym 19847 $abc$36303$new_n4086_
.sym 19848 instr[21]
.sym 19849 instr[24]
.sym 19850 $abc$36303$new_n4087_
.sym 19853 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 19857 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 19858 i_clk$SB_IO_IN_$glb_clk
.sym 19860 $abc$36303$new_n4099_
.sym 19861 $abc$36303$new_n4101_
.sym 19862 reg_file[10][29]
.sym 19863 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 19864 $abc$36303$new_n2094_
.sym 19865 $abc$36303$new_n4100_
.sym 19866 $abc$36303$new_n2093_
.sym 19867 reg_file[10][25]
.sym 19868 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 19873 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 19881 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 19884 $abc$36303$new_n2089_
.sym 19885 reg_file[18][29]
.sym 19886 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 19887 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 19889 instr[22]
.sym 19890 reg_file[20][29]
.sym 19891 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 19892 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 19893 instr[15]
.sym 19894 instr[20]
.sym 19895 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 19901 $abc$36303$new_n4965_
.sym 19902 $abc$36303$new_n4088_
.sym 19903 $abc$36303$new_n4079_
.sym 19904 instr[20]
.sym 19905 instr[22]
.sym 19906 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 19907 $abc$36303$new_n4085_
.sym 19908 $abc$36303$new_n4969_
.sym 19910 instr[17]
.sym 19911 $abc$36303$new_n2082_
.sym 19912 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 19913 $abc$36303$new_n4082_
.sym 19914 $abc$36303$new_n2080_
.sym 19915 $abc$36303$new_n2077_
.sym 19916 reg_file[15][29]
.sym 19918 instr[19]
.sym 19919 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19920 instr[15]
.sym 19923 $abc$36303$new_n4966_
.sym 19924 $abc$36303$new_n2081_
.sym 19927 reg_file[11][29]
.sym 19928 instr[16]
.sym 19929 instr[18]
.sym 19930 $abc$36303$new_n2076_
.sym 19937 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 19940 instr[20]
.sym 19941 reg_file[15][29]
.sym 19942 reg_file[11][29]
.sym 19943 instr[22]
.sym 19946 $abc$36303$new_n4079_
.sym 19947 $abc$36303$new_n4088_
.sym 19948 $abc$36303$new_n4085_
.sym 19949 $abc$36303$new_n4082_
.sym 19955 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 19958 $abc$36303$new_n2076_
.sym 19959 instr[18]
.sym 19960 $abc$36303$new_n4966_
.sym 19961 $abc$36303$new_n2082_
.sym 19964 $abc$36303$new_n2077_
.sym 19965 instr[16]
.sym 19966 $abc$36303$new_n2081_
.sym 19967 $abc$36303$new_n2080_
.sym 19970 instr[16]
.sym 19971 $abc$36303$new_n4969_
.sym 19972 $abc$36303$new_n4965_
.sym 19973 instr[19]
.sym 19976 instr[15]
.sym 19977 instr[17]
.sym 19978 reg_file[11][29]
.sym 19979 reg_file[15][29]
.sym 19980 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 19981 i_clk$SB_IO_IN_$glb_clk
.sym 19983 reg_file[22][29]
.sym 19984 $abc$36303$new_n5314_
.sym 19985 $abc$36303$new_n5316_
.sym 19986 $abc$36303$new_n2092_
.sym 19987 $abc$36303$new_n5199_
.sym 19988 $abc$36303$new_n5315_
.sym 19989 $abc$36303$new_n2087_
.sym 19990 reg_file[22][25]
.sym 19992 instr[23]
.sym 19998 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 19999 reg_file[4][29]
.sym 20000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 20007 reg_file[18][29]
.sym 20009 instr[17]
.sym 20010 instr[17]
.sym 20012 reg_file[16][29]
.sym 20013 reg_file[11][29]
.sym 20014 reg_file[0][29]
.sym 20017 reg_file[16][29]
.sym 20024 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 20025 instr[21]
.sym 20027 reg_file[20][29]
.sym 20028 reg_file[16][29]
.sym 20029 instr[19]
.sym 20030 reg_file[24][29]
.sym 20033 $abc$36303$new_n2086_
.sym 20034 instr[17]
.sym 20037 $abc$36303$new_n2088_
.sym 20038 instr[16]
.sym 20040 $abc$36303$new_n4083_
.sym 20041 $abc$36303$new_n4968_
.sym 20043 $abc$36303$new_n2092_
.sym 20044 $abc$36303$new_n2089_
.sym 20045 $abc$36303$new_n4084_
.sym 20046 $abc$36303$new_n2087_
.sym 20048 reg_file[28][29]
.sym 20049 instr[22]
.sym 20051 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 20052 $abc$36303$new_n2083_
.sym 20053 instr[15]
.sym 20054 instr[20]
.sym 20057 reg_file[24][29]
.sym 20058 reg_file[28][29]
.sym 20059 instr[22]
.sym 20060 instr[20]
.sym 20063 instr[16]
.sym 20064 $abc$36303$new_n2087_
.sym 20065 instr[19]
.sym 20066 $abc$36303$new_n2088_
.sym 20069 $abc$36303$new_n2086_
.sym 20070 $abc$36303$new_n2083_
.sym 20071 $abc$36303$new_n2089_
.sym 20072 $abc$36303$new_n2092_
.sym 20075 instr[16]
.sym 20081 $abc$36303$new_n4083_
.sym 20082 instr[21]
.sym 20084 $abc$36303$new_n4084_
.sym 20087 reg_file[20][29]
.sym 20088 reg_file[16][29]
.sym 20089 instr[17]
.sym 20090 instr[15]
.sym 20095 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 20099 reg_file[28][29]
.sym 20100 instr[15]
.sym 20101 $abc$36303$new_n4968_
.sym 20102 reg_file[24][29]
.sym 20103 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 20104 i_clk$SB_IO_IN_$glb_clk
.sym 20106 reg_file[17][29]
.sym 20107 $abc$36303$new_n4968_
.sym 20108 $abc$36303$new_n2084_
.sym 20109 $abc$36303$new_n2085_
.sym 20110 $abc$36303$new_n2083_
.sym 20111 $abc$36303$new_n4084_
.sym 20112 $abc$36303$new_n5198_
.sym 20113 reg_file[17][25]
.sym 20114 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 20119 instr[21]
.sym 20121 reg_file[12][29]
.sym 20123 reg_file[22][25]
.sym 20125 instr[24]
.sym 20126 instr[21]
.sym 20132 reg_file[21][29]
.sym 20134 instr[19]
.sym 20165 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 20176 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 20201 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 20226 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 20227 i_clk$SB_IO_IN_$glb_clk
.sym 20234 reg_file[29][29]
.sym 20237 instr[18]
.sym 20247 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 20264 reg_file[23][29]
.sym 20294 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 20321 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 20349 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 20350 i_clk$SB_IO_IN_$glb_clk
.sym 20364 reg_file[14][27]
.sym 20452 reg_file[10][7]
.sym 20462 instr[22]
.sym 20466 instr[20]
.sym 20469 $abc$36303$new_n5266_
.sym 20473 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 20474 pc[23]
.sym 20475 instr[17]
.sym 20476 instr[16]
.sym 20478 i_wb_data[0]$SB_IO_IN
.sym 20482 i_wb_data[1]$SB_IO_IN
.sym 20483 reg_file[9][2]
.sym 20509 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 20512 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 20520 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 20535 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 20551 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 20573 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 20574 i_clk$SB_IO_IN_$glb_clk
.sym 20576 i_wb_data[2]$SB_IO_IN
.sym 20578 i_wb_data[6]$SB_IO_IN
.sym 20580 reg_file[24][15]
.sym 20582 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 20583 reg_file[5][7]
.sym 20587 reg_file[24][7]
.sym 20612 i_wb_data[2]$SB_IO_IN
.sym 20621 i_wb_data[2]$SB_IO_IN
.sym 20625 i_wb_data[6]$SB_IO_IN
.sym 20632 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 20635 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 20636 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 20640 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 20641 reg_file[1][15]
.sym 20643 i_wb_data[6]$SB_IO_IN
.sym 20644 reg_file[24][15]
.sym 20646 reg_file[28][7]
.sym 20649 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 20657 reg_file[29][7]
.sym 20659 $abc$36303$new_n2563_
.sym 20665 $abc$36303$new_n2564_
.sym 20667 instr[15]
.sym 20668 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 20671 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 20674 instr[22]
.sym 20676 instr[20]
.sym 20677 reg_file[25][7]
.sym 20678 instr[17]
.sym 20685 instr[16]
.sym 20690 reg_file[25][7]
.sym 20691 instr[15]
.sym 20692 reg_file[29][7]
.sym 20693 instr[17]
.sym 20699 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 20708 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 20714 reg_file[25][7]
.sym 20715 instr[20]
.sym 20716 reg_file[29][7]
.sym 20717 instr[22]
.sym 20732 $abc$36303$new_n2564_
.sym 20734 instr[16]
.sym 20735 $abc$36303$new_n2563_
.sym 20736 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 20737 i_clk$SB_IO_IN_$glb_clk
.sym 20739 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 20740 reg_file[1][15]
.sym 20741 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 20742 $abc$36303$auto$maccmap.cc:112:fulladd$11644[2]
.sym 20744 reg_file[1][7]
.sym 20745 $abc$36303$new_n4797_
.sym 20749 $abc$36303$new_n4784_
.sym 20755 instr[15]
.sym 20757 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 20764 pc[1]
.sym 20765 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 20766 branch_instr_offset[1]
.sym 20768 branch_instr_offset[11]
.sym 20769 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 20772 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 20780 instr[15]
.sym 20782 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 20783 reg_file[5][7]
.sym 20784 $abc$36303$new_n3266_
.sym 20787 $abc$36303$new_n3263_
.sym 20788 $abc$36303$new_n3292_
.sym 20791 reg_file[5][7]
.sym 20793 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 20794 instr[21]
.sym 20795 reg_file[24][7]
.sym 20798 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 20802 $abc$36303$new_n3267_
.sym 20803 instr[15]
.sym 20804 instr[20]
.sym 20806 instr[17]
.sym 20809 reg_file[1][7]
.sym 20810 instr[22]
.sym 20811 reg_file[28][7]
.sym 20813 $abc$36303$new_n3266_
.sym 20814 $abc$36303$new_n3263_
.sym 20815 $abc$36303$new_n3267_
.sym 20816 instr[21]
.sym 20819 instr[17]
.sym 20820 instr[15]
.sym 20821 reg_file[5][7]
.sym 20822 reg_file[1][7]
.sym 20825 reg_file[28][7]
.sym 20826 instr[15]
.sym 20827 reg_file[24][7]
.sym 20828 instr[17]
.sym 20832 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 20833 $abc$36303$new_n3292_
.sym 20834 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 20837 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 20839 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 20840 $abc$36303$new_n3292_
.sym 20843 instr[22]
.sym 20844 reg_file[1][7]
.sym 20845 instr[20]
.sym 20846 reg_file[5][7]
.sym 20849 reg_file[28][7]
.sym 20850 instr[20]
.sym 20851 reg_file[24][7]
.sym 20852 instr[22]
.sym 20859 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 20860 i_clk$SB_IO_IN_$glb_clk
.sym 20862 reg_file[27][15]
.sym 20863 $abc$36303$auto$maccmap.cc:111:fulladd$11643[4]
.sym 20864 $abc$36303$auto$maccmap.cc:112:fulladd$11644[4]
.sym 20865 $abc$36303$auto$maccmap.cc:112:fulladd$11644[1]
.sym 20866 $abc$36303$new_n4461_
.sym 20867 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 20868 reg_file[27][2]
.sym 20869 reg_file[27][7]
.sym 20873 i_wb_data[0]$SB_IO_IN
.sym 20874 $abc$36303$new_n3292_
.sym 20875 branch_instr_offset[1]
.sym 20876 reg_file[31][15]
.sym 20877 instr[19]
.sym 20878 branch_instr_offset[3]
.sym 20880 $abc$36303$procmux$1178_Y[31]_new_
.sym 20881 branch_instr_offset[1]
.sym 20884 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 20886 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 20887 pc[16]
.sym 20888 $abc$36303$auto$maccmap.cc:112:fulladd$11644[2]
.sym 20889 $abc$36303$auto$maccmap.cc:245:synth$11647[11]
.sym 20891 $abc$36303$new_n3646_
.sym 20892 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 20893 $abc$36303$auto$maccmap.cc:245:synth$11647[13]
.sym 20896 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 20897 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 20903 $abc$36303$new_n5264_
.sym 20906 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 20907 $abc$36303$auto$ice40_ffinit.cc:141:execute$36209
.sym 20908 $abc$36303$new_n3286_
.sym 20909 instr[22]
.sym 20910 $abc$36303$new_n3285_
.sym 20911 instr[20]
.sym 20912 $abc$36303$new_n5033_
.sym 20916 instr[24]
.sym 20918 instr[21]
.sym 20919 instr[16]
.sym 20922 $abc$36303$new_n5034_
.sym 20923 instr[19]
.sym 20924 reg_file[6][7]
.sym 20925 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 20926 branch_instr_offset[1]
.sym 20927 $abc$36303$new_n5265_
.sym 20928 branch_instr_offset[11]
.sym 20929 instr[15]
.sym 20932 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 20933 reg_file[4][7]
.sym 20934 reg_file[0][7]
.sym 20936 $abc$36303$auto$ice40_ffinit.cc:141:execute$36209
.sym 20937 instr[15]
.sym 20938 $abc$36303$new_n5264_
.sym 20939 reg_file[6][7]
.sym 20942 $abc$36303$new_n3285_
.sym 20943 instr[24]
.sym 20944 $abc$36303$new_n3286_
.sym 20945 instr[21]
.sym 20948 instr[22]
.sym 20949 instr[20]
.sym 20950 $abc$36303$auto$ice40_ffinit.cc:141:execute$36209
.sym 20951 reg_file[6][7]
.sym 20954 reg_file[4][7]
.sym 20955 reg_file[0][7]
.sym 20956 instr[15]
.sym 20957 $abc$36303$new_n5033_
.sym 20960 branch_instr_offset[11]
.sym 20962 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 20963 branch_instr_offset[1]
.sym 20966 $abc$36303$new_n5265_
.sym 20967 instr[16]
.sym 20968 $abc$36303$new_n5034_
.sym 20969 instr[19]
.sym 20972 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 20978 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 20982 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 20983 i_clk$SB_IO_IN_$glb_clk
.sym 20986 $abc$36303$auto$maccmap.cc:245:synth$11647[3]
.sym 20987 $abc$36303$auto$maccmap.cc:245:synth$11647[4]
.sym 20988 $abc$36303$auto$maccmap.cc:245:synth$11647[5]
.sym 20989 $abc$36303$auto$maccmap.cc:245:synth$11647[6]
.sym 20990 $abc$36303$auto$maccmap.cc:245:synth$11647[7]
.sym 20991 $abc$36303$auto$maccmap.cc:245:synth$11647[8]
.sym 20992 $abc$36303$auto$maccmap.cc:245:synth$11647[9]
.sym 20993 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 20994 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 20995 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 20997 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21000 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21002 reg_file[27][7]
.sym 21003 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 21005 instr[21]
.sym 21007 $abc$36303$new_n4559_
.sym 21008 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 21012 branch_instr_offset[11]
.sym 21013 reg_file[18][7]
.sym 21015 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 21016 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 21017 reg_file[3][7]
.sym 21020 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 21028 $abc$36303$new_n3282_
.sym 21029 instr[21]
.sym 21030 reg_file[7][7]
.sym 21031 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 21032 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 21034 instr[15]
.sym 21035 instr[20]
.sym 21036 $abc$36303$new_n3682_
.sym 21037 $abc$36303$new_n3283_
.sym 21038 branch_instr_offset[11]
.sym 21039 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21040 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 21041 pc[1]
.sym 21042 i_wb_data[1]$SB_IO_IN
.sym 21043 reg_file[3][7]
.sym 21044 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 21045 reg_file[4][7]
.sym 21047 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21048 $abc$36303$new_n3683_
.sym 21051 $abc$36303$new_n3646_
.sym 21052 instr[22]
.sym 21053 reg_file[0][7]
.sym 21055 branch_instr_offset[1]
.sym 21056 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 21057 instr[17]
.sym 21059 instr[17]
.sym 21060 instr[15]
.sym 21061 reg_file[7][7]
.sym 21062 reg_file[3][7]
.sym 21065 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 21066 i_wb_data[1]$SB_IO_IN
.sym 21067 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 21068 pc[1]
.sym 21071 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21077 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21078 $abc$36303$new_n3646_
.sym 21079 $abc$36303$new_n3682_
.sym 21080 $abc$36303$new_n3683_
.sym 21083 branch_instr_offset[1]
.sym 21084 branch_instr_offset[11]
.sym 21086 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 21090 $abc$36303$new_n3282_
.sym 21091 instr[21]
.sym 21092 $abc$36303$new_n3283_
.sym 21095 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 21101 reg_file[4][7]
.sym 21102 reg_file[0][7]
.sym 21103 instr[22]
.sym 21104 instr[20]
.sym 21105 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 21106 i_clk$SB_IO_IN_$glb_clk
.sym 21108 $abc$36303$auto$maccmap.cc:245:synth$11647[10]
.sym 21109 $abc$36303$auto$maccmap.cc:245:synth$11647[11]
.sym 21110 $abc$36303$auto$maccmap.cc:245:synth$11647[12]
.sym 21111 $abc$36303$auto$maccmap.cc:245:synth$11647[13]
.sym 21112 $abc$36303$auto$maccmap.cc:245:synth$11647[14]
.sym 21113 $abc$36303$auto$maccmap.cc:245:synth$11647[15]
.sym 21114 $abc$36303$auto$maccmap.cc:245:synth$11647[16]
.sym 21115 $abc$36303$auto$maccmap.cc:245:synth$11647[17]
.sym 21116 $abc$36303$new_n4472_
.sym 21120 instr[15]
.sym 21123 instr[20]
.sym 21124 $abc$36303$new_n3682_
.sym 21127 instr[15]
.sym 21128 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 21130 $abc$36303$new_n4556_
.sym 21131 instr[20]
.sym 21132 pc[15]
.sym 21133 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 21134 reg_file[1][2]
.sym 21135 $abc$36303$auto$maccmap.cc:245:synth$11647[27]
.sym 21137 pc[13]
.sym 21138 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21139 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 21140 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 21141 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 21142 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 21150 pc[14]
.sym 21151 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 21153 reg_file[7][7]
.sym 21156 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21157 pc[16]
.sym 21158 pc[15]
.sym 21159 branch_instr_offset[12]
.sym 21161 reg_file[3][7]
.sym 21162 pc[11]
.sym 21165 pc[13]
.sym 21172 branch_instr_offset[11]
.sym 21174 instr[22]
.sym 21177 instr[20]
.sym 21178 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21182 pc[11]
.sym 21183 branch_instr_offset[11]
.sym 21188 branch_instr_offset[12]
.sym 21190 pc[14]
.sym 21194 pc[13]
.sym 21197 branch_instr_offset[12]
.sym 21200 instr[20]
.sym 21201 instr[22]
.sym 21202 reg_file[3][7]
.sym 21203 reg_file[7][7]
.sym 21207 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21212 pc[16]
.sym 21214 branch_instr_offset[12]
.sym 21219 branch_instr_offset[12]
.sym 21220 pc[15]
.sym 21227 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21228 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 21229 i_clk$SB_IO_IN_$glb_clk
.sym 21231 $abc$36303$auto$maccmap.cc:245:synth$11647[18]
.sym 21232 $abc$36303$auto$maccmap.cc:245:synth$11647[19]
.sym 21233 $abc$36303$auto$maccmap.cc:245:synth$11647[20]
.sym 21234 $abc$36303$auto$maccmap.cc:245:synth$11647[21]
.sym 21235 $abc$36303$auto$maccmap.cc:245:synth$11647[22]
.sym 21236 $abc$36303$auto$maccmap.cc:245:synth$11647[23]
.sym 21237 $abc$36303$auto$maccmap.cc:245:synth$11647[24]
.sym 21238 $abc$36303$auto$maccmap.cc:245:synth$11647[25]
.sym 21240 instr[22]
.sym 21241 instr[22]
.sym 21243 instr[16]
.sym 21245 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 21246 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 21247 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 21248 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 21249 reg_file[7][7]
.sym 21250 pc[11]
.sym 21251 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 21252 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 21255 $abc$36303$auto$maccmap.cc:245:synth$11647[12]
.sym 21256 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 21257 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 21258 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 21259 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 21260 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 21261 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21263 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 21264 $abc$36303$auto$maccmap.cc:245:synth$11647[18]
.sym 21265 instr[20]
.sym 21266 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 21275 reg_file[22][7]
.sym 21276 $abc$36303$new_n3276_
.sym 21279 instr[21]
.sym 21283 branch_instr_offset[12]
.sym 21285 reg_file[18][7]
.sym 21286 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 21288 instr[22]
.sym 21289 $abc$36303$new_n3277_
.sym 21292 pc[15]
.sym 21293 instr[20]
.sym 21294 instr[15]
.sym 21297 pc[13]
.sym 21298 instr[17]
.sym 21299 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 21301 pc[12]
.sym 21305 branch_instr_offset[12]
.sym 21307 pc[13]
.sym 21311 reg_file[22][7]
.sym 21312 instr[22]
.sym 21313 instr[20]
.sym 21314 reg_file[18][7]
.sym 21318 instr[21]
.sym 21319 $abc$36303$new_n3276_
.sym 21320 $abc$36303$new_n3277_
.sym 21323 instr[17]
.sym 21324 reg_file[18][7]
.sym 21325 reg_file[22][7]
.sym 21326 instr[15]
.sym 21330 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 21336 branch_instr_offset[12]
.sym 21338 pc[12]
.sym 21341 branch_instr_offset[12]
.sym 21343 pc[15]
.sym 21348 branch_instr_offset[12]
.sym 21350 pc[12]
.sym 21351 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 21352 i_clk$SB_IO_IN_$glb_clk
.sym 21354 $abc$36303$auto$maccmap.cc:245:synth$11647[26]
.sym 21355 $abc$36303$auto$maccmap.cc:245:synth$11647[27]
.sym 21356 $abc$36303$auto$maccmap.cc:245:synth$11647[28]
.sym 21357 $abc$36303$auto$maccmap.cc:245:synth$11647[29]
.sym 21358 $abc$36303$auto$maccmap.cc:245:synth$11647[30]
.sym 21359 $abc$36303$auto$maccmap.cc:245:synth$11647[31]
.sym 21360 reg_file[9][11]
.sym 21361 $abc$36303$auto$maccmap.cc:111:fulladd$8959[10]
.sym 21362 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 21364 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 21365 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 21367 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 21369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 21371 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21374 instr[18]
.sym 21375 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 21376 instr[19]
.sym 21377 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 21378 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 21379 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 21380 $abc$36303$auto$maccmap.cc:245:synth$11647[21]
.sym 21381 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 21382 branch_instr_offset[12]
.sym 21383 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 21384 reg_file[6][2]
.sym 21385 pc[16]
.sym 21386 $abc$36303$auto$maccmap.cc:245:synth$11647[13]
.sym 21387 $abc$36303$auto$maccmap.cc:245:synth$11647[26]
.sym 21388 $abc$36303$auto$maccmap.cc:245:synth$11647[25]
.sym 21389 $abc$36303$auto$maccmap.cc:245:synth$11647[11]
.sym 21396 pc[19]
.sym 21397 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 21398 reg_file[19][7]
.sym 21400 branch_instr_offset[12]
.sym 21401 pc[16]
.sym 21402 $abc$36303$new_n2550_
.sym 21403 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21404 reg_file[23][7]
.sym 21406 $abc$36303$new_n2553_
.sym 21407 instr[20]
.sym 21408 instr[22]
.sym 21409 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21410 $abc$36303$new_n2555_
.sym 21411 instr[16]
.sym 21413 $abc$36303$new_n2549_
.sym 21414 instr[15]
.sym 21416 instr[18]
.sym 21419 $abc$36303$new_n2554_
.sym 21420 instr[17]
.sym 21421 $abc$36303$new_n5266_
.sym 21428 reg_file[23][7]
.sym 21429 instr[15]
.sym 21430 instr[17]
.sym 21431 reg_file[19][7]
.sym 21436 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21440 instr[16]
.sym 21441 $abc$36303$new_n2550_
.sym 21442 $abc$36303$new_n2553_
.sym 21443 $abc$36303$new_n2554_
.sym 21446 $abc$36303$new_n5266_
.sym 21447 $abc$36303$new_n2549_
.sym 21448 instr[18]
.sym 21449 $abc$36303$new_n2555_
.sym 21452 instr[22]
.sym 21453 reg_file[19][7]
.sym 21454 reg_file[23][7]
.sym 21455 instr[20]
.sym 21458 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21465 pc[19]
.sym 21467 branch_instr_offset[12]
.sym 21471 pc[16]
.sym 21473 instr[16]
.sym 21474 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 21475 i_clk$SB_IO_IN_$glb_clk
.sym 21477 $abc$36303$new_n4508_
.sym 21478 reg_file[6][2]
.sym 21479 $abc$36303$new_n4496_
.sym 21480 reg_file[6][11]
.sym 21481 $abc$36303$new_n4499_
.sym 21482 $abc$36303$new_n4514_
.sym 21483 $abc$36303$new_n4511_
.sym 21484 $abc$36303$new_n4493_
.sym 21486 instr[20]
.sym 21487 instr[20]
.sym 21490 reg_file[9][11]
.sym 21491 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 21492 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 21494 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 21495 instr[16]
.sym 21496 instr[21]
.sym 21497 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 21498 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 21499 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21501 $abc$36303$auto$maccmap.cc:245:synth$11647[28]
.sym 21503 $abc$36303$new_n4520_
.sym 21504 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 21505 $abc$36303$auto$maccmap.cc:245:synth$11647[30]
.sym 21506 branch_instr_offset[1]
.sym 21507 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 21508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 21509 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 21510 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 21511 instr[17]
.sym 21512 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 21518 $abc$36303$new_n3422_
.sym 21520 instr[19]
.sym 21524 pc[19]
.sym 21526 pc[11]
.sym 21528 $abc$36303$new_n3984_
.sym 21529 $abc$36303$new_n4021_
.sym 21531 $abc$36303$new_n3380_
.sym 21533 branch_instr_offset[12]
.sym 21536 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 21539 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21540 $abc$36303$new_n4022_
.sym 21544 pc[22]
.sym 21546 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 21547 pc[23]
.sym 21551 branch_instr_offset[12]
.sym 21553 pc[23]
.sym 21557 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21558 $abc$36303$new_n3422_
.sym 21559 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 21560 $abc$36303$new_n3380_
.sym 21563 $abc$36303$new_n4021_
.sym 21564 $abc$36303$new_n3984_
.sym 21565 $abc$36303$new_n4022_
.sym 21566 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21571 pc[11]
.sym 21575 pc[19]
.sym 21577 instr[19]
.sym 21582 branch_instr_offset[12]
.sym 21583 pc[22]
.sym 21587 branch_instr_offset[12]
.sym 21589 pc[23]
.sym 21594 branch_instr_offset[12]
.sym 21595 pc[22]
.sym 21597 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 21598 i_clk$SB_IO_IN_$glb_clk
.sym 21600 $abc$36303$new_n4538_
.sym 21601 $abc$36303$auto$maccmap.cc:111:fulladd$8959[23]
.sym 21602 reg_file[0][11]
.sym 21603 $abc$36303$new_n4532_
.sym 21604 $abc$36303$new_n4535_
.sym 21605 reg_file[0][0]
.sym 21606 $abc$36303$new_n4523_
.sym 21607 $abc$36303$new_n4520_
.sym 21608 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 21611 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 21612 instr[15]
.sym 21613 instr[24]
.sym 21614 instr[19]
.sym 21615 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 21616 $abc$36303$new_n3984_
.sym 21618 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 21619 instr[22]
.sym 21620 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 21622 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 21623 instr[20]
.sym 21624 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 21625 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 21626 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 21627 $abc$36303$auto$maccmap.cc:245:synth$11647[27]
.sym 21628 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 21629 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 21630 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21631 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 21632 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 21633 $abc$36303$new_n4538_
.sym 21634 $abc$36303$new_n4547_
.sym 21635 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 21641 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 21642 $abc$36303$auto$ice40_ffinit.cc:141:execute$36221
.sym 21644 $abc$36303$new_n3380_
.sym 21645 instr[23]
.sym 21646 i_wb_data[11]$SB_IO_IN
.sym 21647 branch_instr_offset[12]
.sym 21648 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21650 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21652 reg_file[6][11]
.sym 21653 pc[21]
.sym 21655 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 21656 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 21658 instr[22]
.sym 21663 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 21664 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21665 $abc$36303$new_n3422_
.sym 21666 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21667 pc[23]
.sym 21668 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 21672 instr[20]
.sym 21674 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 21675 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 21676 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 21677 i_wb_data[11]$SB_IO_IN
.sym 21680 pc[21]
.sym 21683 branch_instr_offset[12]
.sym 21687 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21692 instr[22]
.sym 21693 reg_file[6][11]
.sym 21694 $abc$36303$auto$ice40_ffinit.cc:141:execute$36221
.sym 21695 instr[20]
.sym 21699 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21704 pc[23]
.sym 21705 instr[23]
.sym 21710 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 21716 $abc$36303$new_n3422_
.sym 21717 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 21718 $abc$36303$new_n3380_
.sym 21719 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21720 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 21721 i_clk$SB_IO_IN_$glb_clk
.sym 21723 reg_file[1][11]
.sym 21724 $abc$36303$new_n4529_
.sym 21725 $abc$36303$new_n4550_
.sym 21726 $abc$36303$new_n4547_
.sym 21727 reg_file[1][0]
.sym 21728 $abc$36303$new_n4541_
.sym 21729 $abc$36303$new_n4544_
.sym 21730 $abc$36303$new_n4526_
.sym 21731 $abc$36303$auto$maccmap.cc:112:fulladd$8960[22]
.sym 21732 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 21733 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 21734 $abc$36303$auto$maccmap.cc:112:fulladd$8960[22]
.sym 21735 instr[16]
.sym 21736 $abc$36303$new_n4523_
.sym 21737 $abc$36303$auto$maccmap.cc:112:fulladd$8960[23]
.sym 21738 instr[15]
.sym 21739 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 21740 $abc$36303$new_n3380_
.sym 21742 pc[11]
.sym 21743 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 21744 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 21746 reg_file[0][11]
.sym 21747 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 21749 instr[20]
.sym 21750 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 21751 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 21752 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 21753 reg_file[0][0]
.sym 21754 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 21755 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 21757 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 21758 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 21765 branch_instr_offset[11]
.sym 21769 $abc$36303$new_n5225_
.sym 21771 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21773 pc[21]
.sym 21774 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 21775 $abc$36303$new_n4772_
.sym 21776 branch_instr_offset[1]
.sym 21777 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21779 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 21782 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 21785 pc[20]
.sym 21786 instr[20]
.sym 21787 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 21789 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 21793 branch_instr_offset[12]
.sym 21794 $abc$36303$new_n4784_
.sym 21795 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21798 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 21799 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 21800 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 21804 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21809 branch_instr_offset[12]
.sym 21812 pc[20]
.sym 21815 branch_instr_offset[1]
.sym 21817 branch_instr_offset[11]
.sym 21818 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 21824 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21827 pc[20]
.sym 21828 instr[20]
.sym 21833 pc[21]
.sym 21835 branch_instr_offset[12]
.sym 21839 $abc$36303$new_n5225_
.sym 21840 $abc$36303$new_n4772_
.sym 21841 $abc$36303$new_n4784_
.sym 21842 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 21843 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 21844 i_clk$SB_IO_IN_$glb_clk
.sym 21846 reg_file[17][11]
.sym 21847 $abc$36303$auto$maccmap.cc:112:fulladd$8971[8]
.sym 21848 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 21849 $abc$36303$auto$maccmap.cc:111:fulladd$8970[9]
.sym 21850 $abc$36303$auto$maccmap.cc:111:fulladd$8970[8]
.sym 21851 reg_file[17][0]
.sym 21852 $abc$36303$auto$maccmap.cc:112:fulladd$8960[24]
.sym 21853 $abc$36303$auto$maccmap.cc:112:fulladd$8971[9]
.sym 21855 pc[23]
.sym 21860 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 21861 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 21862 reg_file[4][7]
.sym 21863 $abc$36303$new_n4526_
.sym 21864 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 21865 $abc$36303$is_alu_imm_instr_new_
.sym 21866 $abc$36303$new_n4563_
.sym 21867 instr[19]
.sym 21869 pc[22]
.sym 21870 branch_instr_offset[12]
.sym 21871 pc[11]
.sym 21872 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 21873 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 21874 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 21875 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 21876 $abc$36303$auto$maccmap.cc:245:synth$8981[20]
.sym 21877 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 21879 branch_instr_offset[12]
.sym 21880 pc[8]
.sym 21881 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 21887 reg_file[1][11]
.sym 21889 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 21890 branch_instr_offset[12]
.sym 21891 reg_file[1][0]
.sym 21892 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 21894 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21895 reg_file[1][11]
.sym 21896 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 21899 reg_file[1][0]
.sym 21900 instr[22]
.sym 21902 instr[20]
.sym 21903 $abc$36303$is_alu_imm_instr_new_
.sym 21904 instr[21]
.sym 21907 $abc$36303$new_n3416_
.sym 21908 reg_file[5][0]
.sym 21909 instr[17]
.sym 21910 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 21911 instr[15]
.sym 21913 instr[24]
.sym 21916 $abc$36303$new_n3417_
.sym 21917 reg_file[5][11]
.sym 21920 reg_file[1][11]
.sym 21921 reg_file[5][11]
.sym 21922 instr[17]
.sym 21923 instr[15]
.sym 21926 instr[24]
.sym 21927 $abc$36303$new_n3417_
.sym 21928 instr[21]
.sym 21929 $abc$36303$new_n3416_
.sym 21935 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 21938 branch_instr_offset[12]
.sym 21939 $abc$36303$is_alu_imm_instr_new_
.sym 21940 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 21941 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 21944 instr[22]
.sym 21945 reg_file[5][11]
.sym 21946 instr[20]
.sym 21947 reg_file[1][11]
.sym 21950 reg_file[5][0]
.sym 21951 instr[17]
.sym 21952 instr[15]
.sym 21953 reg_file[1][0]
.sym 21956 instr[22]
.sym 21957 reg_file[5][0]
.sym 21958 instr[20]
.sym 21959 reg_file[1][0]
.sym 21962 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 21966 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 21967 i_clk$SB_IO_IN_$glb_clk
.sym 21969 $abc$36303$auto$maccmap.cc:112:fulladd$8971[12]
.sym 21970 $abc$36303$auto$maccmap.cc:112:fulladd$8971[13]
.sym 21971 $abc$36303$auto$maccmap.cc:111:fulladd$8970[15]
.sym 21972 $abc$36303$auto$maccmap.cc:111:fulladd$8970[13]
.sym 21973 reg_file[29][0]
.sym 21974 reg_file[29][1]
.sym 21975 $abc$36303$auto$maccmap.cc:111:fulladd$8970[12]
.sym 21976 $abc$36303$auto$maccmap.cc:112:fulladd$8971[15]
.sym 21977 instr[16]
.sym 21979 instr[17]
.sym 21980 instr[16]
.sym 21981 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 21982 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 21983 $abc$36303$auto$maccmap.cc:245:synth$8974[3]
.sym 21984 $abc$36303$new_n4022_
.sym 21985 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 21986 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 21987 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 21989 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 21990 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 21993 pc[14]
.sym 21994 pc[10]
.sym 21995 instr[17]
.sym 21996 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 21997 instr[15]
.sym 21998 pc[16]
.sym 21999 pc[15]
.sym 22000 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 22001 $abc$36303$procmux$1253_Y[31]_new_
.sym 22002 branch_instr_offset[8]
.sym 22003 $abc$36303$new_n4520_
.sym 22004 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 22011 $abc$36303$new_n2031_
.sym 22012 instr[22]
.sym 22013 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22015 instr[22]
.sym 22016 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 22017 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 22018 pc[11]
.sym 22019 instr[24]
.sym 22020 instr[20]
.sym 22021 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 22023 instr[21]
.sym 22024 $abc$36303$new_n2032_
.sym 22025 reg_file[0][0]
.sym 22027 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 22029 pc[22]
.sym 22030 branch_instr_offset[12]
.sym 22031 $abc$36303$is_alu_imm_instr_new_
.sym 22032 reg_file[4][0]
.sym 22035 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 22037 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 22038 i_wb_data[0]$SB_IO_IN
.sym 22039 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 22044 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22049 instr[22]
.sym 22050 reg_file[4][0]
.sym 22051 instr[20]
.sym 22052 reg_file[0][0]
.sym 22055 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 22056 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 22057 branch_instr_offset[12]
.sym 22058 pc[11]
.sym 22061 i_wb_data[0]$SB_IO_IN
.sym 22062 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 22063 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 22064 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 22067 instr[21]
.sym 22068 $abc$36303$new_n2031_
.sym 22069 instr[24]
.sym 22070 $abc$36303$new_n2032_
.sym 22074 instr[22]
.sym 22075 pc[22]
.sym 22079 branch_instr_offset[12]
.sym 22080 pc[11]
.sym 22081 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 22082 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 22086 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 22087 $abc$36303$is_alu_imm_instr_new_
.sym 22088 branch_instr_offset[12]
.sym 22089 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 22090 i_clk$SB_IO_IN_$glb_clk
.sym 22092 $abc$36303$auto$maccmap.cc:111:fulladd$8970[14]
.sym 22093 $abc$36303$new_n4521_
.sym 22094 reg_file[10][0]
.sym 22095 $abc$36303$auto$maccmap.cc:112:fulladd$8971[14]
.sym 22096 $abc$36303$new_n4524_
.sym 22097 reg_file[10][1]
.sym 22098 alu_i_b[11]
.sym 22099 $abc$36303$new_n4551_
.sym 22103 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 22104 $abc$36303$auto$maccmap.cc:245:synth$8974[14]
.sym 22106 instr[19]
.sym 22107 $abc$36303$auto$maccmap.cc:111:fulladd$8970[10]
.sym 22108 instr[22]
.sym 22109 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22111 instr[15]
.sym 22112 instr[20]
.sym 22113 instr[22]
.sym 22114 $abc$36303$new_n2030_
.sym 22115 instr[24]
.sym 22116 $abc$36303$new_n4756_
.sym 22117 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 22118 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 22119 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 22120 pc[21]
.sym 22121 pc[24]
.sym 22122 instr[21]
.sym 22123 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 22124 pc[29]
.sym 22125 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 22127 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 22134 $abc$36303$new_n4523_
.sym 22135 instr[20]
.sym 22136 pc[16]
.sym 22137 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 22138 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 22144 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 22145 pc[20]
.sym 22149 branch_instr_offset[12]
.sym 22152 pc[8]
.sym 22153 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 22154 pc[10]
.sym 22155 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 22158 $abc$36303$new_n4521_
.sym 22159 pc[15]
.sym 22160 branch_instr_offset[10]
.sym 22161 $abc$36303$new_n4524_
.sym 22162 branch_instr_offset[8]
.sym 22163 $abc$36303$new_n4520_
.sym 22167 pc[20]
.sym 22168 instr[20]
.sym 22172 pc[15]
.sym 22173 branch_instr_offset[12]
.sym 22174 pc[16]
.sym 22175 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 22180 branch_instr_offset[8]
.sym 22181 pc[8]
.sym 22184 pc[10]
.sym 22187 branch_instr_offset[10]
.sym 22190 $abc$36303$new_n4521_
.sym 22191 $abc$36303$new_n4520_
.sym 22192 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 22193 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 22196 pc[10]
.sym 22199 branch_instr_offset[10]
.sym 22202 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 22203 $abc$36303$new_n4523_
.sym 22204 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 22205 $abc$36303$new_n4524_
.sym 22209 branch_instr_offset[8]
.sym 22210 pc[8]
.sym 22212 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 22213 i_clk$SB_IO_IN_$glb_clk
.sym 22214 i_reset$SB_IO_IN_$glb_sr
.sym 22215 reg_file[11][0]
.sym 22216 $abc$36303$auto$maccmap.cc:112:fulladd$8971[21]
.sym 22217 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 22218 $abc$36303$auto$maccmap.cc:112:fulladd$8971[23]
.sym 22219 $abc$36303$auto$maccmap.cc:111:fulladd$8970[23]
.sym 22220 $abc$36303$auto$maccmap.cc:112:fulladd$8971[20]
.sym 22221 reg_file[11][1]
.sym 22222 $abc$36303$auto$maccmap.cc:111:fulladd$8970[21]
.sym 22225 instr[22]
.sym 22227 $abc$36303$auto$maccmap.cc:245:synth$8974[22]
.sym 22230 pc[16]
.sym 22231 $abc$36303$auto$maccmap.cc:245:synth$8974[23]
.sym 22232 $abc$36303$new_n4551_
.sym 22233 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 22235 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 22236 $abc$36303$auto$maccmap.cc:245:synth$8981[21]
.sym 22237 instr[17]
.sym 22238 $abc$36303$add$rtl/cpu.v:128$218_Y[14]
.sym 22239 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 22240 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 22241 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 22242 branch_instr_offset[3]
.sym 22243 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 22244 pc[20]
.sym 22245 instr[20]
.sym 22246 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 22247 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22248 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 22249 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22250 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 22256 $abc$36303$new_n4563_
.sym 22257 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 22258 branch_instr_offset[3]
.sym 22259 branch_instr_offset[2]
.sym 22261 branch_instr_offset[4]
.sym 22262 pc[21]
.sym 22265 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22268 pc[16]
.sym 22269 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 22270 $abc$36303$new_n4770_
.sym 22271 pc[15]
.sym 22273 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11393_Y[0]_new_
.sym 22274 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 22276 $abc$36303$new_n4756_
.sym 22282 instr[21]
.sym 22285 branch_instr_offset[12]
.sym 22289 pc[15]
.sym 22290 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 22291 branch_instr_offset[12]
.sym 22292 pc[16]
.sym 22295 $abc$36303$new_n4770_
.sym 22296 $abc$36303$new_n4756_
.sym 22297 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11393_Y[0]_new_
.sym 22298 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 22301 branch_instr_offset[3]
.sym 22302 branch_instr_offset[4]
.sym 22303 $abc$36303$new_n4563_
.sym 22304 branch_instr_offset[2]
.sym 22308 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22313 $abc$36303$new_n4563_
.sym 22314 branch_instr_offset[4]
.sym 22315 branch_instr_offset[3]
.sym 22316 branch_instr_offset[2]
.sym 22319 branch_instr_offset[2]
.sym 22320 $abc$36303$new_n4563_
.sym 22321 branch_instr_offset[4]
.sym 22322 branch_instr_offset[3]
.sym 22325 $abc$36303$new_n4563_
.sym 22326 branch_instr_offset[2]
.sym 22327 branch_instr_offset[3]
.sym 22328 branch_instr_offset[4]
.sym 22331 instr[21]
.sym 22332 pc[21]
.sym 22335 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 22336 i_clk$SB_IO_IN_$glb_clk
.sym 22338 $abc$36303$auto$maccmap.cc:111:fulladd$11643[18]
.sym 22339 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 22340 $abc$36303$auto$maccmap.cc:112:fulladd$8971[29]
.sym 22341 $abc$36303$auto$maccmap.cc:112:fulladd$11644[17]
.sym 22342 reg_file[19][0]
.sym 22343 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 22344 $abc$36303$auto$maccmap.cc:111:fulladd$8970[31]
.sym 22345 $abc$36303$auto$maccmap.cc:111:fulladd$8970[29]
.sym 22346 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 22348 $abc$36303$new_n4995_
.sym 22349 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 22351 reg_file[11][1]
.sym 22352 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 22353 branch_instr_offset[2]
.sym 22354 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 22355 instr[22]
.sym 22356 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 22358 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 22360 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 22361 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 22362 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 22363 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 22364 $abc$36303$auto$maccmap.cc:111:fulladd$8970[20]
.sym 22365 pc[21]
.sym 22366 pc[18]
.sym 22367 pc[26]
.sym 22368 reg_file[10][16]
.sym 22369 instr[22]
.sym 22370 branch_instr_offset[12]
.sym 22371 branch_instr_offset[12]
.sym 22372 reg_file[3][22]
.sym 22373 instr[20]
.sym 22379 instr[15]
.sym 22380 instr[22]
.sym 22381 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 22382 instr[20]
.sym 22384 reg_file[22][0]
.sym 22385 reg_file[7][0]
.sym 22386 $abc$36303$new_n2028_
.sym 22387 instr[16]
.sym 22388 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22389 $abc$36303$new_n3007_
.sym 22392 pc[21]
.sym 22393 reg_file[7][0]
.sym 22394 instr[17]
.sym 22397 reg_file[3][0]
.sym 22401 $abc$36303$new_n3008_
.sym 22403 reg_file[18][0]
.sym 22405 reg_file[3][0]
.sym 22407 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22408 instr[21]
.sym 22410 $abc$36303$new_n2029_
.sym 22413 instr[16]
.sym 22414 $abc$36303$new_n3008_
.sym 22415 $abc$36303$new_n3007_
.sym 22420 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22426 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22431 pc[21]
.sym 22433 instr[21]
.sym 22436 instr[21]
.sym 22437 $abc$36303$new_n2028_
.sym 22438 $abc$36303$new_n2029_
.sym 22442 reg_file[7][0]
.sym 22443 instr[15]
.sym 22444 reg_file[3][0]
.sym 22445 instr[17]
.sym 22448 instr[15]
.sym 22449 reg_file[22][0]
.sym 22450 instr[17]
.sym 22451 reg_file[18][0]
.sym 22454 instr[20]
.sym 22455 reg_file[7][0]
.sym 22456 instr[22]
.sym 22457 reg_file[3][0]
.sym 22458 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 22459 i_clk$SB_IO_IN_$glb_clk
.sym 22461 reg_file[10][22]
.sym 22462 reg_file[10][16]
.sym 22463 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 22464 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 22465 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 22466 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 22467 alu_i_a[15]
.sym 22468 $abc$36303$auto$maccmap.cc:111:fulladd$8970[20]
.sym 22471 instr[20]
.sym 22475 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 22477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 22479 instr[17]
.sym 22481 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 22485 instr[15]
.sym 22487 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 22489 instr[15]
.sym 22491 instr[17]
.sym 22492 $abc$36303$new_n4320_
.sym 22493 instr[16]
.sym 22494 instr[15]
.sym 22495 instr[22]
.sym 22496 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 22502 $abc$36303$new_n2030_
.sym 22504 $abc$36303$new_n2036_
.sym 22505 instr[20]
.sym 22506 reg_file[19][0]
.sym 22507 $abc$36303$new_n2035_
.sym 22509 instr[17]
.sym 22510 instr[21]
.sym 22511 reg_file[22][0]
.sym 22513 instr[20]
.sym 22514 $abc$36303$new_n2027_
.sym 22515 instr[15]
.sym 22517 i_wb_data[22]$SB_IO_IN
.sym 22518 i_wb_data[20]$SB_IO_IN
.sym 22519 instr[22]
.sym 22523 reg_file[18][0]
.sym 22524 $abc$36303$new_n2034_
.sym 22526 reg_file[23][0]
.sym 22527 instr[22]
.sym 22530 $abc$36303$new_n2033_
.sym 22531 i_wb_data[17]$SB_IO_IN
.sym 22535 $abc$36303$new_n2036_
.sym 22536 $abc$36303$new_n2033_
.sym 22537 $abc$36303$new_n2030_
.sym 22538 $abc$36303$new_n2027_
.sym 22544 i_wb_data[22]$SB_IO_IN
.sym 22547 instr[15]
.sym 22548 instr[17]
.sym 22549 reg_file[19][0]
.sym 22550 reg_file[23][0]
.sym 22556 i_wb_data[20]$SB_IO_IN
.sym 22559 $abc$36303$new_n2034_
.sym 22560 instr[21]
.sym 22562 $abc$36303$new_n2035_
.sym 22565 instr[22]
.sym 22566 instr[20]
.sym 22567 reg_file[18][0]
.sym 22568 reg_file[22][0]
.sym 22571 reg_file[19][0]
.sym 22572 instr[20]
.sym 22573 instr[22]
.sym 22574 reg_file[23][0]
.sym 22580 i_wb_data[17]$SB_IO_IN
.sym 22581 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 22582 i_clk$SB_IO_IN_$glb_clk
.sym 22583 i_reset$SB_IO_IN_$glb_sr
.sym 22584 reg_file[23][0]
.sym 22585 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 22586 $abc$36303$auto$maccmap.cc:112:fulladd$11644[19]
.sym 22587 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 22588 $abc$36303$auto$maccmap.cc:112:fulladd$8971[22]
.sym 22589 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 22590 $abc$36303$auto$maccmap.cc:111:fulladd$8959[28]
.sym 22591 $abc$36303$auto$maccmap.cc:111:fulladd$8970[22]
.sym 22592 pc[14]
.sym 22596 pc[19]
.sym 22597 alu_i_a[15]
.sym 22598 instr[23]
.sym 22600 instr[22]
.sym 22602 pc[29]
.sym 22604 instr[20]
.sym 22606 pc[28]
.sym 22607 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11393_Y[0]_new_
.sym 22608 $abc$36303$new_n4756_
.sym 22611 instr[20]
.sym 22612 pc[29]
.sym 22614 pc[24]
.sym 22615 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 22616 instr[21]
.sym 22617 instr[24]
.sym 22618 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 22619 instr[17]
.sym 22626 instr[22]
.sym 22628 instr[20]
.sym 22629 reg_file[17][22]
.sym 22631 reg_file[7][22]
.sym 22632 instr[17]
.sym 22634 $abc$36303$new_n2360_
.sym 22635 reg_file[21][22]
.sym 22636 instr[20]
.sym 22638 $abc$36303$new_n2363_
.sym 22639 pc[22]
.sym 22640 instr[22]
.sym 22644 reg_file[3][22]
.sym 22645 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22647 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 22651 $abc$36303$new_n2364_
.sym 22653 instr[16]
.sym 22654 instr[15]
.sym 22658 instr[22]
.sym 22659 reg_file[3][22]
.sym 22660 reg_file[7][22]
.sym 22661 instr[20]
.sym 22664 $abc$36303$new_n2364_
.sym 22665 $abc$36303$new_n2360_
.sym 22666 instr[16]
.sym 22667 $abc$36303$new_n2363_
.sym 22670 instr[20]
.sym 22671 instr[22]
.sym 22672 reg_file[17][22]
.sym 22673 reg_file[21][22]
.sym 22677 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 22682 instr[22]
.sym 22683 pc[22]
.sym 22688 instr[17]
.sym 22689 reg_file[7][22]
.sym 22690 reg_file[3][22]
.sym 22691 instr[15]
.sym 22696 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22700 reg_file[21][22]
.sym 22701 reg_file[17][22]
.sym 22702 instr[17]
.sym 22703 instr[15]
.sym 22704 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 22705 i_clk$SB_IO_IN_$glb_clk
.sym 22707 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 22708 reg_file[24][22]
.sym 22709 $abc$36303$auto$maccmap.cc:111:fulladd$8959[24]
.sym 22710 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 22711 reg_file[24][16]
.sym 22712 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 22713 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 22714 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 22716 $abc$36303$new_n2039_
.sym 22717 instr[22]
.sym 22719 pc[29]
.sym 22721 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 22722 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 22723 o_wb_addr[10]$SB_IO_OUT
.sym 22726 instr[15]
.sym 22727 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 22728 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 22730 instr[17]
.sym 22731 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22732 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 22733 instr[20]
.sym 22734 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 22735 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 22737 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 22738 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 22740 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 22741 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 22742 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 22748 $abc$36303$new_n3829_
.sym 22749 $abc$36303$new_n2359_
.sym 22750 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 22751 $abc$36303$new_n5260_
.sym 22752 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22754 instr[20]
.sym 22756 $abc$36303$new_n3830_
.sym 22757 $abc$36303$new_n2346_
.sym 22758 $abc$36303$new_n3836_
.sym 22759 instr[18]
.sym 22761 instr[15]
.sym 22763 $abc$36303$new_n5258_
.sym 22764 reg_file[16][22]
.sym 22767 instr[22]
.sym 22769 reg_file[20][22]
.sym 22770 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22772 reg_file[16][22]
.sym 22775 $abc$36303$new_n3835_
.sym 22776 instr[21]
.sym 22777 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 22783 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 22787 $abc$36303$new_n2359_
.sym 22788 $abc$36303$new_n2346_
.sym 22789 $abc$36303$new_n5260_
.sym 22790 instr[18]
.sym 22793 instr[15]
.sym 22794 reg_file[16][22]
.sym 22795 $abc$36303$new_n5258_
.sym 22796 reg_file[20][22]
.sym 22799 instr[22]
.sym 22800 instr[20]
.sym 22801 reg_file[20][22]
.sym 22802 reg_file[16][22]
.sym 22806 instr[21]
.sym 22807 $abc$36303$new_n3829_
.sym 22808 $abc$36303$new_n3830_
.sym 22814 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22819 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 22823 $abc$36303$new_n3836_
.sym 22825 instr[21]
.sym 22826 $abc$36303$new_n3835_
.sym 22827 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 22828 i_clk$SB_IO_IN_$glb_clk
.sym 22830 reg_file[16][22]
.sym 22831 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 22832 $abc$36303$new_n3855_
.sym 22833 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 22834 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 22835 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 22836 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22837 $abc$36303$auto$maccmap.cc:111:fulladd$8959[30]
.sym 22838 o_wb_addr[29]$SB_IO_OUT
.sym 22842 reg_file[18][0]
.sym 22843 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 22844 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 22845 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 22846 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 22848 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 22849 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 22850 reg_file[18][22]
.sym 22852 $abc$36303$new_n2026_
.sym 22853 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 22854 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 22855 instr[15]
.sym 22857 instr[22]
.sym 22858 reg_file[13][20]
.sym 22859 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22860 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 22861 instr[20]
.sym 22862 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 22863 branch_instr_offset[12]
.sym 22864 reg_file[4][20]
.sym 22865 instr[20]
.sym 22873 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 22878 instr[22]
.sym 22879 instr[15]
.sym 22885 i_wb_data[22]$SB_IO_IN
.sym 22888 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 22889 instr[17]
.sym 22891 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 22893 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22894 reg_file[6][22]
.sym 22896 instr[20]
.sym 22897 $abc$36303$new_n3855_
.sym 22902 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 22904 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 22905 instr[22]
.sym 22906 instr[20]
.sym 22907 reg_file[6][22]
.sym 22910 instr[15]
.sym 22911 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 22912 reg_file[6][22]
.sym 22913 instr[17]
.sym 22930 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 22934 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 22941 $abc$36303$new_n3855_
.sym 22942 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 22943 i_wb_data[22]$SB_IO_IN
.sym 22950 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 22951 i_clk$SB_IO_IN_$glb_clk
.sym 22953 reg_file[13][20]
.sym 22954 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 22955 $abc$36303$new_n3771_
.sym 22956 reg_file[13][23]
.sym 22957 reg_file[13][22]
.sym 22958 $abc$36303$new_n3770_
.sym 22959 reg_file[13][31]
.sym 22960 $abc$36303$new_n4307_
.sym 22962 o_wb_addr[13]$SB_IO_OUT
.sym 22966 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 22969 reg_file[17][16]
.sym 22971 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 22974 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 22975 branch_instr_offset[10]
.sym 22977 instr[15]
.sym 22979 instr[17]
.sym 22980 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 22981 instr[16]
.sym 22983 instr[22]
.sym 22984 $abc$36303$new_n4320_
.sym 22986 $abc$36303$new_n3854_
.sym 22987 instr[22]
.sym 22988 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 22994 instr[15]
.sym 22996 instr[22]
.sym 23000 instr[20]
.sym 23002 reg_file[16][20]
.sym 23003 instr[15]
.sym 23004 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23005 instr[17]
.sym 23006 reg_file[20][20]
.sym 23008 reg_file[8][20]
.sym 23011 reg_file[12][20]
.sym 23012 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 23018 reg_file[9][22]
.sym 23022 reg_file[13][22]
.sym 23028 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23033 reg_file[20][20]
.sym 23034 instr[15]
.sym 23035 reg_file[16][20]
.sym 23036 instr[17]
.sym 23045 reg_file[12][20]
.sym 23046 instr[15]
.sym 23047 reg_file[8][20]
.sym 23048 instr[17]
.sym 23051 instr[20]
.sym 23052 reg_file[13][22]
.sym 23053 instr[22]
.sym 23054 reg_file[9][22]
.sym 23057 reg_file[16][20]
.sym 23058 instr[22]
.sym 23059 reg_file[20][20]
.sym 23060 instr[20]
.sym 23063 instr[22]
.sym 23064 reg_file[12][20]
.sym 23065 instr[20]
.sym 23066 reg_file[8][20]
.sym 23069 reg_file[9][22]
.sym 23070 instr[17]
.sym 23071 reg_file[13][22]
.sym 23072 instr[15]
.sym 23073 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 23074 i_clk$SB_IO_IN_$glb_clk
.sym 23076 reg_file[9][22]
.sym 23077 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23078 pc[27]
.sym 23079 reg_file[9][31]
.sym 23080 $abc$36303$new_n2300_
.sym 23081 $abc$36303$new_n2299_
.sym 23082 $abc$36303$new_n3766_
.sym 23083 reg_file[9][20]
.sym 23087 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 23088 $abc$36303$new_n5165_
.sym 23090 reg_file[8][31]
.sym 23093 $abc$36303$new_n4307_
.sym 23096 instr[19]
.sym 23097 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 23098 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23099 pc[29]
.sym 23100 instr[17]
.sym 23101 instr[21]
.sym 23103 instr[20]
.sym 23104 instr[20]
.sym 23105 instr[24]
.sym 23106 $abc$36303$new_n2314_
.sym 23107 instr[17]
.sym 23108 instr[21]
.sym 23109 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23110 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 23111 instr[20]
.sym 23117 instr[23]
.sym 23119 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23120 $abc$36303$new_n3761_
.sym 23121 $abc$36303$new_n2316_
.sym 23122 instr[15]
.sym 23123 $abc$36303$new_n3759_
.sym 23125 instr[23]
.sym 23126 reg_file[0][20]
.sym 23127 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23128 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 23129 instr[24]
.sym 23130 $abc$36303$new_n3760_
.sym 23131 $abc$36303$new_n3765_
.sym 23132 $abc$36303$new_n3755_
.sym 23136 reg_file[4][20]
.sym 23139 $abc$36303$new_n3766_
.sym 23141 $abc$36303$new_n2315_
.sym 23142 $abc$36303$new_n3758_
.sym 23144 instr[19]
.sym 23145 instr[16]
.sym 23146 instr[17]
.sym 23147 $abc$36303$new_n3764_
.sym 23148 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 23150 instr[17]
.sym 23151 instr[15]
.sym 23152 reg_file[0][20]
.sym 23153 reg_file[4][20]
.sym 23156 instr[23]
.sym 23157 $abc$36303$new_n3760_
.sym 23158 instr[24]
.sym 23159 $abc$36303$new_n3759_
.sym 23163 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23171 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23174 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 23180 $abc$36303$new_n3764_
.sym 23181 $abc$36303$new_n3758_
.sym 23182 $abc$36303$new_n3761_
.sym 23183 $abc$36303$new_n3755_
.sym 23186 instr[23]
.sym 23187 $abc$36303$new_n3765_
.sym 23188 $abc$36303$new_n3766_
.sym 23189 instr[24]
.sym 23192 instr[16]
.sym 23193 $abc$36303$new_n2316_
.sym 23194 $abc$36303$new_n2315_
.sym 23195 instr[19]
.sym 23196 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 23197 i_clk$SB_IO_IN_$glb_clk
.sym 23199 reg_file[25][20]
.sym 23200 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23202 reg_file[25][31]
.sym 23203 instr[15]
.sym 23206 reg_file[25][29]
.sym 23214 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 23215 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 23216 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 23220 $abc$36303$new_n2902_
.sym 23221 instr[16]
.sym 23223 instr[15]
.sym 23224 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 23225 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 23227 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 23229 $abc$36303$new_n2299_
.sym 23230 instr[20]
.sym 23231 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 23232 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 23233 reg_file[11][20]
.sym 23234 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23240 $abc$36303$new_n3862_
.sym 23242 reg_file[17][20]
.sym 23243 reg_file[9][31]
.sym 23244 $abc$36303$new_n3896_
.sym 23247 reg_file[21][20]
.sym 23250 $abc$36303$new_n2310_
.sym 23252 $abc$36303$new_n3857_
.sym 23254 instr[20]
.sym 23256 instr[15]
.sym 23258 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23259 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23260 $abc$36303$new_n2309_
.sym 23261 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 23262 instr[22]
.sym 23265 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23266 instr[17]
.sym 23267 instr[16]
.sym 23270 instr[19]
.sym 23276 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23280 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23285 $abc$36303$new_n3896_
.sym 23286 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 23287 $abc$36303$new_n3862_
.sym 23288 $abc$36303$new_n3857_
.sym 23291 instr[19]
.sym 23292 $abc$36303$new_n2309_
.sym 23293 $abc$36303$new_n2310_
.sym 23294 instr[16]
.sym 23297 reg_file[17][20]
.sym 23298 reg_file[21][20]
.sym 23299 instr[15]
.sym 23300 instr[17]
.sym 23304 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23309 instr[22]
.sym 23310 instr[20]
.sym 23311 reg_file[17][20]
.sym 23312 reg_file[21][20]
.sym 23315 reg_file[9][31]
.sym 23319 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 23320 i_clk$SB_IO_IN_$glb_clk
.sym 23322 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 23323 $abc$36303$new_n2306_
.sym 23324 reg_file[6][23]
.sym 23325 $abc$36303$new_n3751_
.sym 23326 reg_file[6][20]
.sym 23327 $abc$36303$new_n2304_
.sym 23328 $abc$36303$new_n2307_
.sym 23329 $abc$36303$new_n2305_
.sym 23330 $abc$36303$new_n3862_
.sym 23331 $abc$36303$new_n3129_
.sym 23337 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23340 $abc$36303$new_n3896_
.sym 23343 $abc$36303$new_n5175_
.sym 23344 $abc$36303$new_n5165_
.sym 23345 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 23346 instr[20]
.sym 23347 instr[15]
.sym 23348 reg_file[25][31]
.sym 23349 instr[22]
.sym 23350 instr[22]
.sym 23354 $abc$36303$new_n4107_
.sym 23356 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 23365 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23367 reg_file[24][31]
.sym 23368 instr[19]
.sym 23370 reg_file[29][31]
.sym 23372 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23373 instr[17]
.sym 23374 reg_file[25][31]
.sym 23376 instr[20]
.sym 23377 reg_file[28][31]
.sym 23379 instr[16]
.sym 23380 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23383 instr[15]
.sym 23384 instr[22]
.sym 23386 $abc$36303$new_n4978_
.sym 23388 $abc$36303$new_n4999_
.sym 23390 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 23393 $abc$36303$new_n4995_
.sym 23396 instr[15]
.sym 23397 $abc$36303$new_n4978_
.sym 23398 reg_file[24][31]
.sym 23399 reg_file[28][31]
.sym 23402 instr[22]
.sym 23403 reg_file[24][31]
.sym 23404 reg_file[28][31]
.sym 23405 instr[20]
.sym 23408 instr[16]
.sym 23409 $abc$36303$new_n4995_
.sym 23410 $abc$36303$new_n4999_
.sym 23411 instr[19]
.sym 23417 instr[16]
.sym 23423 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23427 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23434 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23438 reg_file[29][31]
.sym 23439 reg_file[25][31]
.sym 23440 instr[17]
.sym 23441 instr[15]
.sym 23442 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 23443 i_clk$SB_IO_IN_$glb_clk
.sym 23445 $abc$36303$new_n3749_
.sym 23446 $abc$36303$new_n2302_
.sym 23447 $abc$36303$new_n2298_
.sym 23448 reg_file[15][25]
.sym 23449 reg_file[15][20]
.sym 23450 $abc$36303$new_n2303_
.sym 23451 reg_file[15][29]
.sym 23452 $abc$36303$new_n3750_
.sym 23453 instr[16]
.sym 23454 instr[17]
.sym 23455 instr[17]
.sym 23456 instr[16]
.sym 23460 reg_file[19][20]
.sym 23462 instr[20]
.sym 23463 reg_file[23][20]
.sym 23464 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 23466 reg_file[4][23]
.sym 23467 reg_file[7][20]
.sym 23468 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 23469 instr[15]
.sym 23471 $abc$36303$new_n4320_
.sym 23472 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23474 instr[15]
.sym 23476 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 23477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 23478 $abc$36303$new_n3753_
.sym 23479 instr[22]
.sym 23480 instr[22]
.sym 23486 instr[19]
.sym 23487 reg_file[26][31]
.sym 23488 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 23490 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23491 $abc$36303$new_n4975_
.sym 23492 $abc$36303$new_n4974_
.sym 23493 instr[21]
.sym 23494 $abc$36303$new_n4979_
.sym 23495 instr[15]
.sym 23496 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23497 instr[16]
.sym 23499 reg_file[29][31]
.sym 23501 $abc$36303$new_n4267_
.sym 23502 $abc$36303$new_n4268_
.sym 23506 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23508 reg_file[25][31]
.sym 23510 reg_file[30][31]
.sym 23512 instr[22]
.sym 23514 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23516 instr[20]
.sym 23519 reg_file[29][31]
.sym 23520 instr[20]
.sym 23521 reg_file[25][31]
.sym 23522 instr[22]
.sym 23525 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23531 $abc$36303$new_n4268_
.sym 23532 instr[21]
.sym 23533 $abc$36303$new_n4267_
.sym 23538 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23545 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23549 reg_file[30][31]
.sym 23550 instr[15]
.sym 23551 reg_file[26][31]
.sym 23552 $abc$36303$new_n4974_
.sym 23555 instr[16]
.sym 23556 $abc$36303$new_n4975_
.sym 23557 instr[19]
.sym 23558 $abc$36303$new_n4979_
.sym 23563 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23565 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 23566 i_clk$SB_IO_IN_$glb_clk
.sym 23568 reg_file[30][31]
.sym 23570 reg_file[30][20]
.sym 23572 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23573 reg_file[30][29]
.sym 23574 $abc$36303$new_n3748_
.sym 23575 $abc$36303$new_n4320_
.sym 23576 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 23579 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 23580 reg_file[21][29]
.sym 23581 reg_file[15][29]
.sym 23582 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 23583 $abc$36303$new_n4827_
.sym 23585 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 23588 reg_file[18][23]
.sym 23592 reg_file[7][29]
.sym 23593 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23594 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 23595 i_wb_stall$SB_IO_IN
.sym 23596 instr[21]
.sym 23597 instr[17]
.sym 23598 instr[24]
.sym 23599 instr[20]
.sym 23600 instr[21]
.sym 23601 instr[21]
.sym 23602 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 23611 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 23613 reg_file[26][31]
.sym 23614 reg_file[26][20]
.sym 23615 instr[17]
.sym 23617 reg_file[27][20]
.sym 23622 $abc$36303$new_n4994_
.sym 23626 instr[22]
.sym 23627 reg_file[30][20]
.sym 23628 reg_file[31][20]
.sym 23629 instr[15]
.sym 23632 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23633 reg_file[30][31]
.sym 23634 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23635 reg_file[30][20]
.sym 23636 reg_file[31][20]
.sym 23637 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23638 instr[20]
.sym 23643 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23648 reg_file[30][20]
.sym 23649 $abc$36303$new_n4994_
.sym 23650 reg_file[26][20]
.sym 23651 instr[15]
.sym 23654 instr[20]
.sym 23655 instr[22]
.sym 23656 reg_file[31][20]
.sym 23657 reg_file[27][20]
.sym 23660 reg_file[30][31]
.sym 23661 reg_file[26][31]
.sym 23662 instr[22]
.sym 23663 instr[20]
.sym 23667 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23672 reg_file[27][20]
.sym 23673 instr[17]
.sym 23674 reg_file[31][20]
.sym 23675 instr[15]
.sym 23680 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23684 reg_file[26][20]
.sym 23685 reg_file[30][20]
.sym 23686 instr[22]
.sym 23687 instr[20]
.sym 23688 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 23689 i_clk$SB_IO_IN_$glb_clk
.sym 23691 reg_file[6][29]
.sym 23692 reg_file[6][31]
.sym 23693 $abc$36303$new_n3965_
.sym 23694 $abc$36303$new_n5217_
.sym 23695 instr[15]
.sym 23696 $abc$36303$new_n5216_
.sym 23697 $abc$36303$new_n2145_
.sym 23698 $abc$36303$new_n5221_
.sym 23700 instr[22]
.sym 23701 instr[22]
.sym 23707 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 23710 instr[17]
.sym 23713 reg_file[10][25]
.sym 23715 instr[15]
.sym 23717 instr[23]
.sym 23718 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 23719 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23721 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 23722 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 23723 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 23726 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23732 instr[15]
.sym 23733 reg_file[4][31]
.sym 23734 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 23735 $abc$36303$new_n2146_
.sym 23736 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23737 reg_file[3][31]
.sym 23738 reg_file[7][31]
.sym 23740 instr[15]
.sym 23741 instr[22]
.sym 23742 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23744 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23745 instr[16]
.sym 23746 reg_file[7][31]
.sym 23747 instr[17]
.sym 23750 instr[20]
.sym 23751 $abc$36303$new_n5217_
.sym 23756 instr[21]
.sym 23757 $abc$36303$new_n5321_
.sym 23758 instr[24]
.sym 23759 reg_file[0][31]
.sym 23762 $abc$36303$new_n2145_
.sym 23765 instr[22]
.sym 23766 instr[21]
.sym 23767 reg_file[7][31]
.sym 23768 reg_file[3][31]
.sym 23771 $abc$36303$new_n2145_
.sym 23773 $abc$36303$new_n2146_
.sym 23774 instr[16]
.sym 23777 instr[20]
.sym 23778 instr[24]
.sym 23779 $abc$36303$new_n5321_
.sym 23780 $abc$36303$new_n5217_
.sym 23783 reg_file[3][31]
.sym 23784 instr[15]
.sym 23785 reg_file[7][31]
.sym 23786 instr[17]
.sym 23790 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23797 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 23803 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23807 instr[15]
.sym 23808 reg_file[0][31]
.sym 23809 reg_file[4][31]
.sym 23810 instr[17]
.sym 23811 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 23812 i_clk$SB_IO_IN_$glb_clk
.sym 23814 $abc$36303$new_n3963_
.sym 23815 $abc$36303$new_n4985_
.sym 23817 reg_file[14][29]
.sym 23818 instr[24]
.sym 23819 instr[16]
.sym 23821 $abc$36303$new_n3960_
.sym 23822 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23826 instr[15]
.sym 23827 instr[22]
.sym 23828 reg_file[0][31]
.sym 23831 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23833 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23834 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 23837 instr[20]
.sym 23838 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 23839 $abc$36303$new_n4322_
.sym 23840 $abc$36303$new_n5314_
.sym 23841 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23842 instr[22]
.sym 23846 instr[20]
.sym 23847 $abc$36303$new_n3963_
.sym 23855 $abc$36303$new_n4099_
.sym 23857 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 23858 instr[16]
.sym 23861 instr[15]
.sym 23862 instr[17]
.sym 23863 reg_file[6][29]
.sym 23864 reg_file[7][29]
.sym 23867 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 23870 instr[17]
.sym 23871 $abc$36303$new_n2091_
.sym 23872 instr[21]
.sym 23874 reg_file[3][29]
.sym 23875 $abc$36303$new_n4103_
.sym 23876 instr[22]
.sym 23878 $abc$36303$new_n2090_
.sym 23879 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23880 instr[20]
.sym 23884 instr[22]
.sym 23885 $abc$36303$new_n4102_
.sym 23886 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23888 reg_file[7][29]
.sym 23889 instr[17]
.sym 23890 instr[15]
.sym 23891 reg_file[3][29]
.sym 23894 instr[21]
.sym 23895 $abc$36303$new_n4099_
.sym 23896 $abc$36303$new_n4102_
.sym 23897 $abc$36303$new_n4103_
.sym 23900 $abc$36303$new_n2091_
.sym 23901 instr[16]
.sym 23903 $abc$36303$new_n2090_
.sym 23906 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23912 instr[22]
.sym 23913 reg_file[6][29]
.sym 23914 instr[20]
.sym 23915 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 23919 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 23924 instr[20]
.sym 23925 reg_file[3][29]
.sym 23926 reg_file[7][29]
.sym 23927 instr[22]
.sym 23930 reg_file[6][29]
.sym 23931 instr[17]
.sym 23932 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 23933 instr[15]
.sym 23934 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 23935 i_clk$SB_IO_IN_$glb_clk
.sym 23937 $abc$36303$new_n3962_
.sym 23938 reg_file[19][29]
.sym 23939 $abc$36303$new_n2218_
.sym 23940 $abc$36303$new_n3966_
.sym 23942 reg_file[19][25]
.sym 23943 $abc$36303$new_n3972_
.sym 23944 $abc$36303$new_n3973_
.sym 23946 instr[20]
.sym 23947 instr[20]
.sym 23949 reg_file[0][29]
.sym 23950 $abc$36303$new_n4333_
.sym 23951 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 23952 reg_file[14][29]
.sym 23954 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 23956 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23958 $abc$36303$new_n4985_
.sym 23961 reg_file[25][29]
.sym 23963 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 23965 $abc$36303$new_n2093_
.sym 23966 instr[15]
.sym 23967 instr[15]
.sym 23968 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 23969 instr[15]
.sym 23972 reg_file[19][29]
.sym 23978 reg_file[1][29]
.sym 23979 $abc$36303$new_n4098_
.sym 23980 $abc$36303$new_n5316_
.sym 23982 instr[24]
.sym 23983 instr[15]
.sym 23984 instr[23]
.sym 23985 reg_file[4][29]
.sym 23986 reg_file[1][29]
.sym 23987 instr[20]
.sym 23988 $abc$36303$new_n4078_
.sym 23989 instr[15]
.sym 23990 reg_file[5][29]
.sym 23991 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 23993 reg_file[4][29]
.sym 23995 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 23996 instr[22]
.sym 23997 reg_file[0][29]
.sym 23999 $abc$36303$new_n4100_
.sym 24000 instr[20]
.sym 24002 instr[21]
.sym 24003 $abc$36303$new_n4101_
.sym 24005 reg_file[0][29]
.sym 24008 instr[17]
.sym 24011 instr[24]
.sym 24012 instr[21]
.sym 24013 $abc$36303$new_n4101_
.sym 24014 $abc$36303$new_n4100_
.sym 24017 reg_file[0][29]
.sym 24018 instr[20]
.sym 24019 reg_file[4][29]
.sym 24020 instr[22]
.sym 24025 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24029 $abc$36303$new_n4078_
.sym 24030 instr[23]
.sym 24031 $abc$36303$new_n4098_
.sym 24032 $abc$36303$new_n5316_
.sym 24035 reg_file[1][29]
.sym 24036 reg_file[5][29]
.sym 24037 instr[15]
.sym 24038 instr[17]
.sym 24041 reg_file[1][29]
.sym 24042 instr[22]
.sym 24043 reg_file[5][29]
.sym 24044 instr[20]
.sym 24047 reg_file[4][29]
.sym 24048 instr[17]
.sym 24049 reg_file[0][29]
.sym 24050 instr[15]
.sym 24055 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 24057 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 24058 i_clk$SB_IO_IN_$glb_clk
.sym 24060 $abc$36303$new_n3967_
.sym 24061 $abc$36303$new_n3968_
.sym 24062 $abc$36303$new_n3971_
.sym 24063 $abc$36303$new_n2224_
.sym 24064 reg_file[1][25]
.sym 24065 $abc$36303$new_n2222_
.sym 24066 $abc$36303$new_n2223_
.sym 24067 $abc$36303$new_n3969_
.sym 24072 alu_i_branch_op[2]
.sym 24073 instr[22]
.sym 24074 instr[19]
.sym 24076 reg_file[8][25]
.sym 24077 reg_file[13][25]
.sym 24079 instr[19]
.sym 24080 instr[23]
.sym 24081 instr[20]
.sym 24085 instr[17]
.sym 24086 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24087 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 24088 instr[21]
.sym 24090 instr[24]
.sym 24091 instr[20]
.sym 24092 instr[20]
.sym 24094 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 24095 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 24101 instr[24]
.sym 24103 reg_file[20][29]
.sym 24104 instr[21]
.sym 24106 reg_file[18][29]
.sym 24107 $abc$36303$new_n5198_
.sym 24109 reg_file[17][29]
.sym 24110 reg_file[19][29]
.sym 24111 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24112 $abc$36303$new_n5314_
.sym 24113 $abc$36303$new_n2094_
.sym 24114 $abc$36303$new_n5315_
.sym 24115 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 24117 instr[19]
.sym 24118 instr[22]
.sym 24120 reg_file[16][29]
.sym 24121 instr[16]
.sym 24122 instr[20]
.sym 24123 reg_file[21][29]
.sym 24125 $abc$36303$new_n2093_
.sym 24126 instr[22]
.sym 24127 instr[15]
.sym 24128 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 24129 $abc$36303$new_n5199_
.sym 24130 instr[17]
.sym 24137 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24140 instr[22]
.sym 24141 reg_file[21][29]
.sym 24142 instr[20]
.sym 24143 reg_file[20][29]
.sym 24146 $abc$36303$new_n5315_
.sym 24147 $abc$36303$new_n5199_
.sym 24148 instr[24]
.sym 24149 instr[21]
.sym 24152 $abc$36303$new_n2093_
.sym 24153 instr[19]
.sym 24154 $abc$36303$new_n2094_
.sym 24155 instr[16]
.sym 24158 reg_file[19][29]
.sym 24159 instr[22]
.sym 24160 $abc$36303$new_n5198_
.sym 24161 reg_file[18][29]
.sym 24164 reg_file[17][29]
.sym 24165 instr[22]
.sym 24166 reg_file[16][29]
.sym 24167 $abc$36303$new_n5314_
.sym 24170 instr[17]
.sym 24171 reg_file[17][29]
.sym 24172 reg_file[21][29]
.sym 24173 instr[15]
.sym 24176 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 24180 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 24181 i_clk$SB_IO_IN_$glb_clk
.sym 24184 reg_file[5][27]
.sym 24186 reg_file[5][25]
.sym 24188 $abc$36303$new_n3970_
.sym 24190 $abc$36303$new_n2232_
.sym 24192 instr[22]
.sym 24195 instr[16]
.sym 24198 reg_file[20][25]
.sym 24199 reg_file[21][25]
.sym 24204 $abc$36303$new_n2228_
.sym 24211 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24224 reg_file[22][29]
.sym 24225 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 24226 $abc$36303$new_n2084_
.sym 24227 instr[15]
.sym 24228 reg_file[18][29]
.sym 24229 reg_file[29][29]
.sym 24232 reg_file[22][29]
.sym 24233 reg_file[25][29]
.sym 24235 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 24237 reg_file[29][29]
.sym 24238 instr[17]
.sym 24239 instr[15]
.sym 24242 reg_file[19][29]
.sym 24243 $abc$36303$new_n2085_
.sym 24246 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24250 instr[20]
.sym 24251 instr[16]
.sym 24254 instr[22]
.sym 24255 reg_file[23][29]
.sym 24259 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24263 instr[17]
.sym 24264 reg_file[25][29]
.sym 24265 reg_file[29][29]
.sym 24266 instr[15]
.sym 24269 reg_file[23][29]
.sym 24270 instr[17]
.sym 24271 reg_file[19][29]
.sym 24272 instr[15]
.sym 24275 reg_file[22][29]
.sym 24276 instr[15]
.sym 24277 instr[17]
.sym 24278 reg_file[18][29]
.sym 24281 instr[16]
.sym 24283 $abc$36303$new_n2084_
.sym 24284 $abc$36303$new_n2085_
.sym 24287 instr[22]
.sym 24288 reg_file[25][29]
.sym 24289 instr[20]
.sym 24290 reg_file[29][29]
.sym 24293 reg_file[22][29]
.sym 24294 instr[20]
.sym 24295 reg_file[23][29]
.sym 24296 instr[22]
.sym 24299 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 24303 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 24304 i_clk$SB_IO_IN_$glb_clk
.sym 24311 reg_file[14][27]
.sym 24320 instr[22]
.sym 24322 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 24323 instr[15]
.sym 24326 reg_file[16][27]
.sym 24338 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 24341 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 24349 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 24371 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24410 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 24426 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 24427 i_clk$SB_IO_IN_$glb_clk
.sym 24501 o_wb_addr[15]$SB_IO_OUT
.sym 24532 reg_file[5][7]
.sym 24533 reg_file[5][2]
.sym 24543 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 24544 $abc$36303$auto$maccmap.cc:112:fulladd$11644[19]
.sym 24547 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 24550 $abc$36303$auto$maccmap.cc:245:synth$11647[22]
.sym 24551 $abc$36303$auto$maccmap.cc:245:synth$11647[29]
.sym 24553 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 24573 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 24606 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 24650 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 24651 i_clk$SB_IO_IN_$glb_clk
.sym 24655 i_wb_data[29]$SB_IO_IN
.sym 24657 $abc$36303$new_n2010_
.sym 24659 instr[1]
.sym 24660 instr[3]
.sym 24661 instr[0]
.sym 24662 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4332[0]_new_inv_
.sym 24664 instr[2]
.sym 24667 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 24668 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 24669 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 24675 branch_instr_offset[11]
.sym 24679 branch_instr_offset[1]
.sym 24690 reg_file[10][7]
.sym 24698 reg_file[5][2]
.sym 24700 instr[5]
.sym 24702 i_wb_data[29]$SB_IO_IN
.sym 24705 pc[2]
.sym 24711 reg_file[27][15]
.sym 24716 reg_file[5][2]
.sym 24720 branch_instr_offset[4]
.sym 24722 instr[4]
.sym 24745 reg_file[5][7]
.sym 24753 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 24760 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 24761 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 24770 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 24780 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 24788 reg_file[5][7]
.sym 24811 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 24813 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 24814 i_clk$SB_IO_IN_$glb_clk
.sym 24816 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 24817 branch_instr_offset[9]
.sym 24818 $abc$36303$new_n4561_
.sym 24819 $abc$36303$new_n2009_
.sym 24820 $abc$36303$new_n3132_
.sym 24821 instr[6]
.sym 24822 $abc$36303$procmux$1178_Y[31]_new_
.sym 24823 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 24827 pc[13]
.sym 24829 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 24834 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 24835 i_wb_data[2]$SB_IO_IN
.sym 24840 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 24841 reg_file[27][2]
.sym 24842 i_reset$SB_IO_IN
.sym 24844 pc[4]
.sym 24845 $abc$36303$procmux$1178_Y[31]_new_
.sym 24846 reg_file[24][11]
.sym 24848 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 24849 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 24863 branch_instr_offset[2]
.sym 24865 i_wb_data[2]$SB_IO_IN
.sym 24866 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 24868 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 24871 pc[2]
.sym 24875 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 24881 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 24885 pc[2]
.sym 24886 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 24888 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 24890 branch_instr_offset[2]
.sym 24891 pc[2]
.sym 24897 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 24905 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 24910 pc[2]
.sym 24911 branch_instr_offset[2]
.sym 24921 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 24926 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 24927 pc[2]
.sym 24928 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 24929 i_wb_data[2]$SB_IO_IN
.sym 24936 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 24937 i_clk$SB_IO_IN_$glb_clk
.sym 24939 $abc$36303$new_n4244_
.sym 24940 reg_file[24][11]
.sym 24941 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 24942 $abc$36303$auto$maccmap.cc:112:fulladd$11644[3]
.sym 24943 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 24944 reg_file[24][2]
.sym 24945 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 24946 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 24947 branch_instr_offset[1]
.sym 24950 branch_instr_offset[1]
.sym 24952 $abc$36303$procmux$1178_Y[31]_new_
.sym 24953 i_wb_data[6]$SB_IO_IN
.sym 24954 reg_file[18][7]
.sym 24955 branch_instr_offset[11]
.sym 24957 reg_file[31][15]
.sym 24958 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 24960 branch_instr_offset[9]
.sym 24965 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 24966 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 24971 $abc$36303$procmux$1178_Y[31]_new_
.sym 24972 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 24974 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 24980 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 24982 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 24983 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 24985 pc[1]
.sym 24986 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 24990 branch_instr_offset[1]
.sym 24991 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 24992 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 24994 $abc$36303$procmux$1178_Y[31]_new_
.sym 24999 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 25000 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 25002 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 25004 pc[4]
.sym 25006 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25007 $abc$36303$auto$maccmap.cc:112:fulladd$11644[1]
.sym 25010 branch_instr_offset[4]
.sym 25013 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 25019 pc[4]
.sym 25021 branch_instr_offset[4]
.sym 25026 branch_instr_offset[4]
.sym 25028 pc[4]
.sym 25031 branch_instr_offset[1]
.sym 25033 pc[1]
.sym 25037 $abc$36303$auto$maccmap.cc:112:fulladd$11644[1]
.sym 25038 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25039 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 25040 $abc$36303$procmux$1178_Y[31]_new_
.sym 25043 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 25044 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 25045 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 25046 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 25049 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 25055 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 25059 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 25060 i_clk$SB_IO_IN_$glb_clk
.sym 25062 $abc$36303$new_n4484_
.sym 25063 reg_file[17][2]
.sym 25064 $abc$36303$new_n4481_
.sym 25065 $abc$36303$new_n4478_
.sym 25066 $abc$36303$auto$maccmap.cc:111:fulladd$11643[3]
.sym 25067 $abc$36303$new_n4502_
.sym 25068 $abc$36303$new_n4472_
.sym 25069 reg_file[17][7]
.sym 25070 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 25072 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 25073 $abc$36303$auto$maccmap.cc:111:fulladd$11643[18]
.sym 25074 reg_file[27][15]
.sym 25075 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 25076 branch_instr_offset[1]
.sym 25079 i_wb_data[6]$SB_IO_IN
.sym 25080 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 25081 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 25082 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 25083 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25084 $abc$36303$new_n4461_
.sym 25085 $abc$36303$procmux$1253_Y[31]_new_
.sym 25086 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25087 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 25088 branch_instr_offset[3]
.sym 25089 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 25090 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 25092 $abc$36303$auto$maccmap.cc:245:synth$11647[9]
.sym 25093 reg_file[17][7]
.sym 25096 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 25103 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 25104 $abc$36303$auto$maccmap.cc:111:fulladd$11643[4]
.sym 25105 $abc$36303$auto$maccmap.cc:112:fulladd$11644[4]
.sym 25106 $abc$36303$auto$maccmap.cc:112:fulladd$11644[1]
.sym 25107 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 25109 $abc$36303$auto$maccmap.cc:112:fulladd$11644[2]
.sym 25111 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 25113 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 25114 $abc$36303$auto$maccmap.cc:112:fulladd$11644[3]
.sym 25117 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 25118 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 25121 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 25122 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 25126 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 25131 $abc$36303$auto$maccmap.cc:111:fulladd$11643[3]
.sym 25134 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 25135 $auto$maccmap.cc:240:synth$11646.C[3]
.sym 25137 $abc$36303$auto$maccmap.cc:112:fulladd$11644[1]
.sym 25138 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 25141 $auto$maccmap.cc:240:synth$11646.C[4]
.sym 25143 $abc$36303$auto$maccmap.cc:112:fulladd$11644[2]
.sym 25144 $abc$36303$auto$maccmap.cc:111:fulladd$11643[3]
.sym 25145 $auto$maccmap.cc:240:synth$11646.C[3]
.sym 25147 $auto$maccmap.cc:240:synth$11646.C[5]
.sym 25149 $abc$36303$auto$maccmap.cc:111:fulladd$11643[4]
.sym 25150 $abc$36303$auto$maccmap.cc:112:fulladd$11644[3]
.sym 25151 $auto$maccmap.cc:240:synth$11646.C[4]
.sym 25153 $auto$maccmap.cc:240:synth$11646.C[6]
.sym 25155 $abc$36303$auto$maccmap.cc:112:fulladd$11644[4]
.sym 25156 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 25157 $auto$maccmap.cc:240:synth$11646.C[5]
.sym 25159 $auto$maccmap.cc:240:synth$11646.C[7]
.sym 25161 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 25162 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 25163 $auto$maccmap.cc:240:synth$11646.C[6]
.sym 25165 $auto$maccmap.cc:240:synth$11646.C[8]
.sym 25167 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 25168 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 25169 $auto$maccmap.cc:240:synth$11646.C[7]
.sym 25171 $auto$maccmap.cc:240:synth$11646.C[9]
.sym 25173 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 25174 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 25175 $auto$maccmap.cc:240:synth$11646.C[8]
.sym 25177 $auto$maccmap.cc:240:synth$11646.C[10]
.sym 25179 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 25180 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 25181 $auto$maccmap.cc:240:synth$11646.C[9]
.sym 25185 $abc$36303$new_n4505_
.sym 25186 reg_file[23][7]
.sym 25187 $abc$36303$auto$maccmap.cc:111:fulladd$11643[17]
.sym 25188 $abc$36303$auto$maccmap.cc:112:fulladd$11644[11]
.sym 25189 reg_file[23][11]
.sym 25190 $abc$36303$auto$maccmap.cc:112:fulladd$11644[16]
.sym 25191 $abc$36303$auto$maccmap.cc:111:fulladd$11643[14]
.sym 25192 $abc$36303$new_n4490_
.sym 25194 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 25195 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 25196 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 25197 pc[1]
.sym 25198 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 25199 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 25200 instr[20]
.sym 25201 $abc$36303$auto$maccmap.cc:245:synth$11647[3]
.sym 25202 $abc$36303$new_n3683_
.sym 25203 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 25204 $abc$36303$new_n4484_
.sym 25205 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 25206 reg_file[17][2]
.sym 25207 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 25208 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 25209 branch_instr_offset[4]
.sym 25210 reg_file[23][11]
.sym 25211 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 25212 $abc$36303$auto$maccmap.cc:245:synth$11647[5]
.sym 25213 $abc$36303$auto$maccmap.cc:112:fulladd$8971[7]
.sym 25214 branch_instr_offset[3]
.sym 25215 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 25216 $abc$36303$new_n4490_
.sym 25218 $abc$36303$auto$maccmap.cc:245:synth$8963[7]
.sym 25220 $abc$36303$auto$maccmap.cc:245:synth$8963[8]
.sym 25221 $auto$maccmap.cc:240:synth$11646.C[10]
.sym 25231 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 25234 $abc$36303$auto$maccmap.cc:111:fulladd$11643[11]
.sym 25235 $abc$36303$auto$maccmap.cc:112:fulladd$11644[14]
.sym 25236 $abc$36303$auto$maccmap.cc:112:fulladd$11644[13]
.sym 25237 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 25239 $abc$36303$auto$maccmap.cc:111:fulladd$11643[16]
.sym 25240 $abc$36303$auto$maccmap.cc:111:fulladd$11643[15]
.sym 25242 $abc$36303$auto$maccmap.cc:111:fulladd$11643[13]
.sym 25245 $abc$36303$auto$maccmap.cc:112:fulladd$11644[11]
.sym 25247 $abc$36303$auto$maccmap.cc:112:fulladd$11644[12]
.sym 25248 $abc$36303$auto$maccmap.cc:111:fulladd$11643[14]
.sym 25252 $abc$36303$auto$maccmap.cc:111:fulladd$11643[17]
.sym 25253 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 25255 $abc$36303$auto$maccmap.cc:112:fulladd$11644[16]
.sym 25256 $abc$36303$auto$maccmap.cc:112:fulladd$11644[15]
.sym 25257 $abc$36303$auto$maccmap.cc:111:fulladd$11643[12]
.sym 25258 $auto$maccmap.cc:240:synth$11646.C[11]
.sym 25260 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 25261 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 25262 $auto$maccmap.cc:240:synth$11646.C[10]
.sym 25264 $auto$maccmap.cc:240:synth$11646.C[12]
.sym 25266 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 25267 $abc$36303$auto$maccmap.cc:111:fulladd$11643[11]
.sym 25268 $auto$maccmap.cc:240:synth$11646.C[11]
.sym 25270 $auto$maccmap.cc:240:synth$11646.C[13]
.sym 25272 $abc$36303$auto$maccmap.cc:112:fulladd$11644[11]
.sym 25273 $abc$36303$auto$maccmap.cc:111:fulladd$11643[12]
.sym 25274 $auto$maccmap.cc:240:synth$11646.C[12]
.sym 25276 $auto$maccmap.cc:240:synth$11646.C[14]
.sym 25278 $abc$36303$auto$maccmap.cc:111:fulladd$11643[13]
.sym 25279 $abc$36303$auto$maccmap.cc:112:fulladd$11644[12]
.sym 25280 $auto$maccmap.cc:240:synth$11646.C[13]
.sym 25282 $auto$maccmap.cc:240:synth$11646.C[15]
.sym 25284 $abc$36303$auto$maccmap.cc:112:fulladd$11644[13]
.sym 25285 $abc$36303$auto$maccmap.cc:111:fulladd$11643[14]
.sym 25286 $auto$maccmap.cc:240:synth$11646.C[14]
.sym 25288 $auto$maccmap.cc:240:synth$11646.C[16]
.sym 25290 $abc$36303$auto$maccmap.cc:112:fulladd$11644[14]
.sym 25291 $abc$36303$auto$maccmap.cc:111:fulladd$11643[15]
.sym 25292 $auto$maccmap.cc:240:synth$11646.C[15]
.sym 25294 $auto$maccmap.cc:240:synth$11646.C[17]
.sym 25296 $abc$36303$auto$maccmap.cc:112:fulladd$11644[15]
.sym 25297 $abc$36303$auto$maccmap.cc:111:fulladd$11643[16]
.sym 25298 $auto$maccmap.cc:240:synth$11646.C[16]
.sym 25300 $auto$maccmap.cc:240:synth$11646.C[18]
.sym 25302 $abc$36303$auto$maccmap.cc:112:fulladd$11644[16]
.sym 25303 $abc$36303$auto$maccmap.cc:111:fulladd$11643[17]
.sym 25304 $auto$maccmap.cc:240:synth$11646.C[17]
.sym 25308 $abc$36303$auto$maccmap.cc:112:fulladd$8971[7]
.sym 25309 $abc$36303$auto$maccmap.cc:111:fulladd$8959[3]
.sym 25310 $abc$36303$auto$maccmap.cc:111:fulladd$8959[9]
.sym 25311 $abc$36303$auto$maccmap.cc:111:fulladd$8959[5]
.sym 25312 $abc$36303$auto$maccmap.cc:111:fulladd$8970[7]
.sym 25313 reg_file[11][11]
.sym 25314 $abc$36303$new_n4487_
.sym 25315 $abc$36303$new_n4475_
.sym 25320 pc[16]
.sym 25321 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 25322 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 25323 branch_instr_offset[12]
.sym 25324 branch_instr_offset[12]
.sym 25326 $abc$36303$new_n3646_
.sym 25327 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 25328 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 25331 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 25332 pc[2]
.sym 25333 $abc$36303$auto$maccmap.cc:245:synth$8974[4]
.sym 25334 $abc$36303$auto$maccmap.cc:245:synth$8963[10]
.sym 25335 pc[7]
.sym 25336 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25337 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25338 reg_file[24][11]
.sym 25339 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 25340 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25341 $abc$36303$auto$maccmap.cc:245:synth$11647[16]
.sym 25342 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 25343 $abc$36303$auto$maccmap.cc:245:synth$11647[17]
.sym 25344 $auto$maccmap.cc:240:synth$11646.C[18]
.sym 25351 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 25352 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 25353 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 25354 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 25358 $abc$36303$auto$maccmap.cc:112:fulladd$11644[17]
.sym 25361 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 25363 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 25365 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 25368 $abc$36303$auto$maccmap.cc:111:fulladd$11643[18]
.sym 25371 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 25372 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 25374 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 25376 $abc$36303$auto$maccmap.cc:112:fulladd$11644[19]
.sym 25377 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 25378 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 25379 $abc$36303$auto$maccmap.cc:111:fulladd$11643[19]
.sym 25381 $auto$maccmap.cc:240:synth$11646.C[19]
.sym 25383 $abc$36303$auto$maccmap.cc:111:fulladd$11643[18]
.sym 25384 $abc$36303$auto$maccmap.cc:112:fulladd$11644[17]
.sym 25385 $auto$maccmap.cc:240:synth$11646.C[18]
.sym 25387 $auto$maccmap.cc:240:synth$11646.C[20]
.sym 25389 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 25390 $abc$36303$auto$maccmap.cc:111:fulladd$11643[19]
.sym 25391 $auto$maccmap.cc:240:synth$11646.C[19]
.sym 25393 $auto$maccmap.cc:240:synth$11646.C[21]
.sym 25395 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 25396 $abc$36303$auto$maccmap.cc:112:fulladd$11644[19]
.sym 25397 $auto$maccmap.cc:240:synth$11646.C[20]
.sym 25399 $auto$maccmap.cc:240:synth$11646.C[22]
.sym 25401 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 25402 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 25403 $auto$maccmap.cc:240:synth$11646.C[21]
.sym 25405 $auto$maccmap.cc:240:synth$11646.C[23]
.sym 25407 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 25408 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 25409 $auto$maccmap.cc:240:synth$11646.C[22]
.sym 25411 $auto$maccmap.cc:240:synth$11646.C[24]
.sym 25413 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 25414 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 25415 $auto$maccmap.cc:240:synth$11646.C[23]
.sym 25417 $auto$maccmap.cc:240:synth$11646.C[25]
.sym 25419 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 25420 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 25421 $auto$maccmap.cc:240:synth$11646.C[24]
.sym 25423 $auto$maccmap.cc:240:synth$11646.C[26]
.sym 25425 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 25426 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 25427 $auto$maccmap.cc:240:synth$11646.C[25]
.sym 25432 $abc$36303$auto$maccmap.cc:245:synth$8963[4]
.sym 25433 $abc$36303$auto$maccmap.cc:245:synth$8963[5]
.sym 25434 $abc$36303$auto$maccmap.cc:245:synth$8963[6]
.sym 25435 $abc$36303$auto$maccmap.cc:245:synth$8963[7]
.sym 25436 $abc$36303$auto$maccmap.cc:245:synth$8963[8]
.sym 25437 $abc$36303$auto$maccmap.cc:245:synth$8963[9]
.sym 25438 $abc$36303$auto$maccmap.cc:245:synth$8963[10]
.sym 25439 reg_file[20][5]
.sym 25440 $abc$36303$auto$maccmap.cc:112:fulladd$11644[17]
.sym 25441 $abc$36303$auto$maccmap.cc:112:fulladd$11644[17]
.sym 25442 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 25443 pc[5]
.sym 25444 $abc$36303$new_n4487_
.sym 25445 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 25447 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 25451 instr[16]
.sym 25452 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 25454 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25455 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 25456 $abc$36303$auto$maccmap.cc:245:synth$11647[20]
.sym 25457 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 25458 $abc$36303$new_n4493_
.sym 25459 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 25461 $abc$36303$auto$maccmap.cc:111:fulladd$8959[6]
.sym 25462 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 25463 $abc$36303$procmux$1178_Y[31]_new_
.sym 25464 $abc$36303$auto$maccmap.cc:245:synth$11647[24]
.sym 25465 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 25466 reg_file[6][11]
.sym 25467 $auto$maccmap.cc:240:synth$11646.C[26]
.sym 25472 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 25473 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 25476 pc[10]
.sym 25478 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 25480 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 25481 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 25482 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 25487 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25488 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 25491 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 25492 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 25495 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 25497 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 25498 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 25504 $auto$maccmap.cc:240:synth$11646.C[27]
.sym 25506 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 25507 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 25508 $auto$maccmap.cc:240:synth$11646.C[26]
.sym 25510 $auto$maccmap.cc:240:synth$11646.C[28]
.sym 25512 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 25513 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 25514 $auto$maccmap.cc:240:synth$11646.C[27]
.sym 25516 $auto$maccmap.cc:240:synth$11646.C[29]
.sym 25518 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 25519 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 25520 $auto$maccmap.cc:240:synth$11646.C[28]
.sym 25522 $auto$maccmap.cc:240:synth$11646.C[30]
.sym 25524 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 25525 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 25526 $auto$maccmap.cc:240:synth$11646.C[29]
.sym 25528 $auto$maccmap.cc:240:synth$11646.C[31]
.sym 25530 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 25531 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 25532 $auto$maccmap.cc:240:synth$11646.C[30]
.sym 25536 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 25537 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 25538 $auto$maccmap.cc:240:synth$11646.C[31]
.sym 25543 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25550 pc[10]
.sym 25551 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 25552 i_clk$SB_IO_IN_$glb_clk
.sym 25554 $abc$36303$auto$maccmap.cc:245:synth$8963[11]
.sym 25555 $abc$36303$auto$maccmap.cc:245:synth$8963[12]
.sym 25556 $abc$36303$auto$maccmap.cc:245:synth$8963[13]
.sym 25557 $abc$36303$auto$maccmap.cc:245:synth$8963[14]
.sym 25558 $abc$36303$auto$maccmap.cc:245:synth$8963[15]
.sym 25559 $abc$36303$auto$maccmap.cc:245:synth$8963[16]
.sym 25560 $abc$36303$auto$maccmap.cc:245:synth$8963[17]
.sym 25561 $abc$36303$auto$maccmap.cc:245:synth$8963[18]
.sym 25562 $abc$36303$auto$maccmap.cc:111:fulladd$8959[4]
.sym 25563 $abc$36303$auto$maccmap.cc:111:fulladd$8959[7]
.sym 25564 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 25565 $abc$36303$auto$maccmap.cc:112:fulladd$11644[19]
.sym 25566 pc[3]
.sym 25567 pc[15]
.sym 25568 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 25569 pc[13]
.sym 25570 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 25571 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 25572 branch_instr_offset[2]
.sym 25573 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 25574 branch_instr_offset[4]
.sym 25575 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25576 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 25577 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 25578 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 25579 $abc$36303$auto$maccmap.cc:245:synth$11647[23]
.sym 25580 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 25581 $abc$36303$auto$maccmap.cc:111:fulladd$8959[20]
.sym 25582 $abc$36303$new_n4511_
.sym 25583 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25584 $abc$36303$auto$maccmap.cc:245:synth$8974[9]
.sym 25585 $abc$36303$auto$maccmap.cc:245:synth$11647[31]
.sym 25586 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 25587 pc[23]
.sym 25589 $abc$36303$new_n4532_
.sym 25595 $abc$36303$auto$maccmap.cc:245:synth$11647[18]
.sym 25596 $abc$36303$auto$maccmap.cc:245:synth$11647[12]
.sym 25599 $abc$36303$auto$maccmap.cc:245:synth$11647[13]
.sym 25602 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 25606 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 25607 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25608 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25610 $abc$36303$auto$maccmap.cc:245:synth$11647[11]
.sym 25611 $abc$36303$auto$maccmap.cc:245:synth$11647[16]
.sym 25612 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25613 $abc$36303$auto$maccmap.cc:245:synth$11647[17]
.sym 25617 $abc$36303$auto$maccmap.cc:245:synth$8963[17]
.sym 25618 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25619 $abc$36303$auto$maccmap.cc:245:synth$8963[11]
.sym 25620 $abc$36303$auto$maccmap.cc:245:synth$8963[12]
.sym 25621 $abc$36303$auto$maccmap.cc:245:synth$8963[13]
.sym 25624 $abc$36303$auto$maccmap.cc:245:synth$8963[16]
.sym 25626 $abc$36303$auto$maccmap.cc:245:synth$8963[18]
.sym 25628 $abc$36303$auto$maccmap.cc:245:synth$8963[16]
.sym 25629 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25630 $abc$36303$auto$maccmap.cc:245:synth$11647[16]
.sym 25631 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25636 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 25640 $abc$36303$auto$maccmap.cc:245:synth$8963[12]
.sym 25641 $abc$36303$auto$maccmap.cc:245:synth$11647[12]
.sym 25642 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25643 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25646 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25652 $abc$36303$auto$maccmap.cc:245:synth$11647[13]
.sym 25653 $abc$36303$auto$maccmap.cc:245:synth$8963[13]
.sym 25654 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25655 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25658 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25659 $abc$36303$auto$maccmap.cc:245:synth$11647[18]
.sym 25660 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25661 $abc$36303$auto$maccmap.cc:245:synth$8963[18]
.sym 25664 $abc$36303$auto$maccmap.cc:245:synth$8963[17]
.sym 25665 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25666 $abc$36303$auto$maccmap.cc:245:synth$11647[17]
.sym 25667 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25670 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25671 $abc$36303$auto$maccmap.cc:245:synth$11647[11]
.sym 25672 $abc$36303$auto$maccmap.cc:245:synth$8963[11]
.sym 25673 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25674 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 25675 i_clk$SB_IO_IN_$glb_clk
.sym 25677 $abc$36303$auto$maccmap.cc:245:synth$8963[19]
.sym 25678 $abc$36303$auto$maccmap.cc:245:synth$8963[20]
.sym 25679 $abc$36303$auto$maccmap.cc:245:synth$8963[21]
.sym 25680 $abc$36303$auto$maccmap.cc:245:synth$8963[22]
.sym 25681 $abc$36303$auto$maccmap.cc:245:synth$8963[23]
.sym 25682 $abc$36303$auto$maccmap.cc:245:synth$8963[24]
.sym 25683 $abc$36303$auto$maccmap.cc:245:synth$8963[25]
.sym 25684 $abc$36303$auto$maccmap.cc:245:synth$8963[26]
.sym 25685 $abc$36303$new_n4499_
.sym 25686 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 25687 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 25689 $abc$36303$new_n4508_
.sym 25691 $abc$36303$new_n4514_
.sym 25692 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 25694 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 25695 $abc$36303$new_n4496_
.sym 25696 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 25697 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 25698 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 25699 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 25700 pc[10]
.sym 25701 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 25702 $abc$36303$auto$maccmap.cc:111:fulladd$8959[24]
.sym 25703 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 25705 $abc$36303$auto$maccmap.cc:112:fulladd$8971[7]
.sym 25706 $abc$36303$auto$maccmap.cc:111:fulladd$8959[28]
.sym 25707 $abc$36303$auto$maccmap.cc:111:fulladd$8970[3]
.sym 25708 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 25709 $abc$36303$auto$maccmap.cc:112:fulladd$8971[5]
.sym 25710 $abc$36303$new_n4550_
.sym 25711 $abc$36303$auto$maccmap.cc:112:fulladd$8960[26]
.sym 25712 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 25718 $abc$36303$auto$maccmap.cc:245:synth$11647[26]
.sym 25720 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 25721 $abc$36303$auto$maccmap.cc:245:synth$11647[21]
.sym 25723 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25725 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25726 $abc$36303$auto$maccmap.cc:245:synth$11647[20]
.sym 25729 $abc$36303$auto$maccmap.cc:245:synth$11647[25]
.sym 25733 $abc$36303$auto$maccmap.cc:245:synth$8963[20]
.sym 25734 $abc$36303$auto$maccmap.cc:245:synth$11647[24]
.sym 25735 instr[23]
.sym 25736 $abc$36303$auto$maccmap.cc:245:synth$8963[21]
.sym 25739 $abc$36303$auto$maccmap.cc:245:synth$8963[24]
.sym 25741 $abc$36303$auto$maccmap.cc:245:synth$8963[26]
.sym 25743 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25747 pc[23]
.sym 25748 $abc$36303$auto$maccmap.cc:245:synth$8963[25]
.sym 25749 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 25751 $abc$36303$auto$maccmap.cc:245:synth$11647[26]
.sym 25752 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25753 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25754 $abc$36303$auto$maccmap.cc:245:synth$8963[26]
.sym 25759 instr[23]
.sym 25760 pc[23]
.sym 25764 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25769 $abc$36303$auto$maccmap.cc:245:synth$8963[24]
.sym 25770 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25771 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25772 $abc$36303$auto$maccmap.cc:245:synth$11647[24]
.sym 25775 $abc$36303$auto$maccmap.cc:245:synth$11647[25]
.sym 25776 $abc$36303$auto$maccmap.cc:245:synth$8963[25]
.sym 25777 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25778 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25782 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 25787 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25788 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25789 $abc$36303$auto$maccmap.cc:245:synth$8963[21]
.sym 25790 $abc$36303$auto$maccmap.cc:245:synth$11647[21]
.sym 25793 $abc$36303$auto$maccmap.cc:245:synth$11647[20]
.sym 25794 $abc$36303$auto$maccmap.cc:245:synth$8963[20]
.sym 25795 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25796 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25797 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 25798 i_clk$SB_IO_IN_$glb_clk
.sym 25800 $abc$36303$auto$maccmap.cc:245:synth$8963[27]
.sym 25801 $abc$36303$auto$maccmap.cc:245:synth$8963[28]
.sym 25802 $abc$36303$auto$maccmap.cc:245:synth$8963[29]
.sym 25803 $abc$36303$auto$maccmap.cc:245:synth$8963[30]
.sym 25804 $abc$36303$auto$maccmap.cc:245:synth$8963[31]
.sym 25805 reg_file[4][7]
.sym 25806 $abc$36303$new_n4517_
.sym 25807 $abc$36303$new_n4553_
.sym 25810 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 25812 pc[11]
.sym 25813 $abc$36303$auto$maccmap.cc:245:synth$8981[20]
.sym 25814 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 25815 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 25816 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 25818 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 25819 pc[8]
.sym 25821 $abc$36303$auto$maccmap.cc:245:synth$8963[20]
.sym 25822 $abc$36303$new_n4535_
.sym 25823 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 25824 $abc$36303$auto$maccmap.cc:245:synth$8974[8]
.sym 25825 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 25826 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 25827 $abc$36303$auto$maccmap.cc:111:fulladd$8959[22]
.sym 25828 $abc$36303$new_n4544_
.sym 25829 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 25830 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 25831 reg_file[0][0]
.sym 25832 $abc$36303$auto$maccmap.cc:245:synth$8974[4]
.sym 25833 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25835 $abc$36303$auto$maccmap.cc:245:synth$8981[19]
.sym 25841 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25842 $abc$36303$auto$maccmap.cc:245:synth$11647[28]
.sym 25843 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25844 $abc$36303$auto$maccmap.cc:245:synth$8963[22]
.sym 25845 $abc$36303$auto$maccmap.cc:245:synth$8963[23]
.sym 25846 $abc$36303$auto$maccmap.cc:245:synth$11647[30]
.sym 25849 $abc$36303$auto$maccmap.cc:245:synth$11647[23]
.sym 25852 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 25853 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25856 $abc$36303$auto$maccmap.cc:245:synth$11647[27]
.sym 25857 $abc$36303$auto$maccmap.cc:245:synth$11647[22]
.sym 25858 $abc$36303$auto$maccmap.cc:245:synth$11647[29]
.sym 25859 $abc$36303$auto$maccmap.cc:245:synth$8963[29]
.sym 25864 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25865 $abc$36303$auto$maccmap.cc:245:synth$8963[27]
.sym 25866 $abc$36303$auto$maccmap.cc:245:synth$8963[28]
.sym 25867 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 25868 $abc$36303$auto$maccmap.cc:245:synth$8963[30]
.sym 25875 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25880 $abc$36303$auto$maccmap.cc:245:synth$11647[23]
.sym 25881 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25882 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25883 $abc$36303$auto$maccmap.cc:245:synth$8963[23]
.sym 25886 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25887 $abc$36303$auto$maccmap.cc:245:synth$11647[30]
.sym 25888 $abc$36303$auto$maccmap.cc:245:synth$8963[30]
.sym 25889 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25892 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25893 $abc$36303$auto$maccmap.cc:245:synth$8963[29]
.sym 25894 $abc$36303$auto$maccmap.cc:245:synth$11647[29]
.sym 25895 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25901 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 25904 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25905 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25906 $abc$36303$auto$maccmap.cc:245:synth$8963[27]
.sym 25907 $abc$36303$auto$maccmap.cc:245:synth$11647[27]
.sym 25910 $abc$36303$auto$maccmap.cc:245:synth$8963[28]
.sym 25911 $abc$36303$auto$maccmap.cc:245:synth$11647[28]
.sym 25912 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25913 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25916 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 25917 $abc$36303$auto$maccmap.cc:245:synth$11647[22]
.sym 25918 $abc$36303$auto$maccmap.cc:245:synth$8963[22]
.sym 25919 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25920 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 25921 i_clk$SB_IO_IN_$glb_clk
.sym 25924 $abc$36303$auto$maccmap.cc:245:synth$8974[3]
.sym 25925 $abc$36303$auto$maccmap.cc:245:synth$8974[4]
.sym 25926 $abc$36303$auto$maccmap.cc:245:synth$8974[5]
.sym 25927 $abc$36303$auto$maccmap.cc:245:synth$8974[6]
.sym 25928 $abc$36303$auto$maccmap.cc:245:synth$8974[7]
.sym 25929 $abc$36303$auto$maccmap.cc:245:synth$8974[8]
.sym 25930 $abc$36303$auto$maccmap.cc:245:synth$8974[9]
.sym 25934 branch_instr_offset[8]
.sym 25936 pc[14]
.sym 25937 $abc$36303$new_n4541_
.sym 25939 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 25940 instr[17]
.sym 25941 pc[16]
.sym 25942 instr[15]
.sym 25943 pc[10]
.sym 25944 pc[15]
.sym 25946 $abc$36303$procmux$1253_Y[31]_new_
.sym 25948 $abc$36303$auto$maccmap.cc:245:synth$8981[30]
.sym 25949 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 25950 $abc$36303$procmux$1178_Y[31]_new_
.sym 25951 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 25952 $abc$36303$auto$maccmap.cc:111:fulladd$8970[17]
.sym 25953 pc[12]
.sym 25954 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 25955 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 25956 $abc$36303$auto$maccmap.cc:112:fulladd$8960[20]
.sym 25957 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 25958 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 25966 pc[24]
.sym 25967 instr[24]
.sym 25969 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 25970 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 25971 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 25973 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 25975 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 25976 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 25979 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 25980 branch_instr_offset[12]
.sym 25987 pc[30]
.sym 25993 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 25995 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 26000 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 26003 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 26004 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 26006 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 26010 pc[30]
.sym 26011 branch_instr_offset[12]
.sym 26015 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 26016 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 26018 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 26021 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 26023 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 26024 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 26030 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26035 pc[24]
.sym 26036 instr[24]
.sym 26039 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 26040 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 26042 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 26043 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 26044 i_clk$SB_IO_IN_$glb_clk
.sym 26046 $abc$36303$auto$maccmap.cc:245:synth$8974[10]
.sym 26047 $abc$36303$auto$maccmap.cc:245:synth$8974[11]
.sym 26048 $abc$36303$auto$maccmap.cc:245:synth$8974[12]
.sym 26049 $abc$36303$auto$maccmap.cc:245:synth$8974[13]
.sym 26050 $abc$36303$auto$maccmap.cc:245:synth$8974[14]
.sym 26051 $abc$36303$auto$maccmap.cc:245:synth$8974[15]
.sym 26052 $abc$36303$auto$maccmap.cc:245:synth$8974[16]
.sym 26053 $abc$36303$auto$maccmap.cc:245:synth$8974[17]
.sym 26055 pc[27]
.sym 26056 pc[27]
.sym 26057 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 26059 instr[21]
.sym 26060 pc[24]
.sym 26061 instr[24]
.sym 26062 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 26063 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 26064 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 26065 $abc$36303$new_n4547_
.sym 26066 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 26067 $abc$36303$auto$maccmap.cc:111:fulladd$8970[6]
.sym 26068 $abc$36303$new_n4538_
.sym 26069 pc[29]
.sym 26070 $abc$36303$auto$maccmap.cc:111:fulladd$8970[19]
.sym 26071 alu_i_b[11]
.sym 26072 pc[22]
.sym 26073 $abc$36303$auto$maccmap.cc:245:synth$8974[15]
.sym 26074 pc[25]
.sym 26075 instr[19]
.sym 26076 $abc$36303$auto$maccmap.cc:112:fulladd$8971[23]
.sym 26077 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 26078 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 26079 $abc$36303$auto$maccmap.cc:112:fulladd$8971[16]
.sym 26080 $abc$36303$auto$maccmap.cc:245:synth$8974[9]
.sym 26081 $abc$36303$auto$maccmap.cc:111:fulladd$8970[22]
.sym 26088 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 26091 branch_instr_offset[12]
.sym 26093 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26098 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 26099 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 26100 pc[11]
.sym 26101 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 26108 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 26110 pc[15]
.sym 26112 pc[14]
.sym 26113 pc[12]
.sym 26114 pc[13]
.sym 26120 pc[11]
.sym 26121 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 26122 branch_instr_offset[12]
.sym 26123 pc[12]
.sym 26126 pc[12]
.sym 26127 pc[13]
.sym 26128 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 26129 branch_instr_offset[12]
.sym 26132 pc[14]
.sym 26133 pc[15]
.sym 26134 branch_instr_offset[12]
.sym 26135 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 26138 pc[12]
.sym 26139 pc[13]
.sym 26140 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 26141 branch_instr_offset[12]
.sym 26144 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26152 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 26156 branch_instr_offset[12]
.sym 26157 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 26158 pc[11]
.sym 26159 pc[12]
.sym 26162 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 26163 branch_instr_offset[12]
.sym 26164 pc[15]
.sym 26165 pc[14]
.sym 26166 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 26167 i_clk$SB_IO_IN_$glb_clk
.sym 26169 $abc$36303$auto$maccmap.cc:245:synth$8974[18]
.sym 26170 $abc$36303$auto$maccmap.cc:245:synth$8974[19]
.sym 26171 $abc$36303$auto$maccmap.cc:245:synth$8974[20]
.sym 26172 $abc$36303$auto$maccmap.cc:245:synth$8974[21]
.sym 26173 $abc$36303$auto$maccmap.cc:245:synth$8974[22]
.sym 26174 $abc$36303$auto$maccmap.cc:245:synth$8974[23]
.sym 26175 $abc$36303$auto$maccmap.cc:245:synth$8974[24]
.sym 26176 $abc$36303$auto$maccmap.cc:245:synth$8974[25]
.sym 26177 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 26178 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 26179 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 26180 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 26181 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 26182 alu_i_a[1]
.sym 26184 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 26185 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 26187 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 26189 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 26190 alu_i_a[3]
.sym 26191 branch_instr_offset[3]
.sym 26192 $abc$36303$auto$maccmap.cc:112:fulladd$8971[11]
.sym 26193 $abc$36303$auto$maccmap.cc:111:fulladd$8959[28]
.sym 26194 $abc$36303$auto$maccmap.cc:112:fulladd$8971[27]
.sym 26195 $abc$36303$auto$maccmap.cc:111:fulladd$8970[30]
.sym 26196 pc[30]
.sym 26198 $abc$36303$auto$maccmap.cc:111:fulladd$8959[24]
.sym 26199 $abc$36303$auto$maccmap.cc:245:synth$8974[27]
.sym 26200 pc[27]
.sym 26201 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 26202 $abc$36303$auto$maccmap.cc:112:fulladd$8960[26]
.sym 26203 $abc$36303$auto$maccmap.cc:112:fulladd$8971[25]
.sym 26204 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 26210 pc[13]
.sym 26212 $abc$36303$auto$maccmap.cc:245:synth$8981[21]
.sym 26214 $abc$36303$procmux$1253_Y[31]_new_
.sym 26217 $abc$36303$auto$maccmap.cc:245:synth$8981[20]
.sym 26218 $abc$36303$auto$maccmap.cc:245:synth$8981[30]
.sym 26219 branch_instr_offset[12]
.sym 26220 $abc$36303$procmux$1178_Y[31]_new_
.sym 26222 pc[14]
.sym 26224 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 26228 $abc$36303$auto$maccmap.cc:245:synth$8974[20]
.sym 26229 $abc$36303$auto$maccmap.cc:245:synth$8974[21]
.sym 26230 $abc$36303$auto$maccmap.cc:245:synth$8974[30]
.sym 26233 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 26235 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26237 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 26243 branch_instr_offset[12]
.sym 26244 pc[14]
.sym 26245 pc[13]
.sym 26246 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 26249 $abc$36303$procmux$1178_Y[31]_new_
.sym 26250 $abc$36303$procmux$1253_Y[31]_new_
.sym 26251 $abc$36303$auto$maccmap.cc:245:synth$8981[20]
.sym 26252 $abc$36303$auto$maccmap.cc:245:synth$8974[20]
.sym 26255 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26261 pc[14]
.sym 26262 pc[13]
.sym 26263 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 26264 branch_instr_offset[12]
.sym 26267 $abc$36303$auto$maccmap.cc:245:synth$8981[21]
.sym 26268 $abc$36303$auto$maccmap.cc:245:synth$8974[21]
.sym 26269 $abc$36303$procmux$1253_Y[31]_new_
.sym 26270 $abc$36303$procmux$1178_Y[31]_new_
.sym 26274 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 26280 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 26285 $abc$36303$auto$maccmap.cc:245:synth$8981[30]
.sym 26286 $abc$36303$procmux$1253_Y[31]_new_
.sym 26287 $abc$36303$procmux$1178_Y[31]_new_
.sym 26288 $abc$36303$auto$maccmap.cc:245:synth$8974[30]
.sym 26289 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 26290 i_clk$SB_IO_IN_$glb_clk
.sym 26292 $abc$36303$auto$maccmap.cc:245:synth$8974[26]
.sym 26293 $abc$36303$auto$maccmap.cc:245:synth$8974[27]
.sym 26294 $abc$36303$auto$maccmap.cc:245:synth$8974[28]
.sym 26295 $abc$36303$auto$maccmap.cc:245:synth$8974[29]
.sym 26296 $abc$36303$auto$maccmap.cc:245:synth$8974[30]
.sym 26297 $abc$36303$auto$maccmap.cc:245:synth$8974[31]
.sym 26298 reg_file[14][16]
.sym 26299 reg_file[14][0]
.sym 26300 pc[13]
.sym 26303 i_wb_data[20]$SB_IO_IN
.sym 26306 reg_file[10][1]
.sym 26307 pc[18]
.sym 26308 branch_instr_offset[12]
.sym 26309 instr[20]
.sym 26310 pc[26]
.sym 26311 $abc$36303$auto$maccmap.cc:245:synth$8974[18]
.sym 26312 instr[22]
.sym 26314 $abc$36303$auto$maccmap.cc:111:fulladd$8970[20]
.sym 26315 pc[21]
.sym 26316 $abc$36303$auto$maccmap.cc:245:synth$8981[19]
.sym 26317 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 26319 pc[17]
.sym 26320 $abc$36303$new_n4544_
.sym 26321 $abc$36303$auto$maccmap.cc:112:fulladd$8971[22]
.sym 26322 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 26323 $abc$36303$auto$maccmap.cc:112:fulladd$8971[24]
.sym 26324 branch_instr_offset[6]
.sym 26325 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26326 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 26327 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 26334 pc[24]
.sym 26342 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26343 pc[23]
.sym 26344 pc[22]
.sym 26347 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 26351 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 26352 pc[19]
.sym 26353 pc[20]
.sym 26354 branch_instr_offset[12]
.sym 26358 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 26359 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 26361 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 26362 branch_instr_offset[12]
.sym 26363 pc[21]
.sym 26368 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26372 pc[21]
.sym 26373 pc[20]
.sym 26374 branch_instr_offset[12]
.sym 26375 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 26379 pc[24]
.sym 26380 branch_instr_offset[12]
.sym 26384 branch_instr_offset[12]
.sym 26385 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 26386 pc[23]
.sym 26387 pc[22]
.sym 26390 branch_instr_offset[12]
.sym 26391 pc[23]
.sym 26392 pc[22]
.sym 26393 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 26396 pc[19]
.sym 26397 pc[20]
.sym 26398 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 26399 branch_instr_offset[12]
.sym 26403 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 26408 branch_instr_offset[12]
.sym 26409 pc[20]
.sym 26410 pc[21]
.sym 26411 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 26412 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 26413 i_clk$SB_IO_IN_$glb_clk
.sym 26415 $abc$36303$auto$maccmap.cc:111:fulladd$8959[26]
.sym 26416 $abc$36303$new_n4545_
.sym 26417 $abc$36303$auto$maccmap.cc:112:fulladd$8971[26]
.sym 26418 reg_file[7][0]
.sym 26419 $abc$36303$auto$maccmap.cc:112:fulladd$8960[26]
.sym 26420 reg_file[7][22]
.sym 26421 $abc$36303$new_n4518_
.sym 26422 $abc$36303$new_n4554_
.sym 26427 instr[17]
.sym 26428 reg_file[14][16]
.sym 26429 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 26431 pc[23]
.sym 26432 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 26434 instr[16]
.sym 26435 $abc$36303$new_n4320_
.sym 26438 instr[16]
.sym 26439 $abc$36303$auto$maccmap.cc:111:fulladd$8970[17]
.sym 26440 pc[13]
.sym 26441 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 26442 $abc$36303$auto$maccmap.cc:111:fulladd$8970[28]
.sym 26443 $abc$36303$auto$maccmap.cc:112:fulladd$8971[28]
.sym 26444 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 26445 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 26446 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 26447 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 26448 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 26449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 26450 $abc$36303$auto$maccmap.cc:111:fulladd$8970[18]
.sym 26457 pc[20]
.sym 26461 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 26465 pc[29]
.sym 26466 pc[30]
.sym 26472 branch_instr_offset[12]
.sym 26473 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26474 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 26476 pc[25]
.sym 26477 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 26479 pc[17]
.sym 26480 pc[28]
.sym 26481 pc[31]
.sym 26485 pc[18]
.sym 26489 pc[18]
.sym 26491 branch_instr_offset[12]
.sym 26496 pc[25]
.sym 26498 branch_instr_offset[12]
.sym 26501 branch_instr_offset[12]
.sym 26502 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 26503 pc[29]
.sym 26504 pc[28]
.sym 26507 pc[17]
.sym 26508 branch_instr_offset[12]
.sym 26514 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26520 branch_instr_offset[12]
.sym 26521 pc[20]
.sym 26525 pc[31]
.sym 26526 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 26527 branch_instr_offset[12]
.sym 26528 pc[30]
.sym 26531 pc[28]
.sym 26532 pc[29]
.sym 26533 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 26534 branch_instr_offset[12]
.sym 26535 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 26536 i_clk$SB_IO_IN_$glb_clk
.sym 26538 pc[28]
.sym 26539 pc[31]
.sym 26540 $abc$36303$auto$maccmap.cc:112:fulladd$8971[17]
.sym 26541 $abc$36303$auto$maccmap.cc:112:fulladd$8971[24]
.sym 26542 pc[19]
.sym 26543 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 26544 $abc$36303$auto$maccmap.cc:111:fulladd$8970[17]
.sym 26545 $abc$36303$auto$maccmap.cc:111:fulladd$8970[24]
.sym 26546 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 26547 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 26549 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 26550 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 26552 instr[17]
.sym 26554 instr[20]
.sym 26555 $abc$36303$auto$maccmap.cc:245:synth$8981[31]
.sym 26556 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 26560 instr[24]
.sym 26561 instr[21]
.sym 26562 pc[25]
.sym 26563 pc[19]
.sym 26564 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26565 $abc$36303$auto$maccmap.cc:111:fulladd$8970[22]
.sym 26566 alu_i_a[15]
.sym 26567 instr[19]
.sym 26568 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 26569 instr[18]
.sym 26570 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 26571 pc[28]
.sym 26572 pc[22]
.sym 26573 $abc$36303$auto$maccmap.cc:111:fulladd$8970[19]
.sym 26580 pc[26]
.sym 26581 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 26583 pc[20]
.sym 26587 pc[18]
.sym 26588 pc[29]
.sym 26593 branch_instr_offset[12]
.sym 26595 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26596 pc[31]
.sym 26599 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 26604 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 26607 pc[19]
.sym 26614 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26619 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 26625 pc[31]
.sym 26627 branch_instr_offset[12]
.sym 26630 pc[26]
.sym 26632 branch_instr_offset[12]
.sym 26636 pc[29]
.sym 26637 branch_instr_offset[12]
.sym 26642 pc[18]
.sym 26644 branch_instr_offset[12]
.sym 26648 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 26654 branch_instr_offset[12]
.sym 26655 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 26656 pc[19]
.sym 26657 pc[20]
.sym 26658 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 26659 i_clk$SB_IO_IN_$glb_clk
.sym 26661 $abc$36303$new_n4316_
.sym 26662 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 26663 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 26664 $abc$36303$auto$maccmap.cc:112:fulladd$8971[19]
.sym 26665 reg_file[0][22]
.sym 26666 $abc$36303$auto$maccmap.cc:111:fulladd$8970[18]
.sym 26667 $abc$36303$auto$maccmap.cc:112:fulladd$8971[18]
.sym 26668 $abc$36303$auto$maccmap.cc:111:fulladd$8959[25]
.sym 26669 o_wb_addr[8]$SB_IO_OUT
.sym 26671 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 26673 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 26674 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 26675 pc[23]
.sym 26676 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 26677 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 26679 pc[20]
.sym 26680 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 26682 pc[31]
.sym 26683 pc[18]
.sym 26684 instr[15]
.sym 26685 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 26686 $abc$36303$auto$maccmap.cc:111:fulladd$8970[30]
.sym 26687 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26688 pc[30]
.sym 26689 $abc$36303$auto$maccmap.cc:111:fulladd$8959[28]
.sym 26690 $abc$36303$auto$maccmap.cc:112:fulladd$8971[27]
.sym 26691 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 26693 pc[27]
.sym 26694 $abc$36303$auto$maccmap.cc:111:fulladd$8959[24]
.sym 26695 $abc$36303$auto$maccmap.cc:112:fulladd$8971[25]
.sym 26696 branch_instr_offset[12]
.sym 26702 branch_instr_offset[12]
.sym 26704 pc[21]
.sym 26707 pc[29]
.sym 26710 pc[28]
.sym 26711 branch_instr_offset[12]
.sym 26713 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 26714 pc[19]
.sym 26715 pc[18]
.sym 26719 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 26721 branch_instr_offset[8]
.sym 26724 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26727 instr[19]
.sym 26729 instr[18]
.sym 26732 pc[22]
.sym 26735 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 26742 instr[18]
.sym 26744 pc[18]
.sym 26747 branch_instr_offset[12]
.sym 26748 pc[19]
.sym 26753 pc[29]
.sym 26754 branch_instr_offset[12]
.sym 26759 branch_instr_offset[12]
.sym 26760 pc[22]
.sym 26761 pc[21]
.sym 26762 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 26765 pc[19]
.sym 26768 instr[19]
.sym 26772 branch_instr_offset[8]
.sym 26774 pc[28]
.sym 26777 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 26778 branch_instr_offset[12]
.sym 26779 pc[22]
.sym 26780 pc[21]
.sym 26781 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 26782 i_clk$SB_IO_IN_$glb_clk
.sym 26784 $abc$36303$auto$maccmap.cc:112:fulladd$8960[25]
.sym 26785 $abc$36303$auto$maccmap.cc:111:fulladd$8970[26]
.sym 26786 reg_file[18][16]
.sym 26787 $abc$36303$auto$maccmap.cc:112:fulladd$8971[25]
.sym 26788 reg_file[18][0]
.sym 26789 $abc$36303$auto$maccmap.cc:111:fulladd$8970[19]
.sym 26790 $abc$36303$auto$maccmap.cc:111:fulladd$8970[25]
.sym 26791 reg_file[18][22]
.sym 26792 o_wb_data[5]$SB_IO_OUT
.sym 26794 reg_file[25][29]
.sym 26796 instr[15]
.sym 26797 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 26798 instr[20]
.sym 26799 alu_i_a[20]
.sym 26800 branch_instr_offset[12]
.sym 26802 instr[20]
.sym 26803 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 26804 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 26807 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26809 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26810 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 26811 alu_i_branch_op[2]
.sym 26812 branch_instr_offset[9]
.sym 26813 $abc$36303$auto$maccmap.cc:112:fulladd$8971[22]
.sym 26814 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 26816 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 26817 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 26818 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 26819 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 26834 pc[25]
.sym 26835 pc[24]
.sym 26838 instr[24]
.sym 26839 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26841 pc[28]
.sym 26843 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 26848 pc[30]
.sym 26852 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 26853 pc[27]
.sym 26856 branch_instr_offset[12]
.sym 26858 branch_instr_offset[12]
.sym 26861 pc[30]
.sym 26864 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26872 instr[24]
.sym 26873 pc[24]
.sym 26878 pc[24]
.sym 26879 branch_instr_offset[12]
.sym 26884 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 26889 branch_instr_offset[12]
.sym 26891 pc[28]
.sym 26895 pc[27]
.sym 26896 branch_instr_offset[12]
.sym 26901 branch_instr_offset[12]
.sym 26903 pc[25]
.sym 26904 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 26905 i_clk$SB_IO_IN_$glb_clk
.sym 26907 $abc$36303$auto$maccmap.cc:111:fulladd$8970[30]
.sym 26908 $abc$36303$auto$maccmap.cc:112:fulladd$8971[30]
.sym 26909 $abc$36303$auto$maccmap.cc:112:fulladd$8971[27]
.sym 26910 reg_file[17][20]
.sym 26911 $abc$36303$auto$maccmap.cc:111:fulladd$8959[29]
.sym 26912 reg_file[17][16]
.sym 26913 reg_file[17][22]
.sym 26914 $abc$36303$auto$maccmap.cc:111:fulladd$8970[27]
.sym 26920 o_wb_addr[27]$SB_IO_OUT
.sym 26922 instr[22]
.sym 26923 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 26924 o_wb_addr[19]$SB_IO_OUT
.sym 26926 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 26928 instr[17]
.sym 26930 reg_file[18][16]
.sym 26931 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 26932 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 26933 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 26934 reg_file[1][20]
.sym 26935 $abc$36303$auto$maccmap.cc:112:fulladd$8971[28]
.sym 26936 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 26938 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 26939 $abc$36303$new_n4235_
.sym 26940 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 26941 $abc$36303$auto$maccmap.cc:111:fulladd$8970[28]
.sym 26942 $abc$36303$new_n3821_
.sym 26950 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 26954 $abc$36303$new_n3854_
.sym 26956 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 26958 pc[30]
.sym 26960 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 26961 branch_instr_offset[10]
.sym 26965 pc[27]
.sym 26966 $abc$36303$new_n3821_
.sym 26967 pc[26]
.sym 26969 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 26970 instr[22]
.sym 26971 $abc$36303$new_n3815_
.sym 26972 branch_instr_offset[12]
.sym 26973 pc[28]
.sym 26978 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26979 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 26982 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 26988 branch_instr_offset[10]
.sym 26989 pc[30]
.sym 26993 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 26994 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 26995 instr[22]
.sym 26996 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 27001 branch_instr_offset[12]
.sym 27002 pc[28]
.sym 27006 branch_instr_offset[12]
.sym 27008 pc[26]
.sym 27011 branch_instr_offset[12]
.sym 27013 pc[27]
.sym 27017 $abc$36303$new_n3821_
.sym 27018 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27019 $abc$36303$new_n3854_
.sym 27020 $abc$36303$new_n3815_
.sym 27025 pc[30]
.sym 27026 branch_instr_offset[10]
.sym 27027 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 27028 i_clk$SB_IO_IN_$glb_clk
.sym 27030 $abc$36303$auto$maccmap.cc:112:fulladd$8971[28]
.sym 27031 reg_file[8][31]
.sym 27032 reg_file[8][23]
.sym 27033 $abc$36303$auto$maccmap.cc:111:fulladd$8970[28]
.sym 27034 reg_file[8][22]
.sym 27035 $abc$36303$auto$maccmap.cc:112:fulladd$8960[29]
.sym 27036 $abc$36303$auto$maccmap.cc:112:fulladd$8960[28]
.sym 27037 reg_file[8][20]
.sym 27042 instr[21]
.sym 27043 $abc$36303$new_n4756_
.sym 27048 instr[17]
.sym 27049 pc[29]
.sym 27052 instr[20]
.sym 27055 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27056 $abc$36303$new_n3770_
.sym 27057 $abc$36303$new_n3815_
.sym 27058 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 27059 pc[28]
.sym 27060 instr[19]
.sym 27062 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27063 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 27071 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 27072 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27075 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 27076 $abc$36303$new_n5165_
.sym 27078 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 27079 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27080 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 27082 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 27084 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27085 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 27086 instr[20]
.sym 27089 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27090 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 27092 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 27093 $abc$36303$new_n3643_
.sym 27094 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 27097 $abc$36303$new_n3771_
.sym 27098 i_wb_data[20]$SB_IO_IN
.sym 27099 $abc$36303$new_n4235_
.sym 27104 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27110 $abc$36303$new_n5165_
.sym 27111 $abc$36303$new_n3643_
.sym 27112 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27113 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 27116 instr[20]
.sym 27117 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 27118 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 27119 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 27122 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27131 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 27134 $abc$36303$new_n3771_
.sym 27135 i_wb_data[20]$SB_IO_IN
.sym 27136 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 27142 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27146 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 27147 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 27148 $abc$36303$new_n4235_
.sym 27150 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 27151 i_clk$SB_IO_IN_$glb_clk
.sym 27153 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 27154 reg_file[1][20]
.sym 27155 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[20]_new_
.sym 27156 $abc$36303$auto$maccmap.cc:112:fulladd$8960[27]
.sym 27157 $abc$36303$auto$maccmap.cc:111:fulladd$8959[27]
.sym 27158 $abc$36303$new_n3897_
.sym 27159 $abc$36303$new_n3643_
.sym 27160 $abc$36303$new_n4107_
.sym 27161 $abc$36303$new_n3990_
.sym 27162 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 27165 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 27168 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 27169 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 27170 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 27172 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 27173 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 27174 instr[15]
.sym 27175 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 27176 reg_file[8][23]
.sym 27177 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 27178 branch_instr_offset[7]
.sym 27179 reg_file[2][31]
.sym 27180 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 27181 reg_file[6][23]
.sym 27182 $abc$36303$new_n2311_
.sym 27183 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 27184 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27185 reg_file[6][20]
.sym 27186 reg_file[13][31]
.sym 27188 instr[19]
.sym 27194 reg_file[13][20]
.sym 27198 instr[15]
.sym 27199 reg_file[13][20]
.sym 27200 instr[17]
.sym 27201 reg_file[9][20]
.sym 27202 instr[16]
.sym 27203 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27204 instr[22]
.sym 27206 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 27208 instr[20]
.sym 27212 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27214 $abc$36303$new_n2300_
.sym 27217 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27220 instr[19]
.sym 27221 $abc$36303$new_n2301_
.sym 27223 pc[27]
.sym 27225 reg_file[9][20]
.sym 27230 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 27234 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27239 pc[27]
.sym 27245 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27251 instr[17]
.sym 27252 reg_file[9][20]
.sym 27253 instr[15]
.sym 27254 reg_file[13][20]
.sym 27257 instr[19]
.sym 27258 $abc$36303$new_n2301_
.sym 27259 instr[16]
.sym 27260 $abc$36303$new_n2300_
.sym 27263 reg_file[9][20]
.sym 27264 instr[20]
.sym 27265 reg_file[13][20]
.sym 27266 instr[22]
.sym 27270 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27273 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 27274 i_clk$SB_IO_IN_$glb_clk
.sym 27276 $abc$36303$auto$ice40_ffinit.cc:141:execute$36253
.sym 27277 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 27278 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 27279 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 27281 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 27282 $abc$36303$new_n3896_
.sym 27283 reg_file[2][31]
.sym 27284 $abc$36303$new_n3644_
.sym 27290 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 27291 reg_file[4][20]
.sym 27293 $abc$36303$new_n4107_
.sym 27295 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 27299 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 27300 reg_file[22][20]
.sym 27301 reg_file[27][25]
.sym 27303 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 27306 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 27307 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 27308 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 27309 $abc$36303$new_n4108_
.sym 27310 alu_i_branch_op[2]
.sym 27311 i_wb_data[23]$SB_IO_IN
.sym 27319 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[20]_new_
.sym 27323 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27326 instr[15]
.sym 27327 $abc$36303$new_n5175_
.sym 27328 $abc$36303$new_n3770_
.sym 27334 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27342 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27344 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 27345 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27352 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27356 $abc$36303$new_n5175_
.sym 27357 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[20]_new_
.sym 27358 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27359 $abc$36303$new_n3770_
.sym 27369 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27376 instr[15]
.sym 27394 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27396 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 27397 i_clk$SB_IO_IN_$glb_clk
.sym 27399 reg_file[14][25]
.sym 27400 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 27401 $abc$36303$new_n2311_
.sym 27402 $abc$36303$new_n2312_
.sym 27403 $abc$36303$new_n5303_
.sym 27404 $abc$36303$new_n5302_
.sym 27405 $abc$36303$new_n2313_
.sym 27406 reg_file[14][20]
.sym 27407 branch_instr_offset[8]
.sym 27411 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 27412 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27415 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27416 instr[17]
.sym 27417 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 27418 instr[22]
.sym 27421 $abc$36303$new_n3854_
.sym 27422 instr[17]
.sym 27424 $abc$36303$new_n5303_
.sym 27425 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 27427 $abc$36303$new_n3821_
.sym 27428 $abc$36303$new_n3754_
.sym 27429 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 27430 $abc$36303$new_n5197_
.sym 27431 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27432 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 27433 reg_file[11][25]
.sym 27434 reg_file[9][23]
.sym 27441 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27442 $abc$36303$new_n4996_
.sym 27443 instr[16]
.sym 27445 instr[20]
.sym 27446 reg_file[19][20]
.sym 27447 $abc$36303$new_n2314_
.sym 27449 reg_file[23][20]
.sym 27450 $abc$36303$new_n2298_
.sym 27451 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 27452 $abc$36303$new_n2311_
.sym 27453 $abc$36303$new_n2304_
.sym 27454 instr[17]
.sym 27455 $abc$36303$new_n2305_
.sym 27457 $abc$36303$new_n2306_
.sym 27460 reg_file[22][20]
.sym 27462 $abc$36303$new_n2307_
.sym 27463 instr[18]
.sym 27464 instr[15]
.sym 27465 reg_file[18][20]
.sym 27466 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27467 $abc$36303$new_n2308_
.sym 27470 instr[22]
.sym 27473 $abc$36303$new_n2304_
.sym 27474 instr[18]
.sym 27475 $abc$36303$new_n4996_
.sym 27476 $abc$36303$new_n2298_
.sym 27479 instr[17]
.sym 27480 reg_file[23][20]
.sym 27481 instr[15]
.sym 27482 reg_file[19][20]
.sym 27488 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27491 instr[22]
.sym 27492 reg_file[19][20]
.sym 27493 instr[20]
.sym 27494 reg_file[23][20]
.sym 27498 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27503 $abc$36303$new_n2311_
.sym 27504 $abc$36303$new_n2308_
.sym 27505 $abc$36303$new_n2314_
.sym 27506 $abc$36303$new_n2305_
.sym 27509 reg_file[18][20]
.sym 27510 instr[15]
.sym 27511 reg_file[22][20]
.sym 27512 instr[17]
.sym 27515 instr[16]
.sym 27516 $abc$36303$new_n2307_
.sym 27517 $abc$36303$new_n2306_
.sym 27519 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 27520 i_clk$SB_IO_IN_$glb_clk
.sym 27523 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 27524 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 27525 $abc$36303$new_n5177_
.sym 27526 reg_file[21][29]
.sym 27528 $abc$36303$new_n5176_
.sym 27529 $abc$36303$new_n5304_
.sym 27534 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 27537 reg_file[3][23]
.sym 27538 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 27539 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 27540 instr[20]
.sym 27543 instr[17]
.sym 27544 instr[20]
.sym 27546 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 27547 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27548 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27552 instr[19]
.sym 27555 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 27557 instr[19]
.sym 27563 instr[22]
.sym 27564 reg_file[18][20]
.sym 27565 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 27567 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27568 instr[15]
.sym 27569 instr[20]
.sym 27570 $abc$36303$new_n2299_
.sym 27571 instr[23]
.sym 27572 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 27573 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27574 $abc$36303$new_n3751_
.sym 27576 reg_file[11][20]
.sym 27578 reg_file[14][20]
.sym 27580 instr[17]
.sym 27583 reg_file[15][20]
.sym 27584 $abc$36303$new_n2303_
.sym 27585 reg_file[10][20]
.sym 27588 $abc$36303$new_n2302_
.sym 27589 instr[24]
.sym 27590 instr[16]
.sym 27591 reg_file[22][20]
.sym 27594 $abc$36303$new_n3750_
.sym 27596 $abc$36303$new_n3751_
.sym 27597 instr[24]
.sym 27598 $abc$36303$new_n3750_
.sym 27599 instr[23]
.sym 27602 instr[15]
.sym 27603 reg_file[10][20]
.sym 27604 instr[17]
.sym 27605 reg_file[14][20]
.sym 27608 $abc$36303$new_n2302_
.sym 27609 $abc$36303$new_n2303_
.sym 27610 instr[16]
.sym 27611 $abc$36303$new_n2299_
.sym 27615 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 27621 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27626 instr[15]
.sym 27627 reg_file[11][20]
.sym 27628 instr[17]
.sym 27629 reg_file[15][20]
.sym 27634 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27638 reg_file[18][20]
.sym 27639 instr[22]
.sym 27640 reg_file[22][20]
.sym 27641 instr[20]
.sym 27642 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 27643 i_clk$SB_IO_IN_$glb_clk
.sym 27645 reg_file[4][31]
.sym 27646 $abc$36303$new_n5192_
.sym 27647 $abc$36303$new_n2219_
.sym 27648 reg_file[4][29]
.sym 27649 $abc$36303$new_n2220_
.sym 27651 $abc$36303$new_n5313_
.sym 27652 $abc$36303$new_n5191_
.sym 27658 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 27659 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 27660 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 27661 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 27664 reg_file[11][20]
.sym 27666 $abc$36303$new_n5241_
.sym 27667 instr[23]
.sym 27669 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27671 reg_file[30][29]
.sym 27674 branch_instr_offset[7]
.sym 27675 reg_file[14][29]
.sym 27676 reg_file[2][31]
.sym 27677 reg_file[24][27]
.sym 27680 instr[19]
.sym 27686 $abc$36303$new_n3749_
.sym 27688 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 27689 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 27693 $abc$36303$new_n3752_
.sym 27695 $abc$36303$new_n4107_
.sym 27698 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27699 $abc$36303$new_n3753_
.sym 27700 $abc$36303$new_n5197_
.sym 27701 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27702 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 27707 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27708 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27711 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27712 instr[23]
.sym 27714 $abc$36303$new_n4321_
.sym 27717 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 27721 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27733 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 27743 $abc$36303$new_n4107_
.sym 27744 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 27745 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27746 $abc$36303$new_n5197_
.sym 27749 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27755 $abc$36303$new_n3749_
.sym 27756 instr[23]
.sym 27757 $abc$36303$new_n3753_
.sym 27758 $abc$36303$new_n3752_
.sym 27761 $abc$36303$new_n4321_
.sym 27762 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 27763 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 27764 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 27765 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 27766 i_clk$SB_IO_IN_$glb_clk
.sym 27768 reg_file[24][25]
.sym 27769 reg_file[24][19]
.sym 27770 reg_file[24][27]
.sym 27771 $abc$36303$new_n4988_
.sym 27772 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 27773 $abc$36303$new_n4989_
.sym 27774 $abc$36303$new_n2215_
.sym 27775 $abc$36303$new_n3964_
.sym 27783 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 27784 instr[22]
.sym 27785 instr[15]
.sym 27788 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 27789 instr[20]
.sym 27790 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27792 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 27794 reg_file[27][25]
.sym 27795 $abc$36303$new_n2216_
.sym 27797 i_wb_data[14]$SB_IO_IN
.sym 27799 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 27800 $abc$36303$new_n5313_
.sym 27801 alu_i_branch_op[2]
.sym 27809 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27810 instr[17]
.sym 27812 instr[20]
.sym 27813 instr[5]
.sym 27814 instr[21]
.sym 27816 i_wb_stall$SB_IO_IN
.sym 27817 reg_file[4][31]
.sym 27818 instr[15]
.sym 27819 instr[22]
.sym 27820 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 27821 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27822 reg_file[28][25]
.sym 27824 reg_file[0][31]
.sym 27825 reg_file[24][25]
.sym 27826 reg_file[6][31]
.sym 27827 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 27830 $abc$36303$new_n4322_
.sym 27834 reg_file[6][31]
.sym 27836 reg_file[2][31]
.sym 27838 $abc$36303$new_n5216_
.sym 27845 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27849 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 27854 reg_file[24][25]
.sym 27855 instr[22]
.sym 27856 reg_file[28][25]
.sym 27857 instr[20]
.sym 27860 instr[21]
.sym 27861 $abc$36303$new_n5216_
.sym 27862 reg_file[4][31]
.sym 27863 reg_file[0][31]
.sym 27866 instr[15]
.sym 27872 instr[22]
.sym 27873 reg_file[6][31]
.sym 27874 instr[21]
.sym 27875 reg_file[2][31]
.sym 27878 reg_file[2][31]
.sym 27879 instr[17]
.sym 27880 instr[15]
.sym 27881 reg_file[6][31]
.sym 27884 $abc$36303$new_n4322_
.sym 27885 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 27886 i_wb_stall$SB_IO_IN
.sym 27887 instr[5]
.sym 27888 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 27889 i_clk$SB_IO_IN_$glb_clk
.sym 27891 $abc$36303$new_n3956_
.sym 27892 reg_file[0][25]
.sym 27893 $abc$36303$new_n4984_
.sym 27894 reg_file[0][27]
.sym 27895 reg_file[0][29]
.sym 27896 $abc$36303$new_n4986_
.sym 27897 $abc$36303$new_n3961_
.sym 27898 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 27904 reg_file[29][25]
.sym 27905 instr[22]
.sym 27906 instr[22]
.sym 27909 instr[15]
.sym 27910 reg_file[28][25]
.sym 27914 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 27916 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27920 $abc$36303$new_n3959_
.sym 27921 $abc$36303$new_n3960_
.sym 27926 reg_file[0][25]
.sym 27932 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27934 instr[20]
.sym 27935 instr[16]
.sym 27937 reg_file[30][25]
.sym 27939 $abc$36303$new_n3964_
.sym 27942 $abc$36303$new_n3965_
.sym 27943 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 27944 instr[15]
.sym 27947 instr[24]
.sym 27950 $abc$36303$new_n4984_
.sym 27952 reg_file[26][25]
.sym 27960 reg_file[26][25]
.sym 27961 instr[22]
.sym 27963 instr[23]
.sym 27966 $abc$36303$new_n3964_
.sym 27967 instr[23]
.sym 27968 $abc$36303$new_n3965_
.sym 27971 instr[15]
.sym 27972 $abc$36303$new_n4984_
.sym 27973 reg_file[30][25]
.sym 27974 reg_file[26][25]
.sym 27984 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 27989 instr[24]
.sym 27997 instr[16]
.sym 28007 reg_file[30][25]
.sym 28008 instr[22]
.sym 28009 reg_file[26][25]
.sym 28010 instr[20]
.sym 28011 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 28012 i_clk$SB_IO_IN_$glb_clk
.sym 28014 $abc$36303$new_n3957_
.sym 28015 $abc$36303$new_n2216_
.sym 28016 $abc$36303$new_n2217_
.sym 28017 $abc$36303$new_n3974_
.sym 28018 alu_i_branch_op[2]
.sym 28019 $abc$36303$new_n2226_
.sym 28020 $abc$36303$new_n3958_
.sym 28021 instr[23]
.sym 28028 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 28029 reg_file[0][27]
.sym 28031 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15791
.sym 28033 reg_file[30][25]
.sym 28034 reg_file[31][25]
.sym 28040 instr[19]
.sym 28041 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28043 reg_file[4][25]
.sym 28045 reg_file[23][25]
.sym 28047 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28049 reg_file[4][25]
.sym 28055 instr[22]
.sym 28056 $abc$36303$new_n3968_
.sym 28057 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28060 $abc$36303$new_n3963_
.sym 28062 $abc$36303$new_n3969_
.sym 28063 $abc$36303$new_n3967_
.sym 28064 instr[15]
.sym 28066 $abc$36303$new_n3966_
.sym 28067 instr[20]
.sym 28068 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 28070 reg_file[8][25]
.sym 28073 instr[24]
.sym 28074 $abc$36303$new_n3974_
.sym 28076 instr[17]
.sym 28077 $abc$36303$new_n3972_
.sym 28078 $abc$36303$new_n3973_
.sym 28082 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 28085 reg_file[12][25]
.sym 28086 instr[23]
.sym 28088 $abc$36303$new_n3966_
.sym 28089 $abc$36303$new_n3963_
.sym 28090 $abc$36303$new_n3972_
.sym 28091 $abc$36303$new_n3969_
.sym 28095 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 28100 reg_file[8][25]
.sym 28101 reg_file[12][25]
.sym 28102 instr[15]
.sym 28103 instr[17]
.sym 28106 $abc$36303$new_n3967_
.sym 28107 instr[23]
.sym 28108 $abc$36303$new_n3968_
.sym 28109 instr[24]
.sym 28121 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28124 instr[23]
.sym 28125 $abc$36303$new_n3973_
.sym 28126 instr[24]
.sym 28127 $abc$36303$new_n3974_
.sym 28130 instr[20]
.sym 28131 instr[22]
.sym 28132 reg_file[12][25]
.sym 28133 reg_file[8][25]
.sym 28134 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 28135 i_clk$SB_IO_IN_$glb_clk
.sym 28137 $abc$36303$new_n2227_
.sym 28138 $abc$36303$new_n2221_
.sym 28139 $abc$36303$new_n3959_
.sym 28140 $abc$36303$new_n2231_
.sym 28141 $abc$36303$new_n2225_
.sym 28142 $abc$36303$new_n2233_
.sym 28143 reg_file[12][25]
.sym 28144 reg_file[12][29]
.sym 28151 instr[15]
.sym 28154 instr[23]
.sym 28158 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 28159 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 28165 alu_i_branch_op[2]
.sym 28168 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 28179 instr[15]
.sym 28180 $abc$36303$new_n3971_
.sym 28183 instr[16]
.sym 28184 reg_file[20][25]
.sym 28185 instr[23]
.sym 28188 instr[22]
.sym 28189 $abc$36303$new_n2224_
.sym 28190 instr[15]
.sym 28191 $abc$36303$new_n3970_
.sym 28192 $abc$36303$new_n2223_
.sym 28193 reg_file[21][25]
.sym 28194 instr[17]
.sym 28195 instr[20]
.sym 28196 reg_file[0][25]
.sym 28200 instr[20]
.sym 28201 reg_file[17][25]
.sym 28203 reg_file[4][25]
.sym 28204 reg_file[16][25]
.sym 28205 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 28207 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28209 reg_file[17][25]
.sym 28211 reg_file[17][25]
.sym 28212 instr[20]
.sym 28213 reg_file[21][25]
.sym 28214 instr[22]
.sym 28217 reg_file[16][25]
.sym 28218 instr[20]
.sym 28219 instr[22]
.sym 28220 reg_file[20][25]
.sym 28223 reg_file[4][25]
.sym 28224 instr[22]
.sym 28225 reg_file[0][25]
.sym 28229 reg_file[17][25]
.sym 28230 instr[17]
.sym 28231 instr[15]
.sym 28232 reg_file[21][25]
.sym 28237 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28241 $abc$36303$new_n2223_
.sym 28242 $abc$36303$new_n2224_
.sym 28243 instr[16]
.sym 28247 instr[17]
.sym 28248 reg_file[16][25]
.sym 28249 reg_file[20][25]
.sym 28250 instr[15]
.sym 28253 instr[23]
.sym 28254 $abc$36303$new_n3971_
.sym 28255 instr[20]
.sym 28256 $abc$36303$new_n3970_
.sym 28257 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 28258 i_clk$SB_IO_IN_$glb_clk
.sym 28262 reg_file[16][25]
.sym 28267 reg_file[16][27]
.sym 28274 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 28277 instr[15]
.sym 28279 instr[22]
.sym 28282 r_state[1]
.sym 28283 instr[20]
.sym 28289 i_wb_data[23]$SB_IO_IN
.sym 28291 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 28305 reg_file[1][25]
.sym 28308 instr[22]
.sym 28311 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28314 instr[17]
.sym 28315 instr[15]
.sym 28316 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 28320 reg_file[5][25]
.sym 28328 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 28343 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 28352 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 28364 instr[22]
.sym 28366 reg_file[5][25]
.sym 28367 reg_file[1][25]
.sym 28376 instr[15]
.sym 28377 reg_file[1][25]
.sym 28378 reg_file[5][25]
.sym 28379 instr[17]
.sym 28380 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 28381 i_clk$SB_IO_IN_$glb_clk
.sym 28383 reg_file[9][25]
.sym 28387 reg_file[9][23]
.sym 28399 reg_file[5][27]
.sym 28435 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 28442 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 28490 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 28503 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 28504 i_clk$SB_IO_IN_$glb_clk
.sym 28506 i_wb_data[3]$SB_IO_IN
.sym 28508 i_wb_data[23]$SB_IO_IN
.sym 28516 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 28524 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 28622 i_wb_data[3]$SB_IO_IN
.sym 28623 $abc$36303$auto$maccmap.cc:245:synth$8963[4]
.sym 28625 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 28627 i_wb_data[29]$SB_IO_IN
.sym 28628 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 28629 branch_instr_offset[9]
.sym 28659 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 28666 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 28678 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 28702 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 28708 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 28727 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 28728 i_clk$SB_IO_IN_$glb_clk
.sym 28744 $abc$36303$auto$maccmap.cc:112:fulladd$8960[27]
.sym 28745 $abc$36303$auto$maccmap.cc:245:synth$8963[15]
.sym 28746 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 28749 pc[4]
.sym 28751 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 28752 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 28757 i_reset$SB_IO_IN
.sym 28763 i_wb_data[0]$SB_IO_IN
.sym 28776 i_wb_data[1]$SB_IO_IN
.sym 28778 branch_instr_offset[11]
.sym 28789 $abc$36303$procmux$1178_Y[31]_new_
.sym 28791 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 28794 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 28795 instr[2]
.sym 28811 i_wb_data[2]$SB_IO_IN
.sym 28814 instr[3]
.sym 28819 i_wb_data[0]$SB_IO_IN
.sym 28829 instr[1]
.sym 28831 i_wb_data[1]$SB_IO_IN
.sym 28834 i_wb_data[3]$SB_IO_IN
.sym 28839 instr[0]
.sym 28842 instr[2]
.sym 28845 instr[0]
.sym 28846 instr[1]
.sym 28847 instr[3]
.sym 28858 i_wb_data[1]$SB_IO_IN
.sym 28862 i_wb_data[3]$SB_IO_IN
.sym 28871 i_wb_data[0]$SB_IO_IN
.sym 28874 instr[0]
.sym 28875 instr[2]
.sym 28876 instr[3]
.sym 28877 instr[1]
.sym 28887 i_wb_data[2]$SB_IO_IN
.sym 28890 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 28891 i_clk$SB_IO_IN_$glb_clk
.sym 28892 i_reset$SB_IO_IN_$glb_sr
.sym 28903 $abc$36303$auto$maccmap.cc:112:fulladd$8960[29]
.sym 28904 $abc$36303$auto$maccmap.cc:111:fulladd$8959[27]
.sym 28914 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 28920 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 28925 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 28927 branch_instr_offset[9]
.sym 28928 $abc$36303$auto$maccmap.cc:245:synth$8963[6]
.sym 28934 $abc$36303$new_n2010_
.sym 28935 branch_instr_offset[2]
.sym 28937 branch_instr_offset[3]
.sym 28938 branch_instr_offset[4]
.sym 28939 instr[6]
.sym 28940 instr[4]
.sym 28941 instr[2]
.sym 28942 $abc$36303$new_n2010_
.sym 28943 instr[5]
.sym 28944 instr[5]
.sym 28945 branch_instr_offset[11]
.sym 28946 i_wb_data[29]$SB_IO_IN
.sym 28947 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4332[0]_new_inv_
.sym 28949 i_wb_data[6]$SB_IO_IN
.sym 28951 branch_instr_offset[1]
.sym 28952 $abc$36303$new_n4561_
.sym 28955 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 28963 instr[6]
.sym 28967 $abc$36303$new_n4561_
.sym 28968 branch_instr_offset[2]
.sym 28969 branch_instr_offset[4]
.sym 28970 branch_instr_offset[3]
.sym 28975 i_wb_data[29]$SB_IO_IN
.sym 28980 branch_instr_offset[1]
.sym 28981 branch_instr_offset[11]
.sym 28982 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 28985 instr[2]
.sym 28986 instr[6]
.sym 28987 $abc$36303$new_n2010_
.sym 28991 instr[4]
.sym 28992 instr[6]
.sym 28993 $abc$36303$new_n2010_
.sym 28994 instr[2]
.sym 29000 i_wb_data[6]$SB_IO_IN
.sym 29003 instr[4]
.sym 29004 instr[5]
.sym 29005 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4332[0]_new_inv_
.sym 29006 instr[6]
.sym 29009 instr[6]
.sym 29010 instr[5]
.sym 29011 $abc$36303$new_n2010_
.sym 29012 instr[4]
.sym 29013 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 29014 i_clk$SB_IO_IN_$glb_clk
.sym 29015 i_reset$SB_IO_IN_$glb_sr
.sym 29027 $abc$36303$auto$maccmap.cc:112:fulladd$8960[28]
.sym 29028 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 29029 pc[2]
.sym 29033 branch_instr_offset[3]
.sym 29034 $abc$36303$new_n4561_
.sym 29036 $abc$36303$new_n2009_
.sym 29039 instr[5]
.sym 29040 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 29042 reg_file[24][2]
.sym 29046 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 29047 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 29048 reg_file[13][11]
.sym 29049 branch_instr_offset[12]
.sym 29051 $abc$36303$auto$maccmap.cc:245:synth$8963[14]
.sym 29057 instr[4]
.sym 29059 branch_instr_offset[3]
.sym 29060 $abc$36303$new_n2009_
.sym 29061 $abc$36303$new_n3132_
.sym 29063 $abc$36303$procmux$1178_Y[31]_new_
.sym 29064 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 29067 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 29068 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 29069 $abc$36303$new_n3132_
.sym 29070 instr[5]
.sym 29071 i_reset$SB_IO_IN
.sym 29072 instr[2]
.sym 29080 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 29084 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 29085 pc[3]
.sym 29088 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 29091 $abc$36303$new_n2009_
.sym 29092 $abc$36303$new_n3132_
.sym 29093 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 29098 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 29103 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 29104 instr[2]
.sym 29110 pc[3]
.sym 29111 branch_instr_offset[3]
.sym 29114 instr[4]
.sym 29115 $abc$36303$new_n2009_
.sym 29116 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 29117 i_reset$SB_IO_IN
.sym 29123 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 29126 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 29127 i_reset$SB_IO_IN
.sym 29128 instr[5]
.sym 29129 $abc$36303$new_n3132_
.sym 29134 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 29135 $abc$36303$procmux$1178_Y[31]_new_
.sym 29136 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 29137 i_clk$SB_IO_IN_$glb_clk
.sym 29147 $abc$36303$procmux$1253_Y[31]_new_
.sym 29148 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 29149 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 29150 $abc$36303$procmux$1253_Y[31]_new_
.sym 29151 instr[4]
.sym 29153 branch_instr_offset[3]
.sym 29155 branch_instr_offset[4]
.sym 29157 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 29158 instr[5]
.sym 29159 instr[4]
.sym 29160 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 29161 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 29162 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 29168 branch_instr_offset[11]
.sym 29169 reg_file[17][7]
.sym 29171 pc[9]
.sym 29173 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29180 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29181 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 29182 $abc$36303$auto$maccmap.cc:245:synth$11647[4]
.sym 29185 $abc$36303$auto$maccmap.cc:245:synth$11647[7]
.sym 29186 $abc$36303$auto$maccmap.cc:245:synth$11647[8]
.sym 29188 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29189 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29192 $abc$36303$auto$maccmap.cc:245:synth$11647[6]
.sym 29197 $abc$36303$auto$maccmap.cc:245:synth$8963[4]
.sym 29198 $abc$36303$auto$maccmap.cc:245:synth$8963[6]
.sym 29199 branch_instr_offset[3]
.sym 29200 pc[3]
.sym 29203 $abc$36303$auto$maccmap.cc:245:synth$8963[8]
.sym 29207 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 29208 $abc$36303$auto$maccmap.cc:245:synth$11647[14]
.sym 29209 $abc$36303$auto$maccmap.cc:245:synth$8963[7]
.sym 29211 $abc$36303$auto$maccmap.cc:245:synth$8963[14]
.sym 29213 $abc$36303$auto$maccmap.cc:245:synth$11647[8]
.sym 29214 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29215 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29216 $abc$36303$auto$maccmap.cc:245:synth$8963[8]
.sym 29221 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 29225 $abc$36303$auto$maccmap.cc:245:synth$8963[7]
.sym 29226 $abc$36303$auto$maccmap.cc:245:synth$11647[7]
.sym 29227 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29228 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29231 $abc$36303$auto$maccmap.cc:245:synth$11647[6]
.sym 29232 $abc$36303$auto$maccmap.cc:245:synth$8963[6]
.sym 29233 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29234 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29239 pc[3]
.sym 29240 branch_instr_offset[3]
.sym 29243 $abc$36303$auto$maccmap.cc:245:synth$11647[14]
.sym 29244 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29245 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29246 $abc$36303$auto$maccmap.cc:245:synth$8963[14]
.sym 29249 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29250 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29251 $abc$36303$auto$maccmap.cc:245:synth$11647[4]
.sym 29252 $abc$36303$auto$maccmap.cc:245:synth$8963[4]
.sym 29256 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29259 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 29260 i_clk$SB_IO_IN_$glb_clk
.sym 29273 $abc$36303$new_n4517_
.sym 29274 $abc$36303$new_n4473_
.sym 29276 $abc$36303$new_n4502_
.sym 29278 pc[7]
.sym 29279 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29280 $abc$36303$procmux$1178_Y[31]_new_
.sym 29281 $abc$36303$auto$maccmap.cc:245:synth$8974[4]
.sym 29282 $abc$36303$new_n4478_
.sym 29283 pc[2]
.sym 29284 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29285 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 29286 pc[3]
.sym 29287 $abc$36303$new_n4481_
.sym 29288 $abc$36303$procmux$1178_Y[31]_new_
.sym 29289 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 29290 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 29291 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 29292 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 29293 instr[24]
.sym 29294 $abc$36303$new_n4505_
.sym 29295 instr[21]
.sym 29296 reg_file[23][7]
.sym 29297 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 29303 pc[17]
.sym 29305 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 29307 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29308 $abc$36303$auto$maccmap.cc:245:synth$11647[15]
.sym 29310 branch_instr_offset[12]
.sym 29311 $abc$36303$auto$maccmap.cc:245:synth$11647[10]
.sym 29315 pc[11]
.sym 29316 pc[16]
.sym 29318 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 29319 branch_instr_offset[12]
.sym 29320 pc[14]
.sym 29321 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29326 $abc$36303$auto$maccmap.cc:245:synth$8963[15]
.sym 29328 branch_instr_offset[11]
.sym 29330 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29333 $abc$36303$auto$maccmap.cc:245:synth$8963[10]
.sym 29336 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29337 $abc$36303$auto$maccmap.cc:245:synth$8963[15]
.sym 29338 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29339 $abc$36303$auto$maccmap.cc:245:synth$11647[15]
.sym 29343 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29348 branch_instr_offset[12]
.sym 29350 pc[17]
.sym 29354 pc[11]
.sym 29357 branch_instr_offset[11]
.sym 29360 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 29366 branch_instr_offset[12]
.sym 29367 pc[16]
.sym 29372 branch_instr_offset[12]
.sym 29373 pc[14]
.sym 29378 $abc$36303$auto$maccmap.cc:245:synth$8963[10]
.sym 29379 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29380 $abc$36303$auto$maccmap.cc:245:synth$11647[10]
.sym 29381 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29382 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 29383 i_clk$SB_IO_IN_$glb_clk
.sym 29395 $abc$36303$new_n4553_
.sym 29397 pc[13]
.sym 29398 $abc$36303$auto$maccmap.cc:111:fulladd$8959[6]
.sym 29399 $abc$36303$new_n4503_
.sym 29400 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 29401 instr[22]
.sym 29402 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 29403 pc[11]
.sym 29404 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 29405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 29406 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 29407 pc[17]
.sym 29408 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 29409 $abc$36303$auto$maccmap.cc:111:fulladd$8970[7]
.sym 29411 $abc$36303$auto$maccmap.cc:112:fulladd$8971[2]
.sym 29412 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 29413 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 29414 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 29415 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 29418 pc[4]
.sym 29419 branch_instr_offset[9]
.sym 29420 $abc$36303$auto$maccmap.cc:245:synth$8963[6]
.sym 29427 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29429 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 29430 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29431 pc[5]
.sym 29432 $abc$36303$auto$maccmap.cc:245:synth$8963[9]
.sym 29433 $abc$36303$auto$maccmap.cc:245:synth$11647[9]
.sym 29436 $abc$36303$auto$maccmap.cc:245:synth$8963[5]
.sym 29441 $abc$36303$auto$maccmap.cc:245:synth$11647[5]
.sym 29443 pc[9]
.sym 29445 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 29446 pc[3]
.sym 29450 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 29453 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 29460 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 29461 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 29462 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 29468 pc[3]
.sym 29472 pc[9]
.sym 29479 pc[5]
.sym 29484 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 29485 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 29486 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 29491 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 29495 $abc$36303$auto$maccmap.cc:245:synth$8963[9]
.sym 29496 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29497 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29498 $abc$36303$auto$maccmap.cc:245:synth$11647[9]
.sym 29501 $abc$36303$auto$maccmap.cc:245:synth$8963[5]
.sym 29502 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29503 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29504 $abc$36303$auto$maccmap.cc:245:synth$11647[5]
.sym 29505 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 29506 i_clk$SB_IO_IN_$glb_clk
.sym 29518 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 29519 $abc$36303$auto$maccmap.cc:112:fulladd$8960[25]
.sym 29521 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 29522 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 29523 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 29525 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 29526 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 29527 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 29528 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 29529 $abc$36303$auto$maccmap.cc:245:synth$8974[9]
.sym 29531 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 29532 pc[11]
.sym 29534 branch_instr_offset[12]
.sym 29537 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 29538 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 29539 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 29540 instr[23]
.sym 29543 $abc$36303$auto$maccmap.cc:245:synth$8963[14]
.sym 29550 $abc$36303$auto$maccmap.cc:111:fulladd$8959[3]
.sym 29551 $abc$36303$auto$maccmap.cc:111:fulladd$8959[7]
.sym 29552 $abc$36303$auto$maccmap.cc:111:fulladd$8959[5]
.sym 29553 pc[2]
.sym 29554 pc[3]
.sym 29556 $abc$36303$auto$maccmap.cc:111:fulladd$8959[10]
.sym 29557 pc[5]
.sym 29559 $abc$36303$auto$maccmap.cc:111:fulladd$8959[9]
.sym 29560 $abc$36303$auto$maccmap.cc:111:fulladd$8959[4]
.sym 29561 pc[6]
.sym 29562 pc[8]
.sym 29563 $abc$36303$auto$maccmap.cc:111:fulladd$8959[8]
.sym 29564 pc[7]
.sym 29571 pc[9]
.sym 29578 pc[4]
.sym 29580 $abc$36303$auto$maccmap.cc:111:fulladd$8959[6]
.sym 29581 $auto$maccmap.cc:240:synth$8962.C[4]
.sym 29583 $abc$36303$auto$maccmap.cc:111:fulladd$8959[3]
.sym 29584 pc[2]
.sym 29587 $auto$maccmap.cc:240:synth$8962.C[5]
.sym 29589 $abc$36303$auto$maccmap.cc:111:fulladd$8959[4]
.sym 29590 pc[3]
.sym 29591 $auto$maccmap.cc:240:synth$8962.C[4]
.sym 29593 $auto$maccmap.cc:240:synth$8962.C[6]
.sym 29595 $abc$36303$auto$maccmap.cc:111:fulladd$8959[5]
.sym 29596 pc[4]
.sym 29597 $auto$maccmap.cc:240:synth$8962.C[5]
.sym 29599 $auto$maccmap.cc:240:synth$8962.C[7]
.sym 29601 $abc$36303$auto$maccmap.cc:111:fulladd$8959[6]
.sym 29602 pc[5]
.sym 29603 $auto$maccmap.cc:240:synth$8962.C[6]
.sym 29605 $auto$maccmap.cc:240:synth$8962.C[8]
.sym 29607 pc[6]
.sym 29608 $abc$36303$auto$maccmap.cc:111:fulladd$8959[7]
.sym 29609 $auto$maccmap.cc:240:synth$8962.C[7]
.sym 29611 $auto$maccmap.cc:240:synth$8962.C[9]
.sym 29613 pc[7]
.sym 29614 $abc$36303$auto$maccmap.cc:111:fulladd$8959[8]
.sym 29615 $auto$maccmap.cc:240:synth$8962.C[8]
.sym 29617 $auto$maccmap.cc:240:synth$8962.C[10]
.sym 29619 $abc$36303$auto$maccmap.cc:111:fulladd$8959[9]
.sym 29620 pc[8]
.sym 29621 $auto$maccmap.cc:240:synth$8962.C[9]
.sym 29623 $auto$maccmap.cc:240:synth$8962.C[11]
.sym 29625 pc[9]
.sym 29626 $abc$36303$auto$maccmap.cc:111:fulladd$8959[10]
.sym 29627 $auto$maccmap.cc:240:synth$8962.C[10]
.sym 29641 $abc$36303$auto$maccmap.cc:111:fulladd$8959[30]
.sym 29642 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 29643 $abc$36303$new_n4490_
.sym 29645 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 29647 instr[20]
.sym 29648 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 29649 pc[6]
.sym 29650 pc[8]
.sym 29651 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 29652 $abc$36303$auto$maccmap.cc:111:fulladd$8970[3]
.sym 29653 pc[5]
.sym 29654 $abc$36303$auto$maccmap.cc:112:fulladd$8971[5]
.sym 29655 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 29657 pc[9]
.sym 29658 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29660 branch_instr_offset[11]
.sym 29661 $abc$36303$auto$maccmap.cc:245:synth$8974[6]
.sym 29662 $abc$36303$auto$maccmap.cc:245:synth$8974[7]
.sym 29663 $abc$36303$auto$maccmap.cc:112:fulladd$8960[21]
.sym 29665 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 29666 $abc$36303$auto$maccmap.cc:245:synth$11647[19]
.sym 29667 $auto$maccmap.cc:240:synth$8962.C[11]
.sym 29674 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 29676 pc[10]
.sym 29677 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 29678 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 29680 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 29681 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 29682 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 29685 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 29686 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 29687 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 29689 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 29692 pc[11]
.sym 29693 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 29696 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 29702 $abc$36303$auto$maccmap.cc:111:fulladd$8959[11]
.sym 29703 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 29704 $auto$maccmap.cc:240:synth$8962.C[12]
.sym 29706 $abc$36303$auto$maccmap.cc:111:fulladd$8959[11]
.sym 29707 pc[10]
.sym 29708 $auto$maccmap.cc:240:synth$8962.C[11]
.sym 29710 $auto$maccmap.cc:240:synth$8962.C[13]
.sym 29712 pc[11]
.sym 29713 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 29714 $auto$maccmap.cc:240:synth$8962.C[12]
.sym 29716 $auto$maccmap.cc:240:synth$8962.C[14]
.sym 29718 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 29719 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 29720 $auto$maccmap.cc:240:synth$8962.C[13]
.sym 29722 $auto$maccmap.cc:240:synth$8962.C[15]
.sym 29724 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 29725 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 29726 $auto$maccmap.cc:240:synth$8962.C[14]
.sym 29728 $auto$maccmap.cc:240:synth$8962.C[16]
.sym 29730 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 29731 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 29732 $auto$maccmap.cc:240:synth$8962.C[15]
.sym 29734 $auto$maccmap.cc:240:synth$8962.C[17]
.sym 29736 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 29737 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 29738 $auto$maccmap.cc:240:synth$8962.C[16]
.sym 29740 $auto$maccmap.cc:240:synth$8962.C[18]
.sym 29742 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 29743 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 29744 $auto$maccmap.cc:240:synth$8962.C[17]
.sym 29746 $auto$maccmap.cc:240:synth$8962.C[19]
.sym 29748 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 29749 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 29750 $auto$maccmap.cc:240:synth$8962.C[18]
.sym 29762 i_wb_data[3]$SB_IO_IN
.sym 29763 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 29764 $abc$36303$auto$maccmap.cc:112:fulladd$8971[30]
.sym 29765 i_wb_data[3]$SB_IO_IN
.sym 29767 branch_instr_offset[4]
.sym 29768 $abc$36303$auto$maccmap.cc:245:synth$8981[19]
.sym 29769 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 29771 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 29772 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 29773 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 29774 $abc$36303$auto$maccmap.cc:245:synth$8974[8]
.sym 29775 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 29776 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 29777 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 29778 $abc$36303$auto$maccmap.cc:111:fulladd$8959[26]
.sym 29779 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 29780 $abc$36303$procmux$1178_Y[31]_new_
.sym 29781 reg_file[8][11]
.sym 29782 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 29783 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 29784 $abc$36303$auto$maccmap.cc:111:fulladd$8970[4]
.sym 29785 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 29786 $abc$36303$auto$maccmap.cc:111:fulladd$8959[29]
.sym 29787 $abc$36303$auto$maccmap.cc:111:fulladd$8959[21]
.sym 29788 $abc$36303$auto$maccmap.cc:112:fulladd$8971[4]
.sym 29789 $abc$36303$auto$maccmap.cc:112:fulladd$8960[24]
.sym 29790 $auto$maccmap.cc:240:synth$8962.C[19]
.sym 29795 $abc$36303$auto$maccmap.cc:112:fulladd$8960[20]
.sym 29796 $abc$36303$auto$maccmap.cc:111:fulladd$8959[23]
.sym 29798 $abc$36303$auto$maccmap.cc:111:fulladd$8959[21]
.sym 29799 $abc$36303$auto$maccmap.cc:112:fulladd$8960[22]
.sym 29802 $abc$36303$auto$maccmap.cc:111:fulladd$8959[20]
.sym 29804 $abc$36303$auto$maccmap.cc:111:fulladd$8959[26]
.sym 29806 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 29811 $abc$36303$auto$maccmap.cc:111:fulladd$8959[24]
.sym 29813 $abc$36303$auto$maccmap.cc:112:fulladd$8960[24]
.sym 29814 $abc$36303$auto$maccmap.cc:112:fulladd$8960[25]
.sym 29816 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 29818 $abc$36303$auto$maccmap.cc:111:fulladd$8959[25]
.sym 29821 $abc$36303$auto$maccmap.cc:112:fulladd$8960[23]
.sym 29823 $abc$36303$auto$maccmap.cc:112:fulladd$8960[21]
.sym 29824 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 29826 $abc$36303$auto$maccmap.cc:111:fulladd$8959[22]
.sym 29827 $auto$maccmap.cc:240:synth$8962.C[20]
.sym 29829 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 29830 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 29831 $auto$maccmap.cc:240:synth$8962.C[19]
.sym 29833 $auto$maccmap.cc:240:synth$8962.C[21]
.sym 29835 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 29836 $abc$36303$auto$maccmap.cc:111:fulladd$8959[20]
.sym 29837 $auto$maccmap.cc:240:synth$8962.C[20]
.sym 29839 $auto$maccmap.cc:240:synth$8962.C[22]
.sym 29841 $abc$36303$auto$maccmap.cc:111:fulladd$8959[21]
.sym 29842 $abc$36303$auto$maccmap.cc:112:fulladd$8960[20]
.sym 29843 $auto$maccmap.cc:240:synth$8962.C[21]
.sym 29845 $auto$maccmap.cc:240:synth$8962.C[23]
.sym 29847 $abc$36303$auto$maccmap.cc:111:fulladd$8959[22]
.sym 29848 $abc$36303$auto$maccmap.cc:112:fulladd$8960[21]
.sym 29849 $auto$maccmap.cc:240:synth$8962.C[22]
.sym 29851 $auto$maccmap.cc:240:synth$8962.C[24]
.sym 29853 $abc$36303$auto$maccmap.cc:111:fulladd$8959[23]
.sym 29854 $abc$36303$auto$maccmap.cc:112:fulladd$8960[22]
.sym 29855 $auto$maccmap.cc:240:synth$8962.C[23]
.sym 29857 $auto$maccmap.cc:240:synth$8962.C[25]
.sym 29859 $abc$36303$auto$maccmap.cc:111:fulladd$8959[24]
.sym 29860 $abc$36303$auto$maccmap.cc:112:fulladd$8960[23]
.sym 29861 $auto$maccmap.cc:240:synth$8962.C[24]
.sym 29863 $auto$maccmap.cc:240:synth$8962.C[26]
.sym 29865 $abc$36303$auto$maccmap.cc:111:fulladd$8959[25]
.sym 29866 $abc$36303$auto$maccmap.cc:112:fulladd$8960[24]
.sym 29867 $auto$maccmap.cc:240:synth$8962.C[25]
.sym 29869 $auto$maccmap.cc:240:synth$8962.C[27]
.sym 29871 $abc$36303$auto$maccmap.cc:111:fulladd$8959[26]
.sym 29872 $abc$36303$auto$maccmap.cc:112:fulladd$8960[25]
.sym 29873 $auto$maccmap.cc:240:synth$8962.C[26]
.sym 29885 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 29886 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 29887 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 29888 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 29889 $abc$36303$auto$maccmap.cc:245:synth$8981[30]
.sym 29891 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 29892 $abc$36303$new_n4500_
.sym 29893 $abc$36303$new_n4493_
.sym 29894 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 29895 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 29896 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 29898 pc[12]
.sym 29899 $abc$36303$auto$maccmap.cc:112:fulladd$8960[20]
.sym 29900 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 29901 branch_instr_offset[12]
.sym 29902 $abc$36303$auto$maccmap.cc:112:fulladd$8971[3]
.sym 29903 $abc$36303$auto$maccmap.cc:111:fulladd$8970[5]
.sym 29904 $abc$36303$auto$maccmap.cc:111:fulladd$8959[25]
.sym 29905 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 29906 $abc$36303$auto$maccmap.cc:111:fulladd$8970[7]
.sym 29907 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 29908 $abc$36303$auto$maccmap.cc:112:fulladd$8971[2]
.sym 29909 pc[19]
.sym 29910 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 29911 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 29912 $abc$36303$auto$maccmap.cc:245:synth$8974[5]
.sym 29913 $auto$maccmap.cc:240:synth$8962.C[27]
.sym 29919 $abc$36303$auto$maccmap.cc:111:fulladd$8959[28]
.sym 29922 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29924 $abc$36303$auto$maccmap.cc:245:synth$11647[31]
.sym 29925 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29926 $abc$36303$auto$maccmap.cc:245:synth$8963[19]
.sym 29928 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29930 $abc$36303$auto$maccmap.cc:245:synth$8963[31]
.sym 29932 $abc$36303$auto$maccmap.cc:112:fulladd$8960[26]
.sym 29934 $abc$36303$auto$maccmap.cc:112:fulladd$8960[28]
.sym 29936 $abc$36303$auto$maccmap.cc:245:synth$11647[19]
.sym 29940 $abc$36303$auto$maccmap.cc:112:fulladd$8960[29]
.sym 29943 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 29944 $abc$36303$auto$maccmap.cc:111:fulladd$8959[30]
.sym 29945 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 29946 $abc$36303$auto$maccmap.cc:111:fulladd$8959[29]
.sym 29947 $abc$36303$auto$maccmap.cc:112:fulladd$8960[27]
.sym 29948 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 29949 $abc$36303$auto$maccmap.cc:111:fulladd$8959[27]
.sym 29950 $auto$maccmap.cc:240:synth$8962.C[28]
.sym 29952 $abc$36303$auto$maccmap.cc:112:fulladd$8960[26]
.sym 29953 $abc$36303$auto$maccmap.cc:111:fulladd$8959[27]
.sym 29954 $auto$maccmap.cc:240:synth$8962.C[27]
.sym 29956 $auto$maccmap.cc:240:synth$8962.C[29]
.sym 29958 $abc$36303$auto$maccmap.cc:112:fulladd$8960[27]
.sym 29959 $abc$36303$auto$maccmap.cc:111:fulladd$8959[28]
.sym 29960 $auto$maccmap.cc:240:synth$8962.C[28]
.sym 29962 $auto$maccmap.cc:240:synth$8962.C[30]
.sym 29964 $abc$36303$auto$maccmap.cc:111:fulladd$8959[29]
.sym 29965 $abc$36303$auto$maccmap.cc:112:fulladd$8960[28]
.sym 29966 $auto$maccmap.cc:240:synth$8962.C[29]
.sym 29968 $auto$maccmap.cc:240:synth$8962.C[31]
.sym 29970 $abc$36303$auto$maccmap.cc:112:fulladd$8960[29]
.sym 29971 $abc$36303$auto$maccmap.cc:111:fulladd$8959[30]
.sym 29972 $auto$maccmap.cc:240:synth$8962.C[30]
.sym 29976 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 29977 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 29978 $auto$maccmap.cc:240:synth$8962.C[31]
.sym 29981 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 29987 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29988 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29989 $abc$36303$auto$maccmap.cc:245:synth$11647[19]
.sym 29990 $abc$36303$auto$maccmap.cc:245:synth$8963[19]
.sym 29993 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 29994 $abc$36303$auto$maccmap.cc:245:synth$11647[31]
.sym 29995 $abc$36303$auto$maccmap.cc:245:synth$8963[31]
.sym 29996 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 29997 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 29998 i_clk$SB_IO_IN_$glb_clk
.sym 30008 pc[14]
.sym 30009 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 30010 alu_i_branch_op[1]
.sym 30011 i_wb_data[29]$SB_IO_IN
.sym 30012 instr[15]
.sym 30014 instr[19]
.sym 30015 pc[25]
.sym 30016 $abc$36303$auto$maccmap.cc:245:synth$8974[15]
.sym 30018 $abc$36303$new_n4532_
.sym 30019 $abc$36303$new_n4511_
.sym 30021 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30022 pc[23]
.sym 30023 pc[22]
.sym 30025 $abc$36303$auto$maccmap.cc:245:synth$8974[16]
.sym 30026 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 30027 $abc$36303$auto$maccmap.cc:245:synth$8974[17]
.sym 30028 $abc$36303$auto$maccmap.cc:111:fulladd$8970[24]
.sym 30029 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 30030 $abc$36303$auto$maccmap.cc:111:fulladd$8970[16]
.sym 30031 $abc$36303$auto$maccmap.cc:245:synth$8974[11]
.sym 30032 $abc$36303$auto$maccmap.cc:245:synth$8981[28]
.sym 30033 $abc$36303$auto$maccmap.cc:245:synth$8974[12]
.sym 30034 branch_instr_offset[12]
.sym 30035 $abc$36303$auto$maccmap.cc:245:synth$8974[13]
.sym 30042 $abc$36303$auto$maccmap.cc:112:fulladd$8971[5]
.sym 30043 $abc$36303$auto$maccmap.cc:111:fulladd$8970[6]
.sym 30044 $abc$36303$auto$maccmap.cc:111:fulladd$8970[9]
.sym 30047 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 30048 $abc$36303$auto$maccmap.cc:111:fulladd$8970[3]
.sym 30050 $abc$36303$auto$maccmap.cc:112:fulladd$8971[8]
.sym 30051 $abc$36303$auto$maccmap.cc:112:fulladd$8971[6]
.sym 30053 $abc$36303$auto$maccmap.cc:111:fulladd$8970[8]
.sym 30054 $abc$36303$auto$maccmap.cc:112:fulladd$8971[7]
.sym 30056 $abc$36303$auto$maccmap.cc:111:fulladd$8970[4]
.sym 30060 $abc$36303$auto$maccmap.cc:112:fulladd$8971[4]
.sym 30062 $abc$36303$auto$maccmap.cc:112:fulladd$8971[3]
.sym 30063 $abc$36303$auto$maccmap.cc:111:fulladd$8970[5]
.sym 30066 $abc$36303$auto$maccmap.cc:111:fulladd$8970[7]
.sym 30067 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 30068 $abc$36303$auto$maccmap.cc:112:fulladd$8971[2]
.sym 30073 $auto$maccmap.cc:240:synth$8973.C[3]
.sym 30075 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 30076 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 30079 $auto$maccmap.cc:240:synth$8973.C[4]
.sym 30081 $abc$36303$auto$maccmap.cc:112:fulladd$8971[2]
.sym 30082 $abc$36303$auto$maccmap.cc:111:fulladd$8970[3]
.sym 30083 $auto$maccmap.cc:240:synth$8973.C[3]
.sym 30085 $auto$maccmap.cc:240:synth$8973.C[5]
.sym 30087 $abc$36303$auto$maccmap.cc:112:fulladd$8971[3]
.sym 30088 $abc$36303$auto$maccmap.cc:111:fulladd$8970[4]
.sym 30089 $auto$maccmap.cc:240:synth$8973.C[4]
.sym 30091 $auto$maccmap.cc:240:synth$8973.C[6]
.sym 30093 $abc$36303$auto$maccmap.cc:111:fulladd$8970[5]
.sym 30094 $abc$36303$auto$maccmap.cc:112:fulladd$8971[4]
.sym 30095 $auto$maccmap.cc:240:synth$8973.C[5]
.sym 30097 $auto$maccmap.cc:240:synth$8973.C[7]
.sym 30099 $abc$36303$auto$maccmap.cc:112:fulladd$8971[5]
.sym 30100 $abc$36303$auto$maccmap.cc:111:fulladd$8970[6]
.sym 30101 $auto$maccmap.cc:240:synth$8973.C[6]
.sym 30103 $auto$maccmap.cc:240:synth$8973.C[8]
.sym 30105 $abc$36303$auto$maccmap.cc:111:fulladd$8970[7]
.sym 30106 $abc$36303$auto$maccmap.cc:112:fulladd$8971[6]
.sym 30107 $auto$maccmap.cc:240:synth$8973.C[7]
.sym 30109 $auto$maccmap.cc:240:synth$8973.C[9]
.sym 30111 $abc$36303$auto$maccmap.cc:111:fulladd$8970[8]
.sym 30112 $abc$36303$auto$maccmap.cc:112:fulladd$8971[7]
.sym 30113 $auto$maccmap.cc:240:synth$8973.C[8]
.sym 30115 $auto$maccmap.cc:240:synth$8973.C[10]
.sym 30117 $abc$36303$auto$maccmap.cc:112:fulladd$8971[8]
.sym 30118 $abc$36303$auto$maccmap.cc:111:fulladd$8970[9]
.sym 30119 $auto$maccmap.cc:240:synth$8973.C[9]
.sym 30131 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 30132 instr[21]
.sym 30133 branch_instr_offset[9]
.sym 30135 $abc$36303$auto$maccmap.cc:245:synth$8974[27]
.sym 30136 $abc$36303$new_n4550_
.sym 30137 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 30138 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 30139 pc[30]
.sym 30140 instr[16]
.sym 30141 i_wb_data[24]$SB_IO_IN
.sym 30143 pc[27]
.sym 30144 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 30147 $abc$36303$auto$maccmap.cc:245:synth$8974[26]
.sym 30148 $abc$36303$auto$maccmap.cc:245:synth$8974[24]
.sym 30149 $abc$36303$auto$maccmap.cc:112:fulladd$8971[18]
.sym 30150 $abc$36303$auto$maccmap.cc:245:synth$8974[25]
.sym 30151 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 30152 $abc$36303$auto$maccmap.cc:245:synth$8974[6]
.sym 30153 $abc$36303$auto$maccmap.cc:112:fulladd$8971[10]
.sym 30154 $abc$36303$auto$maccmap.cc:245:synth$8974[7]
.sym 30155 $abc$36303$auto$maccmap.cc:112:fulladd$8960[21]
.sym 30156 pc[24]
.sym 30157 $abc$36303$auto$maccmap.cc:111:fulladd$8970[26]
.sym 30158 $abc$36303$auto$maccmap.cc:112:fulladd$8971[19]
.sym 30159 $auto$maccmap.cc:240:synth$8973.C[10]
.sym 30165 $abc$36303$auto$maccmap.cc:112:fulladd$8971[13]
.sym 30166 $abc$36303$auto$maccmap.cc:111:fulladd$8970[15]
.sym 30168 $abc$36303$auto$maccmap.cc:112:fulladd$8971[11]
.sym 30171 $abc$36303$auto$maccmap.cc:112:fulladd$8971[10]
.sym 30172 $abc$36303$auto$maccmap.cc:112:fulladd$8971[12]
.sym 30173 $abc$36303$auto$maccmap.cc:111:fulladd$8970[17]
.sym 30175 $abc$36303$auto$maccmap.cc:111:fulladd$8970[13]
.sym 30178 $abc$36303$auto$maccmap.cc:111:fulladd$8970[12]
.sym 30179 $abc$36303$auto$maccmap.cc:112:fulladd$8971[15]
.sym 30180 $abc$36303$auto$maccmap.cc:111:fulladd$8970[14]
.sym 30183 $abc$36303$auto$maccmap.cc:112:fulladd$8971[14]
.sym 30184 $abc$36303$auto$maccmap.cc:111:fulladd$8970[11]
.sym 30187 $abc$36303$auto$maccmap.cc:112:fulladd$8971[9]
.sym 30188 $abc$36303$auto$maccmap.cc:112:fulladd$8971[16]
.sym 30190 $abc$36303$auto$maccmap.cc:111:fulladd$8970[16]
.sym 30191 $abc$36303$auto$maccmap.cc:111:fulladd$8970[10]
.sym 30196 $auto$maccmap.cc:240:synth$8973.C[11]
.sym 30198 $abc$36303$auto$maccmap.cc:112:fulladd$8971[9]
.sym 30199 $abc$36303$auto$maccmap.cc:111:fulladd$8970[10]
.sym 30200 $auto$maccmap.cc:240:synth$8973.C[10]
.sym 30202 $auto$maccmap.cc:240:synth$8973.C[12]
.sym 30204 $abc$36303$auto$maccmap.cc:111:fulladd$8970[11]
.sym 30205 $abc$36303$auto$maccmap.cc:112:fulladd$8971[10]
.sym 30206 $auto$maccmap.cc:240:synth$8973.C[11]
.sym 30208 $auto$maccmap.cc:240:synth$8973.C[13]
.sym 30210 $abc$36303$auto$maccmap.cc:111:fulladd$8970[12]
.sym 30211 $abc$36303$auto$maccmap.cc:112:fulladd$8971[11]
.sym 30212 $auto$maccmap.cc:240:synth$8973.C[12]
.sym 30214 $auto$maccmap.cc:240:synth$8973.C[14]
.sym 30216 $abc$36303$auto$maccmap.cc:111:fulladd$8970[13]
.sym 30217 $abc$36303$auto$maccmap.cc:112:fulladd$8971[12]
.sym 30218 $auto$maccmap.cc:240:synth$8973.C[13]
.sym 30220 $auto$maccmap.cc:240:synth$8973.C[15]
.sym 30222 $abc$36303$auto$maccmap.cc:112:fulladd$8971[13]
.sym 30223 $abc$36303$auto$maccmap.cc:111:fulladd$8970[14]
.sym 30224 $auto$maccmap.cc:240:synth$8973.C[14]
.sym 30226 $auto$maccmap.cc:240:synth$8973.C[16]
.sym 30228 $abc$36303$auto$maccmap.cc:111:fulladd$8970[15]
.sym 30229 $abc$36303$auto$maccmap.cc:112:fulladd$8971[14]
.sym 30230 $auto$maccmap.cc:240:synth$8973.C[15]
.sym 30232 $auto$maccmap.cc:240:synth$8973.C[17]
.sym 30234 $abc$36303$auto$maccmap.cc:111:fulladd$8970[16]
.sym 30235 $abc$36303$auto$maccmap.cc:112:fulladd$8971[15]
.sym 30236 $auto$maccmap.cc:240:synth$8973.C[16]
.sym 30238 $auto$maccmap.cc:240:synth$8973.C[18]
.sym 30240 $abc$36303$auto$maccmap.cc:111:fulladd$8970[17]
.sym 30241 $abc$36303$auto$maccmap.cc:112:fulladd$8971[16]
.sym 30242 $auto$maccmap.cc:240:synth$8973.C[17]
.sym 30254 alu_i_b[6]
.sym 30255 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 30256 $abc$36303$auto$maccmap.cc:112:fulladd$8960[27]
.sym 30257 pc[28]
.sym 30258 $abc$36303$auto$maccmap.cc:245:synth$8974[10]
.sym 30260 branch_instr_offset[4]
.sym 30262 pc[17]
.sym 30263 branch_instr_offset[6]
.sym 30264 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 30266 $abc$36303$add$rtl/cpu.v:137$222_Y[7]
.sym 30267 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 30268 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 30270 $abc$36303$auto$maccmap.cc:111:fulladd$8959[26]
.sym 30271 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 30272 $abc$36303$procmux$1178_Y[31]_new_
.sym 30273 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 30274 $abc$36303$auto$maccmap.cc:111:fulladd$8959[21]
.sym 30275 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 30276 pc[26]
.sym 30277 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 30278 $abc$36303$auto$maccmap.cc:111:fulladd$8959[29]
.sym 30279 $abc$36303$auto$maccmap.cc:111:fulladd$8970[25]
.sym 30280 $abc$36303$auto$maccmap.cc:245:synth$8974[19]
.sym 30281 $abc$36303$auto$maccmap.cc:245:synth$8974[29]
.sym 30282 $auto$maccmap.cc:240:synth$8973.C[18]
.sym 30289 $abc$36303$auto$maccmap.cc:111:fulladd$8970[18]
.sym 30290 $abc$36303$auto$maccmap.cc:111:fulladd$8970[25]
.sym 30292 $abc$36303$auto$maccmap.cc:111:fulladd$8970[20]
.sym 30297 $abc$36303$auto$maccmap.cc:112:fulladd$8971[23]
.sym 30299 $abc$36303$auto$maccmap.cc:111:fulladd$8970[19]
.sym 30300 $abc$36303$auto$maccmap.cc:111:fulladd$8970[24]
.sym 30302 $abc$36303$auto$maccmap.cc:111:fulladd$8970[22]
.sym 30304 $abc$36303$auto$maccmap.cc:112:fulladd$8971[21]
.sym 30309 $abc$36303$auto$maccmap.cc:112:fulladd$8971[18]
.sym 30310 $abc$36303$auto$maccmap.cc:111:fulladd$8970[21]
.sym 30311 $abc$36303$auto$maccmap.cc:112:fulladd$8971[17]
.sym 30312 $abc$36303$auto$maccmap.cc:112:fulladd$8971[22]
.sym 30314 $abc$36303$auto$maccmap.cc:112:fulladd$8971[24]
.sym 30315 $abc$36303$auto$maccmap.cc:111:fulladd$8970[23]
.sym 30316 $abc$36303$auto$maccmap.cc:112:fulladd$8971[20]
.sym 30318 $abc$36303$auto$maccmap.cc:112:fulladd$8971[19]
.sym 30319 $auto$maccmap.cc:240:synth$8973.C[19]
.sym 30321 $abc$36303$auto$maccmap.cc:112:fulladd$8971[17]
.sym 30322 $abc$36303$auto$maccmap.cc:111:fulladd$8970[18]
.sym 30323 $auto$maccmap.cc:240:synth$8973.C[18]
.sym 30325 $auto$maccmap.cc:240:synth$8973.C[20]
.sym 30327 $abc$36303$auto$maccmap.cc:112:fulladd$8971[18]
.sym 30328 $abc$36303$auto$maccmap.cc:111:fulladd$8970[19]
.sym 30329 $auto$maccmap.cc:240:synth$8973.C[19]
.sym 30331 $auto$maccmap.cc:240:synth$8973.C[21]
.sym 30333 $abc$36303$auto$maccmap.cc:111:fulladd$8970[20]
.sym 30334 $abc$36303$auto$maccmap.cc:112:fulladd$8971[19]
.sym 30335 $auto$maccmap.cc:240:synth$8973.C[20]
.sym 30337 $auto$maccmap.cc:240:synth$8973.C[22]
.sym 30339 $abc$36303$auto$maccmap.cc:112:fulladd$8971[20]
.sym 30340 $abc$36303$auto$maccmap.cc:111:fulladd$8970[21]
.sym 30341 $auto$maccmap.cc:240:synth$8973.C[21]
.sym 30343 $auto$maccmap.cc:240:synth$8973.C[23]
.sym 30345 $abc$36303$auto$maccmap.cc:112:fulladd$8971[21]
.sym 30346 $abc$36303$auto$maccmap.cc:111:fulladd$8970[22]
.sym 30347 $auto$maccmap.cc:240:synth$8973.C[22]
.sym 30349 $auto$maccmap.cc:240:synth$8973.C[24]
.sym 30351 $abc$36303$auto$maccmap.cc:112:fulladd$8971[22]
.sym 30352 $abc$36303$auto$maccmap.cc:111:fulladd$8970[23]
.sym 30353 $auto$maccmap.cc:240:synth$8973.C[23]
.sym 30355 $auto$maccmap.cc:240:synth$8973.C[25]
.sym 30357 $abc$36303$auto$maccmap.cc:112:fulladd$8971[23]
.sym 30358 $abc$36303$auto$maccmap.cc:111:fulladd$8970[24]
.sym 30359 $auto$maccmap.cc:240:synth$8973.C[24]
.sym 30361 $auto$maccmap.cc:240:synth$8973.C[26]
.sym 30363 $abc$36303$auto$maccmap.cc:112:fulladd$8971[24]
.sym 30364 $abc$36303$auto$maccmap.cc:111:fulladd$8970[25]
.sym 30365 $auto$maccmap.cc:240:synth$8973.C[25]
.sym 30379 $abc$36303$auto$maccmap.cc:112:fulladd$8960[29]
.sym 30380 $abc$36303$auto$maccmap.cc:111:fulladd$8959[27]
.sym 30381 pc[13]
.sym 30382 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 30383 $abc$36303$auto$maccmap.cc:111:fulladd$8970[18]
.sym 30384 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 30385 $abc$36303$add$rtl/cpu.v:137$222_Y[13]
.sym 30386 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 30388 alu_i_b[11]
.sym 30389 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 30390 pc[21]
.sym 30391 pc[20]
.sym 30393 branch_instr_offset[12]
.sym 30394 instr[21]
.sym 30395 pc[31]
.sym 30396 $abc$36303$auto$maccmap.cc:111:fulladd$8970[27]
.sym 30397 $abc$36303$auto$maccmap.cc:112:fulladd$8971[17]
.sym 30398 branch_instr_offset[12]
.sym 30399 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 30400 $abc$36303$auto$maccmap.cc:111:fulladd$8959[25]
.sym 30401 pc[19]
.sym 30402 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 30403 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 30404 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 30405 $auto$maccmap.cc:240:synth$8973.C[26]
.sym 30412 $abc$36303$auto$maccmap.cc:111:fulladd$8970[27]
.sym 30416 $abc$36303$auto$maccmap.cc:112:fulladd$8971[25]
.sym 30420 $abc$36303$auto$maccmap.cc:112:fulladd$8971[26]
.sym 30423 $abc$36303$auto$maccmap.cc:112:fulladd$8971[27]
.sym 30424 $abc$36303$auto$maccmap.cc:111:fulladd$8970[30]
.sym 30428 $abc$36303$auto$maccmap.cc:112:fulladd$8971[29]
.sym 30429 $abc$36303$auto$maccmap.cc:111:fulladd$8970[26]
.sym 30430 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 30433 $abc$36303$auto$maccmap.cc:111:fulladd$8970[28]
.sym 30434 $abc$36303$auto$maccmap.cc:112:fulladd$8971[28]
.sym 30436 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 30437 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 30439 $abc$36303$auto$maccmap.cc:112:fulladd$8971[30]
.sym 30440 $abc$36303$auto$maccmap.cc:111:fulladd$8970[31]
.sym 30441 $abc$36303$auto$maccmap.cc:111:fulladd$8970[29]
.sym 30442 $auto$maccmap.cc:240:synth$8973.C[27]
.sym 30444 $abc$36303$auto$maccmap.cc:111:fulladd$8970[26]
.sym 30445 $abc$36303$auto$maccmap.cc:112:fulladd$8971[25]
.sym 30446 $auto$maccmap.cc:240:synth$8973.C[26]
.sym 30448 $auto$maccmap.cc:240:synth$8973.C[28]
.sym 30450 $abc$36303$auto$maccmap.cc:111:fulladd$8970[27]
.sym 30451 $abc$36303$auto$maccmap.cc:112:fulladd$8971[26]
.sym 30452 $auto$maccmap.cc:240:synth$8973.C[27]
.sym 30454 $auto$maccmap.cc:240:synth$8973.C[29]
.sym 30456 $abc$36303$auto$maccmap.cc:111:fulladd$8970[28]
.sym 30457 $abc$36303$auto$maccmap.cc:112:fulladd$8971[27]
.sym 30458 $auto$maccmap.cc:240:synth$8973.C[28]
.sym 30460 $auto$maccmap.cc:240:synth$8973.C[30]
.sym 30462 $abc$36303$auto$maccmap.cc:111:fulladd$8970[29]
.sym 30463 $abc$36303$auto$maccmap.cc:112:fulladd$8971[28]
.sym 30464 $auto$maccmap.cc:240:synth$8973.C[29]
.sym 30466 $auto$maccmap.cc:240:synth$8973.C[31]
.sym 30468 $abc$36303$auto$maccmap.cc:111:fulladd$8970[30]
.sym 30469 $abc$36303$auto$maccmap.cc:112:fulladd$8971[29]
.sym 30470 $auto$maccmap.cc:240:synth$8973.C[30]
.sym 30473 $abc$36303$auto$maccmap.cc:111:fulladd$8970[31]
.sym 30474 $abc$36303$auto$maccmap.cc:112:fulladd$8971[30]
.sym 30476 $auto$maccmap.cc:240:synth$8973.C[31]
.sym 30481 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 30485 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 30489 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 30490 i_clk$SB_IO_IN_$glb_clk
.sym 30503 $abc$36303$auto$maccmap.cc:112:fulladd$8960[28]
.sym 30504 alu_i_b[11]
.sym 30506 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 30508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 30511 alu_i_a[15]
.sym 30513 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 30514 pc[28]
.sym 30516 pc[18]
.sym 30517 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 30518 reg_file[7][22]
.sym 30519 $abc$36303$auto$maccmap.cc:111:fulladd$8970[24]
.sym 30520 $abc$36303$auto$maccmap.cc:245:synth$8981[28]
.sym 30521 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 30522 branch_instr_offset[12]
.sym 30523 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 30524 instr[21]
.sym 30525 instr[24]
.sym 30526 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 30527 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 30534 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 30535 $abc$36303$auto$maccmap.cc:245:synth$8974[28]
.sym 30537 $abc$36303$auto$maccmap.cc:245:synth$8981[19]
.sym 30538 $abc$36303$auto$maccmap.cc:245:synth$8981[28]
.sym 30541 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 30544 $abc$36303$procmux$1178_Y[31]_new_
.sym 30545 branch_instr_offset[6]
.sym 30546 $abc$36303$auto$maccmap.cc:245:synth$8974[31]
.sym 30547 $abc$36303$auto$maccmap.cc:245:synth$8981[31]
.sym 30548 pc[26]
.sym 30551 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 30552 $abc$36303$auto$maccmap.cc:245:synth$8974[19]
.sym 30557 $abc$36303$procmux$1253_Y[31]_new_
.sym 30558 branch_instr_offset[12]
.sym 30561 pc[25]
.sym 30563 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 30568 pc[26]
.sym 30569 branch_instr_offset[6]
.sym 30572 $abc$36303$auto$maccmap.cc:245:synth$8981[28]
.sym 30573 $abc$36303$auto$maccmap.cc:245:synth$8974[28]
.sym 30574 $abc$36303$procmux$1253_Y[31]_new_
.sym 30575 $abc$36303$procmux$1178_Y[31]_new_
.sym 30578 pc[26]
.sym 30579 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 30580 branch_instr_offset[12]
.sym 30581 pc[25]
.sym 30584 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 30590 pc[26]
.sym 30591 branch_instr_offset[6]
.sym 30598 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 30602 $abc$36303$auto$maccmap.cc:245:synth$8981[19]
.sym 30603 $abc$36303$auto$maccmap.cc:245:synth$8974[19]
.sym 30604 $abc$36303$procmux$1178_Y[31]_new_
.sym 30605 $abc$36303$procmux$1253_Y[31]_new_
.sym 30608 $abc$36303$procmux$1253_Y[31]_new_
.sym 30609 $abc$36303$procmux$1178_Y[31]_new_
.sym 30610 $abc$36303$auto$maccmap.cc:245:synth$8981[31]
.sym 30611 $abc$36303$auto$maccmap.cc:245:synth$8974[31]
.sym 30612 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 30613 i_clk$SB_IO_IN_$glb_clk
.sym 30625 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 30628 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 30629 branch_instr_offset[12]
.sym 30632 branch_instr_offset[12]
.sym 30633 $abc$36303$new_n2012_
.sym 30635 alu_i_a[8]
.sym 30637 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 30638 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 30639 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 30640 $abc$36303$auto$maccmap.cc:112:fulladd$8971[18]
.sym 30641 $abc$36303$auto$maccmap.cc:111:fulladd$8970[26]
.sym 30642 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 30643 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 30644 branch_instr_offset[5]
.sym 30645 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 30646 i_reset$SB_IO_IN
.sym 30647 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 30648 pc[24]
.sym 30649 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 30650 $abc$36303$auto$maccmap.cc:112:fulladd$8971[19]
.sym 30656 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30657 $abc$36303$new_n4545_
.sym 30658 alu_i_branch_op[2]
.sym 30659 pc[24]
.sym 30661 pc[16]
.sym 30662 $abc$36303$new_n4518_
.sym 30663 pc[23]
.sym 30664 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 30665 branch_instr_offset[12]
.sym 30666 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 30667 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 30668 pc[14]
.sym 30669 $abc$36303$new_n4544_
.sym 30670 pc[17]
.sym 30671 $abc$36303$new_n4554_
.sym 30674 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 30679 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 30680 $abc$36303$new_n4517_
.sym 30682 $abc$36303$new_n4553_
.sym 30685 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 30689 $abc$36303$new_n4544_
.sym 30690 $abc$36303$new_n4545_
.sym 30691 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30692 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 30695 $abc$36303$new_n4553_
.sym 30696 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30697 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 30698 $abc$36303$new_n4554_
.sym 30701 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 30702 pc[16]
.sym 30703 branch_instr_offset[12]
.sym 30704 pc[17]
.sym 30707 pc[23]
.sym 30708 branch_instr_offset[12]
.sym 30709 pc[24]
.sym 30710 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 30713 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30714 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 30715 $abc$36303$new_n4518_
.sym 30716 $abc$36303$new_n4517_
.sym 30721 pc[14]
.sym 30722 alu_i_branch_op[2]
.sym 30725 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 30726 pc[17]
.sym 30727 branch_instr_offset[12]
.sym 30728 pc[16]
.sym 30731 pc[24]
.sym 30732 branch_instr_offset[12]
.sym 30733 pc[23]
.sym 30734 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 30735 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 30736 i_clk$SB_IO_IN_$glb_clk
.sym 30737 i_reset$SB_IO_IN_$glb_sr
.sym 30750 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 30752 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 30753 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 30754 alu_i_branch_op[2]
.sym 30755 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 30757 pc[16]
.sym 30758 pc[17]
.sym 30760 pc[19]
.sym 30761 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 30762 i_wb_stall$SB_IO_IN
.sym 30763 $abc$36303$auto$maccmap.cc:111:fulladd$8970[25]
.sym 30764 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 30765 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 30766 pc[18]
.sym 30767 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 30768 $abc$36303$new_n3018_
.sym 30769 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 30770 $abc$36303$auto$maccmap.cc:111:fulladd$8959[29]
.sym 30773 pc[26]
.sym 30779 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30782 instr[18]
.sym 30783 pc[25]
.sym 30786 branch_instr_offset[12]
.sym 30787 pc[13]
.sym 30788 pc[18]
.sym 30790 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 30791 pc[19]
.sym 30792 pc[17]
.sym 30793 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 30794 branch_instr_offset[12]
.sym 30800 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 30803 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 30804 branch_instr_offset[5]
.sym 30805 alu_i_branch_op[1]
.sym 30806 i_reset$SB_IO_IN
.sym 30809 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 30812 i_reset$SB_IO_IN
.sym 30813 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 30814 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30818 alu_i_branch_op[1]
.sym 30820 pc[13]
.sym 30825 instr[18]
.sym 30826 pc[18]
.sym 30830 pc[19]
.sym 30831 branch_instr_offset[12]
.sym 30832 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 30833 pc[18]
.sym 30837 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 30842 branch_instr_offset[12]
.sym 30843 pc[17]
.sym 30844 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 30845 pc[18]
.sym 30848 pc[18]
.sym 30849 branch_instr_offset[12]
.sym 30850 pc[17]
.sym 30851 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 30855 pc[25]
.sym 30857 branch_instr_offset[5]
.sym 30858 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 30859 i_clk$SB_IO_IN_$glb_clk
.sym 30869 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 30870 alu_i_a[23]
.sym 30873 $abc$36303$new_n4316_
.sym 30875 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 30876 $abc$36303$add$rtl/cpu.v:128$218_Y[25]
.sym 30878 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 30879 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 30880 pc[17]
.sym 30883 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 30884 o_wb_addr[21]$SB_IO_OUT
.sym 30885 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 30886 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 30887 instr[17]
.sym 30888 $abc$36303$auto$maccmap.cc:111:fulladd$8970[27]
.sym 30890 branch_instr_offset[12]
.sym 30891 instr[22]
.sym 30892 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 30893 branch_instr_offset[12]
.sym 30894 instr[17]
.sym 30895 instr[20]
.sym 30896 $abc$36303$auto$maccmap.cc:111:fulladd$8959[25]
.sym 30902 pc[19]
.sym 30904 branch_instr_offset[12]
.sym 30905 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 30910 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 30911 pc[25]
.sym 30914 branch_instr_offset[5]
.sym 30918 pc[24]
.sym 30919 branch_instr_offset[12]
.sym 30920 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 30921 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 30926 pc[18]
.sym 30929 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 30930 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 30932 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 30933 pc[26]
.sym 30936 branch_instr_offset[5]
.sym 30937 pc[25]
.sym 30941 branch_instr_offset[12]
.sym 30942 pc[25]
.sym 30943 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 30944 pc[26]
.sym 30949 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 30953 branch_instr_offset[12]
.sym 30954 pc[25]
.sym 30955 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 30956 pc[24]
.sym 30960 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 30965 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 30966 pc[19]
.sym 30967 pc[18]
.sym 30968 branch_instr_offset[12]
.sym 30971 pc[24]
.sym 30972 branch_instr_offset[12]
.sym 30973 pc[25]
.sym 30974 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 30977 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 30981 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 30982 i_clk$SB_IO_IN_$glb_clk
.sym 30992 o_wb_addr[18]$SB_IO_OUT
.sym 30994 $abc$36303$new_n2221_
.sym 30996 pc[19]
.sym 30997 instr[18]
.sym 30999 pc[22]
.sym 31000 o_wb_addr[24]$SB_IO_OUT
.sym 31001 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31002 reg_file[18][16]
.sym 31003 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 31005 pc[25]
.sym 31006 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 31007 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31008 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 31009 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 31012 reg_file[17][22]
.sym 31013 instr[24]
.sym 31014 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 31015 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 31016 instr[21]
.sym 31017 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 31025 pc[29]
.sym 31026 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 31027 pc[30]
.sym 31028 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31031 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 31033 pc[29]
.sym 31034 pc[27]
.sym 31036 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 31042 branch_instr_offset[9]
.sym 31043 pc[26]
.sym 31049 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 31050 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 31053 branch_instr_offset[12]
.sym 31058 pc[29]
.sym 31059 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 31060 pc[30]
.sym 31061 branch_instr_offset[12]
.sym 31064 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 31065 pc[29]
.sym 31066 branch_instr_offset[12]
.sym 31067 pc[30]
.sym 31070 pc[27]
.sym 31071 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 31072 pc[26]
.sym 31073 branch_instr_offset[12]
.sym 31078 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31083 pc[29]
.sym 31085 branch_instr_offset[9]
.sym 31089 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 31094 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 31100 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 31101 pc[27]
.sym 31102 branch_instr_offset[12]
.sym 31103 pc[26]
.sym 31104 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 31105 i_clk$SB_IO_IN_$glb_clk
.sym 31115 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 31119 o_wb_data[29]$SB_IO_OUT
.sym 31121 instr[19]
.sym 31122 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31123 $abc$36303$new_n4342_
.sym 31124 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 31125 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31126 $abc$36303$new_n3130_
.sym 31127 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 31129 pc[30]
.sym 31130 $abc$36303$new_n2013_
.sym 31131 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 31132 branch_instr_offset[8]
.sym 31133 instr[23]
.sym 31134 reg_file[17][20]
.sym 31135 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 31138 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 31139 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 31141 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 31142 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 31148 branch_instr_offset[8]
.sym 31152 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 31153 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 31159 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 31160 branch_instr_offset[12]
.sym 31164 pc[28]
.sym 31165 pc[29]
.sym 31166 pc[27]
.sym 31167 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31168 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 31170 branch_instr_offset[9]
.sym 31172 pc[28]
.sym 31173 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 31174 pc[27]
.sym 31178 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 31181 pc[28]
.sym 31182 pc[27]
.sym 31183 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 31184 branch_instr_offset[12]
.sym 31188 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 31195 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 31199 branch_instr_offset[12]
.sym 31200 pc[28]
.sym 31201 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 31202 pc[27]
.sym 31206 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 31211 pc[29]
.sym 31214 branch_instr_offset[9]
.sym 31217 branch_instr_offset[8]
.sym 31220 pc[28]
.sym 31223 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31227 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 31228 i_clk$SB_IO_IN_$glb_clk
.sym 31241 i_wb_data[3]$SB_IO_IN
.sym 31242 reg_file[27][25]
.sym 31243 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 31244 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 31245 $abc$36303$new_n2039_
.sym 31246 $abc$36303$new_n4108_
.sym 31249 branch_instr_offset[9]
.sym 31251 reg_file[22][20]
.sym 31252 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 31253 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 31256 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 31257 instr[23]
.sym 31260 $abc$36303$new_n3018_
.sym 31262 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 31263 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 31265 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 31271 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 31273 pc[27]
.sym 31274 $abc$36303$new_n3644_
.sym 31280 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 31282 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 31283 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 31287 branch_instr_offset[7]
.sym 31288 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 31291 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 31292 $abc$36303$new_n4108_
.sym 31295 instr[16]
.sym 31296 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31297 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31298 i_wb_data[29]$SB_IO_IN
.sym 31301 instr[23]
.sym 31302 $abc$36303$new_n2902_
.sym 31306 $abc$36303$new_n2902_
.sym 31307 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 31313 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31316 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 31318 $abc$36303$new_n2902_
.sym 31323 branch_instr_offset[7]
.sym 31325 pc[27]
.sym 31328 branch_instr_offset[7]
.sym 31330 pc[27]
.sym 31334 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 31335 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 31336 instr[23]
.sym 31337 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 31341 instr[16]
.sym 31342 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 31343 $abc$36303$new_n3644_
.sym 31346 $abc$36303$new_n4108_
.sym 31348 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31349 i_wb_data[29]$SB_IO_IN
.sym 31350 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 31351 i_clk$SB_IO_IN_$glb_clk
.sym 31361 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 31362 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 31364 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 31365 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 31367 $abc$36303$new_n3754_
.sym 31368 reg_file[11][25]
.sym 31369 reg_file[1][20]
.sym 31370 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 31372 $abc$36303$new_n3821_
.sym 31373 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 31374 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 31375 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 31376 branch_instr_offset[12]
.sym 31379 instr[22]
.sym 31380 instr[20]
.sym 31384 instr[17]
.sym 31385 $abc$36303$new_n5197_
.sym 31386 instr[17]
.sym 31387 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 31388 instr[22]
.sym 31394 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31396 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[20]_new_
.sym 31397 $abc$36303$new_n3770_
.sym 31398 $abc$36303$new_n3857_
.sym 31399 $abc$36303$new_n3854_
.sym 31401 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31402 $abc$36303$new_n3862_
.sym 31403 $abc$36303$new_n3815_
.sym 31405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 31407 $abc$36303$new_n3897_
.sym 31408 $abc$36303$new_n3643_
.sym 31409 $abc$36303$new_n4107_
.sym 31410 $abc$36303$new_n5165_
.sym 31411 $abc$36303$new_n5197_
.sym 31412 i_wb_data[23]$SB_IO_IN
.sym 31413 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 31417 $abc$36303$new_n5175_
.sym 31418 $abc$36303$new_n3821_
.sym 31421 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 31422 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 31424 $abc$36303$new_n3896_
.sym 31427 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31428 $abc$36303$new_n5175_
.sym 31429 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[20]_new_
.sym 31430 $abc$36303$new_n3770_
.sym 31433 $abc$36303$new_n3854_
.sym 31434 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31435 $abc$36303$new_n3821_
.sym 31436 $abc$36303$new_n3815_
.sym 31439 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31440 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 31441 $abc$36303$new_n4107_
.sym 31442 $abc$36303$new_n5197_
.sym 31445 $abc$36303$new_n3862_
.sym 31446 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31447 $abc$36303$new_n3896_
.sym 31448 $abc$36303$new_n3857_
.sym 31457 $abc$36303$new_n3643_
.sym 31458 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31459 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 31460 $abc$36303$new_n5165_
.sym 31463 i_wb_data[23]$SB_IO_IN
.sym 31464 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31465 $abc$36303$new_n3897_
.sym 31470 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 31473 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 31474 i_clk$SB_IO_IN_$glb_clk
.sym 31485 alu_i_branch_op[1]
.sym 31487 i_wb_data[23]$SB_IO_IN
.sym 31489 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 31490 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 31492 $abc$36303$new_n3815_
.sym 31493 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 31494 $abc$36303$new_n3857_
.sym 31495 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 31497 instr[19]
.sym 31498 $abc$36303$new_n3862_
.sym 31499 i_wb_data[24]$SB_IO_IN
.sym 31501 instr[21]
.sym 31502 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 31503 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 31504 instr[23]
.sym 31505 instr[24]
.sym 31506 instr[24]
.sym 31507 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 31508 reg_file[14][25]
.sym 31509 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 31511 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 31517 reg_file[3][20]
.sym 31519 instr[17]
.sym 31521 instr[16]
.sym 31522 $abc$36303$is_alu_imm_instr_new_
.sym 31525 $abc$36303$auto$ice40_ffinit.cc:141:execute$36253
.sym 31526 reg_file[6][20]
.sym 31527 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 31528 $abc$36303$new_n2312_
.sym 31529 reg_file[6][20]
.sym 31530 instr[20]
.sym 31531 $abc$36303$new_n2313_
.sym 31532 branch_instr_offset[12]
.sym 31534 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31535 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 31537 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 31538 $abc$36303$new_n5302_
.sym 31539 instr[22]
.sym 31541 reg_file[7][20]
.sym 31542 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 31545 instr[15]
.sym 31550 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 31556 $abc$36303$is_alu_imm_instr_new_
.sym 31557 branch_instr_offset[12]
.sym 31558 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 31559 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 31562 $abc$36303$new_n2312_
.sym 31563 $abc$36303$new_n2313_
.sym 31564 instr[16]
.sym 31568 instr[15]
.sym 31569 reg_file[6][20]
.sym 31570 $abc$36303$auto$ice40_ffinit.cc:141:execute$36253
.sym 31571 instr[17]
.sym 31574 instr[22]
.sym 31575 $abc$36303$auto$ice40_ffinit.cc:141:execute$36253
.sym 31576 reg_file[3][20]
.sym 31577 $abc$36303$new_n5302_
.sym 31580 reg_file[6][20]
.sym 31581 instr[20]
.sym 31582 reg_file[7][20]
.sym 31583 instr[22]
.sym 31586 reg_file[3][20]
.sym 31587 reg_file[7][20]
.sym 31588 instr[17]
.sym 31589 instr[15]
.sym 31592 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31596 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 31597 i_clk$SB_IO_IN_$glb_clk
.sym 31608 instr[23]
.sym 31609 instr[23]
.sym 31610 reg_file[9][23]
.sym 31611 reg_file[3][20]
.sym 31613 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 31614 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31615 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 31616 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31618 $abc$36303$is_alu_imm_instr_new_
.sym 31619 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 31620 branch_instr_offset[12]
.sym 31621 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 31622 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 31625 instr[23]
.sym 31626 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 31628 reg_file[4][31]
.sym 31629 instr[18]
.sym 31630 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 31631 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 31634 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 31642 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 31643 $abc$36303$new_n5177_
.sym 31644 reg_file[15][20]
.sym 31647 reg_file[14][20]
.sym 31648 reg_file[11][20]
.sym 31649 $abc$36303$new_n3754_
.sym 31650 instr[20]
.sym 31653 $abc$36303$new_n5303_
.sym 31654 $abc$36303$new_n5176_
.sym 31655 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 31658 instr[22]
.sym 31660 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 31661 instr[21]
.sym 31664 instr[23]
.sym 31665 instr[24]
.sym 31667 reg_file[10][20]
.sym 31670 $abc$36303$new_n3748_
.sym 31671 $abc$36303$new_n5304_
.sym 31679 instr[21]
.sym 31680 $abc$36303$new_n3754_
.sym 31681 $abc$36303$new_n3748_
.sym 31682 $abc$36303$new_n5304_
.sym 31685 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 31691 $abc$36303$new_n5176_
.sym 31692 reg_file[10][20]
.sym 31693 reg_file[11][20]
.sym 31694 instr[22]
.sym 31697 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 31709 reg_file[15][20]
.sym 31710 instr[20]
.sym 31711 instr[22]
.sym 31712 reg_file[14][20]
.sym 31715 $abc$36303$new_n5177_
.sym 31716 instr[24]
.sym 31717 instr[23]
.sym 31718 $abc$36303$new_n5303_
.sym 31719 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 31720 i_clk$SB_IO_IN_$glb_clk
.sym 31731 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 31734 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 31735 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 31736 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 31737 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 31740 $abc$36303$new_n2039_
.sym 31742 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 31743 i_wb_data[14]$SB_IO_IN
.sym 31744 alu_i_branch_op[2]
.sym 31745 $abc$36303$new_n5240_
.sym 31746 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 31748 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 31752 instr[18]
.sym 31753 instr[23]
.sym 31755 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 31756 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 31757 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 31764 $abc$36303$new_n5192_
.sym 31765 instr[20]
.sym 31766 reg_file[11][25]
.sym 31767 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 31768 instr[22]
.sym 31769 instr[15]
.sym 31771 $abc$36303$new_n5312_
.sym 31774 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 31776 instr[23]
.sym 31777 instr[15]
.sym 31778 instr[24]
.sym 31779 reg_file[10][25]
.sym 31782 reg_file[15][25]
.sym 31783 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 31790 reg_file[15][25]
.sym 31791 reg_file[14][25]
.sym 31792 instr[17]
.sym 31794 $abc$36303$new_n5191_
.sym 31796 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 31802 instr[22]
.sym 31803 $abc$36303$new_n5191_
.sym 31804 reg_file[11][25]
.sym 31805 reg_file[10][25]
.sym 31808 instr[17]
.sym 31809 instr[15]
.sym 31810 reg_file[10][25]
.sym 31811 reg_file[14][25]
.sym 31815 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 31820 instr[15]
.sym 31821 reg_file[15][25]
.sym 31822 instr[17]
.sym 31823 reg_file[11][25]
.sym 31832 instr[24]
.sym 31833 $abc$36303$new_n5192_
.sym 31834 instr[23]
.sym 31835 $abc$36303$new_n5312_
.sym 31838 instr[22]
.sym 31839 instr[20]
.sym 31840 reg_file[14][25]
.sym 31841 reg_file[15][25]
.sym 31842 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 31843 i_clk$SB_IO_IN_$glb_clk
.sym 31864 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 31865 $abc$36303$new_n5197_
.sym 31866 branch_instr_offset[12]
.sym 31867 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 31872 reg_file[4][29]
.sym 31874 instr[17]
.sym 31876 instr[17]
.sym 31877 instr[17]
.sym 31878 reg_file[18][25]
.sym 31879 instr[22]
.sym 31886 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 31888 $abc$36303$new_n2219_
.sym 31890 reg_file[29][25]
.sym 31891 $abc$36303$new_n4986_
.sym 31892 instr[22]
.sym 31894 reg_file[28][25]
.sym 31895 instr[15]
.sym 31896 reg_file[25][25]
.sym 31898 $abc$36303$new_n2220_
.sym 31900 instr[17]
.sym 31901 instr[18]
.sym 31903 instr[20]
.sym 31904 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 31906 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 31910 reg_file[24][25]
.sym 31911 $abc$36303$new_n2221_
.sym 31912 $abc$36303$new_n2216_
.sym 31913 $abc$36303$new_n4988_
.sym 31915 instr[16]
.sym 31916 $abc$36303$new_n2215_
.sym 31917 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 31919 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 31928 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 31933 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 31937 reg_file[25][25]
.sym 31938 reg_file[29][25]
.sym 31939 instr[17]
.sym 31940 instr[15]
.sym 31943 instr[18]
.sym 31944 $abc$36303$new_n2215_
.sym 31945 $abc$36303$new_n2221_
.sym 31946 $abc$36303$new_n4986_
.sym 31949 reg_file[28][25]
.sym 31950 instr[15]
.sym 31951 reg_file[24][25]
.sym 31952 $abc$36303$new_n4988_
.sym 31955 instr[16]
.sym 31956 $abc$36303$new_n2220_
.sym 31957 $abc$36303$new_n2219_
.sym 31958 $abc$36303$new_n2216_
.sym 31961 instr[20]
.sym 31962 reg_file[29][25]
.sym 31963 reg_file[25][25]
.sym 31964 instr[22]
.sym 31965 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 31966 i_clk$SB_IO_IN_$glb_clk
.sym 31976 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 31980 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31982 reg_file[25][25]
.sym 31983 reg_file[6][19]
.sym 31984 reg_file[24][19]
.sym 31985 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 31988 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 31990 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 31991 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 31993 instr[24]
.sym 31994 reg_file[22][25]
.sym 31995 instr[23]
.sym 31997 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 31998 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 32000 reg_file[22][25]
.sym 32001 instr[21]
.sym 32003 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 32009 $abc$36303$new_n3956_
.sym 32010 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 32012 reg_file[31][25]
.sym 32013 instr[16]
.sym 32014 instr[20]
.sym 32015 reg_file[27][25]
.sym 32016 instr[23]
.sym 32017 $abc$36303$new_n3957_
.sym 32019 instr[19]
.sym 32020 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 32021 $abc$36303$new_n5313_
.sym 32022 $abc$36303$new_n4989_
.sym 32024 reg_file[31][25]
.sym 32025 instr[21]
.sym 32027 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 32029 instr[15]
.sym 32031 $abc$36303$new_n3961_
.sym 32032 $abc$36303$new_n4985_
.sym 32033 $abc$36303$new_n3962_
.sym 32037 instr[17]
.sym 32038 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32039 instr[22]
.sym 32040 $abc$36303$new_n3960_
.sym 32042 $abc$36303$new_n3960_
.sym 32043 instr[23]
.sym 32044 $abc$36303$new_n3961_
.sym 32045 $abc$36303$new_n3957_
.sym 32051 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32054 reg_file[27][25]
.sym 32055 instr[17]
.sym 32056 instr[15]
.sym 32057 reg_file[31][25]
.sym 32061 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 32067 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 32072 $abc$36303$new_n4985_
.sym 32073 instr[16]
.sym 32074 instr[19]
.sym 32075 $abc$36303$new_n4989_
.sym 32078 reg_file[31][25]
.sym 32079 instr[22]
.sym 32080 reg_file[27][25]
.sym 32081 instr[20]
.sym 32084 $abc$36303$new_n5313_
.sym 32085 $abc$36303$new_n3956_
.sym 32086 $abc$36303$new_n3962_
.sym 32087 instr[21]
.sym 32088 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 32089 i_clk$SB_IO_IN_$glb_clk
.sym 32104 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 32105 alu_i_branch_op[2]
.sym 32106 branch_instr_offset[7]
.sym 32108 reg_file[24][27]
.sym 32109 $abc$36303$new_n4046_
.sym 32110 reg_file[25][27]
.sym 32112 reg_file[31][25]
.sym 32114 reg_file[24][27]
.sym 32118 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 32121 instr[23]
.sym 32125 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32126 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 32133 i_wb_data[23]$SB_IO_IN
.sym 32136 i_wb_data[14]$SB_IO_IN
.sym 32139 instr[15]
.sym 32141 $abc$36303$new_n3959_
.sym 32142 $abc$36303$new_n2218_
.sym 32144 instr[17]
.sym 32146 $abc$36303$new_n3958_
.sym 32147 instr[23]
.sym 32148 reg_file[18][25]
.sym 32150 instr[19]
.sym 32151 reg_file[13][25]
.sym 32152 reg_file[9][25]
.sym 32153 instr[24]
.sym 32154 reg_file[22][25]
.sym 32155 instr[20]
.sym 32157 instr[22]
.sym 32158 $abc$36303$new_n2217_
.sym 32159 reg_file[13][25]
.sym 32160 reg_file[22][25]
.sym 32161 instr[16]
.sym 32165 $abc$36303$new_n3959_
.sym 32166 $abc$36303$new_n3958_
.sym 32167 instr[23]
.sym 32168 instr[24]
.sym 32171 $abc$36303$new_n2218_
.sym 32172 instr[16]
.sym 32173 $abc$36303$new_n2217_
.sym 32174 instr[19]
.sym 32177 reg_file[13][25]
.sym 32178 instr[17]
.sym 32179 reg_file[9][25]
.sym 32180 instr[15]
.sym 32183 reg_file[13][25]
.sym 32184 reg_file[9][25]
.sym 32185 instr[20]
.sym 32186 instr[22]
.sym 32189 i_wb_data[14]$SB_IO_IN
.sym 32195 instr[15]
.sym 32196 reg_file[22][25]
.sym 32197 instr[17]
.sym 32198 reg_file[18][25]
.sym 32201 reg_file[18][25]
.sym 32202 instr[20]
.sym 32203 instr[22]
.sym 32204 reg_file[22][25]
.sym 32207 i_wb_data[23]$SB_IO_IN
.sym 32211 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 32212 i_clk$SB_IO_IN_$glb_clk
.sym 32213 i_reset$SB_IO_IN_$glb_sr
.sym 32222 alu_i_branch_op[2]
.sym 32232 r_state[1]
.sym 32233 r_state[0]
.sym 32234 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 32236 r_state[0]
.sym 32237 i_wb_data[23]$SB_IO_IN
.sym 32238 reg_file[9][25]
.sym 32243 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 32249 instr[23]
.sym 32255 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 32257 reg_file[0][25]
.sym 32259 instr[20]
.sym 32260 $abc$36303$new_n2222_
.sym 32261 instr[15]
.sym 32262 reg_file[4][25]
.sym 32263 instr[22]
.sym 32266 reg_file[23][25]
.sym 32268 $abc$36303$new_n2226_
.sym 32269 instr[19]
.sym 32271 instr[16]
.sym 32273 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 32274 $abc$36303$new_n2231_
.sym 32275 $abc$36303$new_n2225_
.sym 32276 reg_file[19][25]
.sym 32278 $abc$36303$new_n2232_
.sym 32279 $abc$36303$new_n2227_
.sym 32281 instr[17]
.sym 32284 $abc$36303$new_n2233_
.sym 32285 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32286 $abc$36303$new_n2228_
.sym 32288 reg_file[23][25]
.sym 32289 instr[17]
.sym 32290 instr[15]
.sym 32291 reg_file[19][25]
.sym 32294 $abc$36303$new_n2231_
.sym 32295 $abc$36303$new_n2225_
.sym 32296 $abc$36303$new_n2222_
.sym 32297 $abc$36303$new_n2228_
.sym 32300 reg_file[23][25]
.sym 32301 reg_file[19][25]
.sym 32302 instr[20]
.sym 32303 instr[22]
.sym 32306 instr[19]
.sym 32307 $abc$36303$new_n2233_
.sym 32308 $abc$36303$new_n2232_
.sym 32309 instr[16]
.sym 32312 instr[16]
.sym 32313 $abc$36303$new_n2227_
.sym 32314 $abc$36303$new_n2226_
.sym 32315 instr[19]
.sym 32318 instr[17]
.sym 32319 instr[15]
.sym 32320 reg_file[4][25]
.sym 32321 reg_file[0][25]
.sym 32327 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32331 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 32334 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 32335 i_clk$SB_IO_IN_$glb_clk
.sym 32352 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 32367 instr[17]
.sym 32380 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32396 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 32403 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 32425 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32454 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 32457 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 32458 i_clk$SB_IO_IN_$glb_clk
.sym 32473 reg_file[23][25]
.sym 32514 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 32524 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32537 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32560 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 32580 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 32581 i_clk$SB_IO_IN_$glb_clk
.sym 32597 $abc$36303$procmux$1665_Y[2]_new_
.sym 32599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 32606 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 32655 i_wb_ack$SB_IO_IN
.sym 32658 o_wb_addr[20]$SB_IO_OUT
.sym 32678 o_wb_addr[20]$SB_IO_OUT
.sym 32684 reg_file[31][15]
.sym 32686 o_wb_addr[20]$SB_IO_OUT
.sym 32755 i_wb_data[15]$SB_IO_IN
.sym 32766 reg_file[13][11]
.sym 32810 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 32830 i_wb_data[15]$SB_IO_IN
.sym 32841 reg_file[31][15]
.sym 32842 instr[19]
.sym 32844 i_wb_data[31]$SB_IO_IN
.sym 32848 i_wb_data[15]$SB_IO_IN
.sym 32900 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 32904 reg_file[18][7]
.sym 32944 reg_file[13][11]
.sym 32948 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 32951 $abc$36303$procmux$1253_Y[31]_new_
.sym 32952 instr[15]
.sym 32953 instr[15]
.sym 32954 pc[2]
.sym 32955 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 32957 reg_file[5][5]
.sym 32958 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 32999 $abc$36303$new_n3684_
.sym 33000 reg_file[5][5]
.sym 33001 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 33002 reg_file[5][15]
.sym 33003 $abc$36303$new_n4460_
.sym 33004 $abc$36303$new_n4469_
.sym 33005 $abc$36303$procmux$1253_Y[31]_new_
.sym 33006 $abc$36303$new_n4559_
.sym 33037 instr[5]
.sym 33040 instr[5]
.sym 33043 branch_instr_offset[11]
.sym 33045 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 33048 i_wb_data[8]$SB_IO_IN
.sym 33051 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 33052 $abc$36303$procmux$1178_Y[31]_new_
.sym 33053 instr[17]
.sym 33056 $abc$36303$new_n4469_
.sym 33057 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 33058 $abc$36303$procmux$1253_Y[31]_new_
.sym 33064 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 33101 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 33102 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 33103 $abc$36303$auto$maccmap.cc:112:fulladd$8968[1]_new_inv_
.sym 33104 $abc$36303$new_n3683_
.sym 33105 $abc$36303$new_n4473_
.sym 33106 $abc$36303$new_n4455_
.sym 33107 $abc$36303$auto$ice40_ffinit.cc:141:execute$36245
.sym 33108 $abc$36303$auto$maccmap.cc:112:fulladd$8971[2]
.sym 33143 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 33144 pc[3]
.sym 33145 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 33146 reg_file[5][15]
.sym 33147 reg_file[18][5]
.sym 33149 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 33151 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 33152 instr[2]
.sym 33153 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 33154 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 33157 i_wb_data[15]$SB_IO_IN
.sym 33159 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 33160 $abc$36303$procmux$1178_Y[31]_new_
.sym 33161 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 33163 pc[9]
.sym 33203 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 33204 $abc$36303$new_n4503_
.sym 33205 reg_file[7][7]
.sym 33206 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 33207 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 33208 $abc$36303$auto$maccmap.cc:112:fulladd$8978[11]
.sym 33209 $abc$36303$new_n4468_
.sym 33210 $abc$36303$procmux$1618_Y[3]_new_
.sym 33241 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 33242 $abc$36303$new_n4455_
.sym 33243 instr[23]
.sym 33245 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 33246 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 33247 instr[21]
.sym 33248 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 33249 pc[1]
.sym 33250 $abc$36303$auto$maccmap.cc:112:fulladd$8971[2]
.sym 33251 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 33252 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 33253 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 33254 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 33255 pc[4]
.sym 33256 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 33258 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 33259 i_wb_data[31]$SB_IO_IN
.sym 33260 $abc$36303$auto$maccmap.cc:112:fulladd$8978[11]
.sym 33261 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 33263 $abc$36303$auto$maccmap.cc:245:synth$8974[3]
.sym 33265 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 33266 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 33268 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 33306 $abc$36303$auto$maccmap.cc:245:synth$8981[3]
.sym 33307 $abc$36303$auto$maccmap.cc:245:synth$8981[4]
.sym 33308 $abc$36303$auto$maccmap.cc:245:synth$8981[5]
.sym 33309 $abc$36303$auto$maccmap.cc:245:synth$8981[6]
.sym 33310 $abc$36303$auto$maccmap.cc:245:synth$8981[7]
.sym 33311 $abc$36303$auto$maccmap.cc:245:synth$8981[8]
.sym 33312 $abc$36303$auto$maccmap.cc:245:synth$8981[9]
.sym 33346 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 33347 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 33348 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 33349 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 33351 instr[23]
.sym 33352 branch_instr_offset[12]
.sym 33355 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 33356 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 33357 pc[14]
.sym 33358 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 33360 instr[15]
.sym 33361 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 33363 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 33364 instr[20]
.sym 33365 instr[22]
.sym 33366 $abc$36303$auto$maccmap.cc:245:synth$8974[14]
.sym 33367 $abc$36303$procmux$1253_Y[31]_new_
.sym 33368 $abc$36303$new_n4556_
.sym 33407 $abc$36303$auto$maccmap.cc:245:synth$8981[10]
.sym 33408 $abc$36303$auto$maccmap.cc:245:synth$8981[11]
.sym 33409 $abc$36303$auto$maccmap.cc:245:synth$8981[12]
.sym 33410 $abc$36303$auto$maccmap.cc:245:synth$8981[13]
.sym 33411 $abc$36303$auto$maccmap.cc:245:synth$8981[14]
.sym 33412 $abc$36303$auto$maccmap.cc:245:synth$8981[15]
.sym 33413 $abc$36303$auto$maccmap.cc:245:synth$8981[16]
.sym 33414 $abc$36303$auto$maccmap.cc:245:synth$8981[17]
.sym 33445 instr[18]
.sym 33448 instr[18]
.sym 33449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 33450 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 33451 reg_file[3][11]
.sym 33452 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 33454 branch_instr_offset[12]
.sym 33455 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 33456 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 33457 $abc$36303$auto$maccmap.cc:245:synth$8974[7]
.sym 33458 $abc$36303$auto$maccmap.cc:245:synth$8974[6]
.sym 33459 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 33460 pc[9]
.sym 33461 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 33462 $abc$36303$procmux$1253_Y[31]_new_
.sym 33463 $abc$36303$auto$maccmap.cc:245:synth$8981[5]
.sym 33464 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 33465 instr[17]
.sym 33466 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 33467 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 33468 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 33469 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 33470 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 33471 $abc$36303$auto$maccmap.cc:245:synth$8981[21]
.sym 33472 $abc$36303$auto$maccmap.cc:245:synth$8981[11]
.sym 33509 $abc$36303$auto$maccmap.cc:245:synth$8981[18]
.sym 33510 $abc$36303$auto$maccmap.cc:245:synth$8981[19]
.sym 33511 $abc$36303$auto$maccmap.cc:245:synth$8981[20]
.sym 33512 $abc$36303$auto$maccmap.cc:245:synth$8981[21]
.sym 33513 $abc$36303$auto$maccmap.cc:245:synth$8981[22]
.sym 33514 $abc$36303$auto$maccmap.cc:245:synth$8981[23]
.sym 33515 $abc$36303$auto$maccmap.cc:245:synth$8981[24]
.sym 33516 $abc$36303$auto$maccmap.cc:245:synth$8981[25]
.sym 33547 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 33551 $abc$36303$new_n4481_
.sym 33552 reg_file[19][5]
.sym 33553 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 33554 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 33555 instr[21]
.sym 33556 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 33557 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 33558 $abc$36303$auto$maccmap.cc:112:fulladd$8971[4]
.sym 33559 instr[24]
.sym 33560 $abc$36303$auto$maccmap.cc:111:fulladd$8970[4]
.sym 33561 instr[21]
.sym 33562 $abc$36303$new_n4505_
.sym 33563 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 33564 $abc$36303$auto$maccmap.cc:245:synth$8981[22]
.sym 33565 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 33566 instr[19]
.sym 33567 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 33568 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 33569 $abc$36303$procmux$1178_Y[31]_new_
.sym 33570 i_wb_data[15]$SB_IO_IN
.sym 33571 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 33572 $abc$36303$auto$maccmap.cc:245:synth$8981[18]
.sym 33574 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 33611 $abc$36303$auto$maccmap.cc:245:synth$8981[26]
.sym 33612 $abc$36303$auto$maccmap.cc:245:synth$8981[27]
.sym 33613 $abc$36303$auto$maccmap.cc:245:synth$8981[28]
.sym 33614 $abc$36303$auto$maccmap.cc:245:synth$8981[29]
.sym 33615 $abc$36303$auto$maccmap.cc:245:synth$8981[30]
.sym 33616 $abc$36303$auto$maccmap.cc:245:synth$8981[31]
.sym 33617 $abc$36303$new_n4509_
.sym 33618 $abc$36303$new_n4497_
.sym 33649 i_wb_stall$SB_IO_IN
.sym 33653 $abc$36303$auto$maccmap.cc:112:fulladd$8971[3]
.sym 33654 pc[4]
.sym 33655 $abc$36303$auto$maccmap.cc:245:synth$8974[5]
.sym 33656 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 33658 $abc$36303$auto$maccmap.cc:111:fulladd$8970[5]
.sym 33660 branch_instr_offset[9]
.sym 33661 $abc$36303$new_n4021_
.sym 33662 branch_instr_offset[12]
.sym 33663 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 33665 instr[17]
.sym 33666 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 33669 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 33670 $abc$36303$auto$maccmap.cc:245:synth$8974[3]
.sym 33671 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 33672 i_wb_data[31]$SB_IO_IN
.sym 33673 $abc$36303$auto$maccmap.cc:245:synth$8981[24]
.sym 33674 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 33675 $abc$36303$auto$maccmap.cc:245:synth$8981[25]
.sym 33676 $abc$36303$auto$maccmap.cc:245:synth$8981[27]
.sym 33713 $abc$36303$new_n4536_
.sym 33714 instr[19]
.sym 33715 $abc$36303$new_n4533_
.sym 33716 $abc$36303$new_n4527_
.sym 33717 instr[15]
.sym 33718 $abc$36303$new_n4539_
.sym 33719 $abc$36303$auto$maccmap.cc:112:fulladd$8971[10]
.sym 33720 $abc$36303$new_n4530_
.sym 33752 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 33755 $abc$36303$auto$maccmap.cc:245:synth$8974[16]
.sym 33756 $abc$36303$auto$maccmap.cc:245:synth$8974[12]
.sym 33757 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 33758 $abc$36303$auto$maccmap.cc:245:synth$8974[11]
.sym 33759 pc[12]
.sym 33760 $abc$36303$auto$maccmap.cc:245:synth$8974[13]
.sym 33761 instr[21]
.sym 33762 pc[14]
.sym 33763 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 33764 $abc$36303$auto$maccmap.cc:245:synth$8974[17]
.sym 33765 pc[11]
.sym 33766 $abc$36303$auto$maccmap.cc:245:synth$8981[28]
.sym 33767 pc[29]
.sym 33768 instr[15]
.sym 33769 $abc$36303$7\o_wb_we[0:0]_new_
.sym 33770 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 33771 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 33772 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 33773 instr[22]
.sym 33774 $abc$36303$auto$maccmap.cc:245:synth$8974[14]
.sym 33775 $abc$36303$procmux$1253_Y[31]_new_
.sym 33776 $abc$36303$new_n3984_
.sym 33777 $abc$36303$auto$maccmap.cc:111:fulladd$8970[10]
.sym 33778 instr[19]
.sym 33815 $abc$36303$new_n4548_
.sym 33816 pc[26]
.sym 33817 $abc$36303$new_n4515_
.sym 33818 $abc$36303$auto$maccmap.cc:111:fulladd$8970[10]
.sym 33819 $abc$36303$new_n4542_
.sym 33820 pc[30]
.sym 33821 pc[29]
.sym 33822 pc[27]
.sym 33853 $abc$36303$new_n4772_
.sym 33857 $abc$36303$auto$maccmap.cc:245:synth$8974[24]
.sym 33858 $abc$36303$auto$maccmap.cc:112:fulladd$8971[10]
.sym 33859 $abc$36303$new_n4529_
.sym 33860 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 33861 $abc$36303$auto$maccmap.cc:245:synth$8974[25]
.sym 33863 i_wb_data[9]$SB_IO_IN
.sym 33865 $abc$36303$auto$maccmap.cc:245:synth$8974[26]
.sym 33866 instr[19]
.sym 33867 pc[24]
.sym 33868 i_wb_stall$SB_IO_IN
.sym 33869 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 33870 $abc$36303$auto$maccmap.cc:245:synth$8974[22]
.sym 33871 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 33872 instr[17]
.sym 33873 instr[15]
.sym 33874 pc[29]
.sym 33875 $abc$36303$auto$maccmap.cc:245:synth$8981[21]
.sym 33877 $abc$36303$new_n4551_
.sym 33878 $abc$36303$auto$maccmap.cc:245:synth$8974[23]
.sym 33879 pc[16]
.sym 33880 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 33918 $abc$36303$add$rtl/cpu.v:137$222_Y[1]
.sym 33919 $abc$36303$add$rtl/cpu.v:137$222_Y[2]
.sym 33920 $abc$36303$add$rtl/cpu.v:137$222_Y[3]
.sym 33921 $abc$36303$add$rtl/cpu.v:137$222_Y[4]
.sym 33922 $abc$36303$add$rtl/cpu.v:137$222_Y[5]
.sym 33923 $abc$36303$add$rtl/cpu.v:137$222_Y[6]
.sym 33924 $abc$36303$add$rtl/cpu.v:137$222_Y[7]
.sym 33955 instr[24]
.sym 33956 pc[30]
.sym 33958 instr[24]
.sym 33959 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 33960 pc[29]
.sym 33961 $abc$36303$auto$maccmap.cc:245:synth$8974[29]
.sym 33962 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 33963 reg_file[8][11]
.sym 33964 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 33965 $abc$36303$7\o_wb_addr[31:0][1]_new_
.sym 33966 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 33967 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 33968 pc[26]
.sym 33969 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 33970 $abc$36303$new_n4515_
.sym 33972 branch_instr_offset[5]
.sym 33973 $abc$36303$add$rtl/cpu.v:137$222_Y[15]
.sym 33975 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 33976 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 33977 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 33979 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 33980 $abc$36303$auto$maccmap.cc:245:synth$8981[18]
.sym 33981 branch_instr_offset[2]
.sym 33982 $abc$36303$procmux$1178_Y[31]_new_
.sym 34019 $abc$36303$add$rtl/cpu.v:137$222_Y[8]
.sym 34020 $abc$36303$add$rtl/cpu.v:137$222_Y[9]
.sym 34021 $abc$36303$add$rtl/cpu.v:137$222_Y[10]
.sym 34022 $abc$36303$add$rtl/cpu.v:137$222_Y[11]
.sym 34023 $abc$36303$add$rtl/cpu.v:137$222_Y[12]
.sym 34024 $abc$36303$add$rtl/cpu.v:137$222_Y[13]
.sym 34025 $abc$36303$add$rtl/cpu.v:137$222_Y[14]
.sym 34026 $abc$36303$add$rtl/cpu.v:137$222_Y[15]
.sym 34060 i_reset$SB_IO_IN
.sym 34061 instr[21]
.sym 34063 branch_instr_offset[12]
.sym 34064 $abc$36303$add$rtl/cpu.v:137$222_Y[3]
.sym 34066 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 34067 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 34068 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 34069 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 34070 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 34071 pc[31]
.sym 34073 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 34074 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 34075 branch_instr_offset[10]
.sym 34076 i_wb_data[31]$SB_IO_IN
.sym 34077 branch_instr_offset[8]
.sym 34078 $2\o_wb_we[0:0]
.sym 34079 alu_i_a[8]
.sym 34080 $abc$36303$new_n4342_
.sym 34081 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 34082 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 34083 alu_i_a[13]
.sym 34084 instr[17]
.sym 34121 $abc$36303$add$rtl/cpu.v:137$222_Y[16]
.sym 34122 $abc$36303$add$rtl/cpu.v:137$222_Y[17]
.sym 34123 $abc$36303$add$rtl/cpu.v:137$222_Y[18]
.sym 34124 $abc$36303$add$rtl/cpu.v:137$222_Y[19]
.sym 34125 $abc$36303$add$rtl/cpu.v:137$222_Y[20]
.sym 34126 $abc$36303$add$rtl/cpu.v:137$222_Y[21]
.sym 34127 $abc$36303$add$rtl/cpu.v:137$222_Y[22]
.sym 34128 $abc$36303$add$rtl/cpu.v:137$222_Y[23]
.sym 34160 alu_i_a[12]
.sym 34163 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 34164 pc[18]
.sym 34165 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 34166 branch_instr_offset[12]
.sym 34168 instr[21]
.sym 34170 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 34171 alu_i_a[11]
.sym 34172 alu_i_b[14]
.sym 34173 instr[24]
.sym 34174 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 34175 pc[29]
.sym 34176 $abc$36303$add$rtl/cpu.v:137$222_Y[20]
.sym 34177 instr[24]
.sym 34178 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 34179 $abc$36303$new_n3984_
.sym 34180 pc[29]
.sym 34181 alu_i_a[15]
.sym 34182 $abc$36303$7\o_wb_we[0:0]_new_
.sym 34183 $abc$36303$add$rtl/cpu.v:137$222_Y[14]
.sym 34185 $abc$36303$7\o_wb_we[0:0]_new_
.sym 34186 instr[23]
.sym 34223 $abc$36303$add$rtl/cpu.v:137$222_Y[24]
.sym 34224 $abc$36303$add$rtl/cpu.v:137$222_Y[25]
.sym 34225 $abc$36303$add$rtl/cpu.v:137$222_Y[26]
.sym 34226 $abc$36303$add$rtl/cpu.v:137$222_Y[27]
.sym 34227 $abc$36303$add$rtl/cpu.v:137$222_Y[28]
.sym 34228 $abc$36303$add$rtl/cpu.v:137$222_Y[29]
.sym 34229 $abc$36303$add$rtl/cpu.v:137$222_Y[30]
.sym 34230 $abc$36303$add$rtl/cpu.v:137$222_Y[31]
.sym 34262 alu_i_b[19]
.sym 34264 instr[5]
.sym 34265 alu_i_a[22]
.sym 34266 branch_instr_offset[12]
.sym 34268 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 34269 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 34271 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 34273 alu_i_a[22]
.sym 34274 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 34277 $abc$36303$add$rtl/cpu.v:137$222_Y[18]
.sym 34278 pc[29]
.sym 34279 alu_i_a[18]
.sym 34280 $abc$36303$add$rtl/cpu.v:128$218_Y[14]
.sym 34281 instr[15]
.sym 34282 branch_instr_offset[10]
.sym 34283 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 34284 alu_i_a[16]
.sym 34285 $abc$36303$add$rtl/cpu.v:128$218_Y[15]
.sym 34286 $abc$36303$add$rtl/cpu.v:137$222_Y[24]
.sym 34287 $abc$36303$add$rtl/cpu.v:128$218_Y[8]
.sym 34288 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 34325 o_wb_addr[28]$SB_IO_OUT
.sym 34326 $abc$36303$7\o_wb_addr[31:0][20]_new_
.sym 34327 $abc$36303$7\o_wb_addr[31:0][8]_new_
.sym 34328 $abc$36303$7\o_wb_addr[31:0][14]_new_
.sym 34329 $abc$36303$7\o_wb_addr[31:0][28]_new_
.sym 34330 $abc$36303$7\o_wb_addr[31:0][29]_new_
.sym 34331 o_wb_addr[20]$SB_IO_OUT
.sym 34332 o_wb_addr[14]$SB_IO_OUT
.sym 34365 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 34369 alu_i_a[24]
.sym 34371 alu_i_b[26]
.sym 34374 pc[18]
.sym 34376 $abc$36303$new_n3018_
.sym 34378 alu_i_b[25]
.sym 34379 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 34380 branch_instr_offset[5]
.sym 34381 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 34382 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 34383 alu_i_a[28]
.sym 34384 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 34385 $abc$36303$add$rtl/cpu.v:128$218_Y[17]
.sym 34386 $abc$36303$add$rtl/cpu.v:137$222_Y[15]
.sym 34387 $abc$36303$add$rtl/cpu.v:128$218_Y[18]
.sym 34388 $abc$36303$add$rtl/cpu.v:137$222_Y[17]
.sym 34389 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 34390 alu_i_a[25]
.sym 34427 $abc$36303$7\o_wb_addr[31:0][18]_new_
.sym 34428 $abc$36303$7\o_wb_addr[31:0][19]_new_
.sym 34429 $abc$36303$7\o_wb_addr[31:0][24]_new_
.sym 34430 reg_file[21][22]
.sym 34431 $abc$36303$7\o_wb_addr[31:0][15]_new_
.sym 34432 $abc$36303$7\o_wb_addr[31:0][17]_new_
.sym 34433 $abc$36303$7\o_wb_addr[31:0][27]_new_
.sym 34434 alu_i_a[20]
.sym 34465 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 34466 o_wb_addr[16]$SB_IO_OUT
.sym 34467 instr[23]
.sym 34469 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 34470 $abc$36303$new_n4298_
.sym 34471 instr[22]
.sym 34472 instr[20]
.sym 34474 instr[17]
.sym 34477 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 34478 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 34480 $abc$36303$7\o_wb_addr[31:0][8]_new_
.sym 34481 $2\o_wb_we[0:0]
.sym 34482 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 34483 branch_instr_offset[10]
.sym 34484 branch_instr_offset[8]
.sym 34485 i_wb_data[31]$SB_IO_IN
.sym 34486 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 34487 $abc$36303$7\o_wb_addr[31:0][29]_new_
.sym 34488 alu_i_a[20]
.sym 34489 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 34490 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 34491 $abc$36303$add$rtl/cpu.v:128$218_Y[24]
.sym 34492 $abc$36303$new_n4342_
.sym 34529 o_wb_addr[29]$SB_IO_OUT
.sym 34530 o_wb_addr[17]$SB_IO_OUT
.sym 34531 o_wb_addr[27]$SB_IO_OUT
.sym 34532 o_wb_addr[19]$SB_IO_OUT
.sym 34533 o_wb_addr[15]$SB_IO_OUT
.sym 34534 o_wb_addr[24]$SB_IO_OUT
.sym 34535 o_wb_addr[18]$SB_IO_OUT
.sym 34536 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 34573 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 34574 reg_file[21][22]
.sym 34575 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 34576 alu_i_a[20]
.sym 34577 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 34578 reg_file[17][22]
.sym 34580 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 34583 instr[19]
.sym 34585 instr[24]
.sym 34586 instr[22]
.sym 34587 o_wb_data[0]$SB_IO_OUT
.sym 34588 branch_instr_offset[12]
.sym 34589 $abc$36303$7\o_wb_we[0:0]_new_
.sym 34590 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 34591 pc[29]
.sym 34592 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 34593 instr[20]
.sym 34631 o_wb_data[0]$SB_IO_OUT
.sym 34632 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 34633 o_wb_stb$SB_IO_OUT
.sym 34634 alu_i_a[31]
.sym 34635 o_wb_data[29]$SB_IO_OUT
.sym 34636 $abc$36303$new_n4342_
.sym 34637 o_wb_data[15]$SB_IO_OUT
.sym 34638 o_wb_data[22]$SB_IO_OUT
.sym 34669 instr[18]
.sym 34673 alu_i_a[22]
.sym 34675 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 34676 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 34677 alu_i_a[26]
.sym 34678 $abc$36303$new_n2013_
.sym 34679 branch_instr_offset[5]
.sym 34680 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 34681 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 34683 instr[23]
.sym 34684 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 34685 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 34686 pc[29]
.sym 34687 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 34688 $abc$36303$new_n2902_
.sym 34689 o_wb_addr[15]$SB_IO_OUT
.sym 34690 branch_instr_offset[10]
.sym 34693 $abc$36303$new_n3895_
.sym 34694 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 34695 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 34696 $abc$36303$7\o_wb_addr[31:0][17]_new_
.sym 34733 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][13]_new_inv_
.sym 34734 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13773[1]_new_
.sym 34735 $2\o_wb_we[0:0]
.sym 34736 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][11]_new_inv_
.sym 34737 reg_file[27][25]
.sym 34738 $abc$36303$new_n4108_
.sym 34739 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 34740 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][11]_new_inv_
.sym 34775 i_wb_data[17]$SB_IO_IN
.sym 34776 i_wb_stall$SB_IO_IN
.sym 34777 pc[26]
.sym 34778 alu_i_a[31]
.sym 34780 o_wb_data[22]$SB_IO_OUT
.sym 34781 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 34783 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 34784 instr[23]
.sym 34785 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 34788 branch_instr_offset[5]
.sym 34790 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 34792 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 34793 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 34794 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 34796 $abc$36303$new_n2026_
.sym 34797 $abc$36303$new_n2012_
.sym 34798 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 34835 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 34836 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 34837 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][13]_new_inv_
.sym 34838 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 34839 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 34840 reg_file[4][23]
.sym 34841 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 34842 reg_file[4][20]
.sym 34877 $abc$36303$new_n3018_
.sym 34878 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 34879 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 34880 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 34881 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 34885 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 34887 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 34888 $2\o_wb_we[0:0]
.sym 34889 $2\o_wb_we[0:0]
.sym 34890 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 34891 branch_instr_offset[10]
.sym 34892 reg_file[4][23]
.sym 34893 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 34895 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 34897 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 34898 i_wb_data[31]$SB_IO_IN
.sym 34899 reg_file[19][20]
.sym 34900 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 34937 $abc$36303$new_n3862_
.sym 34938 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][17]_new_inv_
.sym 34939 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][23]_new_
.sym 34940 reg_file[19][20]
.sym 34941 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][17]_new_inv_
.sym 34942 $abc$36303$new_n4814_
.sym 34943 $abc$36303$new_n3857_
.sym 34944 $abc$36303$new_n3858_
.sym 34979 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 34980 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 34981 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 34982 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 34983 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 34988 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 34989 $abc$36303$new_n2039_
.sym 34991 o_wb_data[0]$SB_IO_OUT
.sym 34992 branch_instr_offset[12]
.sym 34993 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 34994 $abc$36303$new_n4814_
.sym 34995 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 34996 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 34997 instr[20]
.sym 34998 instr[24]
.sym 34999 $abc$36303$new_n3248_
.sym 35000 instr[22]
.sym 35001 $abc$36303$new_n4827_
.sym 35002 instr[22]
.sym 35039 reg_file[3][25]
.sym 35040 $abc$36303$new_n4828_
.sym 35041 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][19]_new_inv_
.sym 35042 $abc$36303$new_n4827_
.sym 35043 reg_file[3][20]
.sym 35044 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][19]_new_inv_
.sym 35045 $abc$36303$new_n3864_
.sym 35046 reg_file[3][23]
.sym 35077 i_wb_data[18]$SB_IO_IN
.sym 35081 branch_instr_offset[8]
.sym 35083 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 35085 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 35087 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 35088 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 35089 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 35091 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 35092 $abc$36303$new_n3558_
.sym 35093 o_wb_addr[15]$SB_IO_OUT
.sym 35094 $abc$36303$new_n3895_
.sym 35096 $abc$36303$new_n3942_
.sym 35097 $abc$36303$new_n2902_
.sym 35098 branch_instr_offset[10]
.sym 35099 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 35101 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 35102 reg_file[3][25]
.sym 35103 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 35141 $abc$36303$new_n4820_
.sym 35142 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 35143 $abc$36303$new_n5245_
.sym 35144 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 35145 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13697[0]_new_inv_
.sym 35146 $abc$36303$new_n5241_
.sym 35147 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[31]_new_
.sym 35148 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 35179 instr[24]
.sym 35184 $abc$36303$new_n3018_
.sym 35185 $abc$36303$new_n4151_
.sym 35188 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 35190 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 35191 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 35192 $abc$36303$new_n3018_
.sym 35196 instr[15]
.sym 35198 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 35199 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 35200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 35201 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 35206 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 35243 $abc$36303$new_n5311_
.sym 35244 $abc$36303$new_n2229_
.sym 35245 $abc$36303$new_n5312_
.sym 35246 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][31]_new_inv_
.sym 35247 reg_file[7][25]
.sym 35248 $abc$36303$new_n5243_
.sym 35249 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 35250 $abc$36303$new_n4062_
.sym 35281 i_reset$SB_IO_IN
.sym 35288 $abc$36303$new_n3018_
.sym 35289 instr[17]
.sym 35295 $abc$36303$new_n3018_
.sym 35296 $abc$36303$new_n5197_
.sym 35298 instr[16]
.sym 35299 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 35301 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 35302 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 35304 $abc$36303$new_n4062_
.sym 35305 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 35306 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 35307 branch_instr_offset[7]
.sym 35345 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 35346 reg_file[29][27]
.sym 35347 reg_file[29][25]
.sym 35350 $abc$36303$new_n2228_
.sym 35351 $abc$36303$new_n2230_
.sym 35352 $abc$36303$new_n4063_
.sym 35387 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 35390 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 35391 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 35393 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 35395 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 35396 instr[23]
.sym 35398 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 35399 instr[22]
.sym 35402 instr[24]
.sym 35403 instr[19]
.sym 35404 o_wb_data[0]$SB_IO_OUT
.sym 35405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 35406 instr[22]
.sym 35407 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 35408 instr[22]
.sym 35409 instr[22]
.sym 35410 instr[20]
.sym 35447 $abc$36303$new_n2277_
.sym 35449 $abc$36303$new_n4047_
.sym 35450 reg_file[30][27]
.sym 35451 reg_file[30][25]
.sym 35452 $abc$36303$new_n2278_
.sym 35453 $abc$36303$new_n4046_
.sym 35454 $abc$36303$new_n2276_
.sym 35491 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 35493 instr[18]
.sym 35494 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 35496 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 35498 instr[23]
.sym 35499 i_wb_data[27]$SB_IO_IN
.sym 35503 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 35504 $abc$36303$new_n3942_
.sym 35507 $abc$36303$new_n2228_
.sym 35508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 35509 o_wb_addr[15]$SB_IO_OUT
.sym 35549 reg_file[12][27]
.sym 35550 instr[19]
.sym 35551 $abc$36303$new_n2275_
.sym 35552 $abc$36303$new_n2280_
.sym 35553 $abc$36303$new_n4058_
.sym 35554 $abc$36303$new_n2279_
.sym 35555 $abc$36303$new_n4059_
.sym 35556 $abc$36303$new_n4052_
.sym 35588 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 35592 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 35593 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 35594 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 35595 instr[18]
.sym 35596 instr[23]
.sym 35603 instr[22]
.sym 35604 reg_file[16][27]
.sym 35605 instr[15]
.sym 35606 instr[20]
.sym 35610 instr[22]
.sym 35612 instr[21]
.sym 35614 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 35651 $abc$36303$new_n2282_
.sym 35652 $abc$36303$new_n2283_
.sym 35653 $abc$36303$new_n4060_
.sym 35654 $abc$36303$new_n4054_
.sym 35655 reg_file[20][27]
.sym 35656 $abc$36303$new_n2284_
.sym 35657 $abc$36303$new_n4053_
.sym 35658 $abc$36303$new_n2281_
.sym 35693 $abc$36303$new_n2265_
.sym 35695 instr[17]
.sym 35696 instr[18]
.sym 35699 instr[17]
.sym 35702 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 35703 reg_file[17][27]
.sym 35704 $abc$36303$new_n2275_
.sym 35712 $abc$36303$new_n4333_
.sym 35714 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 35753 reg_file[4][27]
.sym 35757 reg_file[4][19]
.sym 35797 instr[21]
.sym 35805 instr[23]
.sym 35807 instr[19]
.sym 35808 o_wb_data[0]$SB_IO_OUT
.sym 35809 reg_file[13][25]
.sym 35858 reg_file[13][27]
.sym 35862 reg_file[13][25]
.sym 35901 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 35910 o_wb_addr[15]$SB_IO_OUT
.sym 36002 reg_file[14][27]
.sym 36003 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 36032 o_wb_addr[15]$SB_IO_OUT
.sym 36047 o_wb_addr[15]$SB_IO_OUT
.sym 36065 o_wb_addr[28]$SB_IO_OUT
.sym 36079 o_wb_addr[28]$SB_IO_OUT
.sym 36095 o_wb_addr[28]$SB_IO_OUT
.sym 36099 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 36103 $abc$36303$auto$maccmap.cc:245:synth$8981[4]
.sym 36104 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 36106 $abc$36303$auto$maccmap.cc:245:synth$8981[12]
.sym 36108 o_wb_addr[20]$SB_IO_OUT
.sym 36110 instr[19]
.sym 36111 $abc$36303$auto$maccmap.cc:245:synth$8981[14]
.sym 36121 i_wb_data[31]$SB_IO_IN
.sym 36131 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 36149 o_wb_addr[20]$SB_IO_OUT
.sym 36158 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 36171 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 36183 o_wb_addr[20]$SB_IO_OUT
.sym 36208 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 36209 i_clk$SB_IO_IN_$glb_clk
.sym 36225 $abc$36303$auto$maccmap.cc:245:synth$8981[29]
.sym 36226 o_wb_addr[28]$SB_IO_OUT
.sym 36268 reg_file[31][15]
.sym 36269 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 36270 i_wb_data[10]$SB_IO_IN
.sym 36274 branch_instr_offset[1]
.sym 36276 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 36279 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36281 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 36284 o_wb_addr[4]$SB_IO_OUT
.sym 36293 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 36294 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 36369 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 36371 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 36372 i_clk$SB_IO_IN_$glb_clk
.sym 36374 branch_instr_offset[1]
.sym 36375 branch_instr_offset[11]
.sym 36376 $abc$36303$new_n3292_
.sym 36377 branch_instr_offset[3]
.sym 36380 instr[5]
.sym 36384 $abc$36303$auto$maccmap.cc:245:synth$8981[23]
.sym 36385 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36394 instr[17]
.sym 36395 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 36398 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 36399 $abc$36303$procmux$1253_Y[31]_new_
.sym 36401 $abc$36303$auto$maccmap.cc:245:synth$11647[3]
.sym 36402 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 36404 o_wb_addr[4]$SB_IO_OUT
.sym 36407 branch_instr_offset[1]
.sym 36408 instr[20]
.sym 36409 branch_instr_offset[11]
.sym 36426 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 36430 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 36438 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 36468 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 36491 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 36494 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 36495 i_clk$SB_IO_IN_$glb_clk
.sym 36497 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 36498 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 36499 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 36500 $abc$36303$auto$maccmap.cc:112:fulladd$8968[0]_new_inv_
.sym 36501 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36502 reg_file[18][5]
.sym 36503 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 36504 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 36505 instr[15]
.sym 36508 instr[15]
.sym 36509 reg_file[25][5]
.sym 36510 i_wb_data[7]$SB_IO_IN
.sym 36512 branch_instr_offset[3]
.sym 36516 branch_instr_offset[1]
.sym 36519 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 36520 $abc$36303$new_n3292_
.sym 36521 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 36523 branch_instr_offset[3]
.sym 36524 $abc$36303$new_n3646_
.sym 36525 $abc$36303$procmux$1253_Y[31]_new_
.sym 36528 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 36530 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 36532 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 36538 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 36540 instr[2]
.sym 36541 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 36542 $abc$36303$new_n4559_
.sym 36543 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 36545 pc[2]
.sym 36551 i_wb_data[15]$SB_IO_IN
.sym 36552 instr[15]
.sym 36553 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 36555 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 36556 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 36558 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 36561 $abc$36303$auto$maccmap.cc:245:synth$11647[3]
.sym 36566 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36567 $abc$36303$new_n4461_
.sym 36571 i_wb_data[15]$SB_IO_IN
.sym 36572 instr[15]
.sym 36573 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 36574 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 36578 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 36584 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36589 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 36596 pc[2]
.sym 36597 $abc$36303$new_n4461_
.sym 36598 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 36601 $abc$36303$auto$maccmap.cc:245:synth$11647[3]
.sym 36602 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 36603 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 36604 instr[2]
.sym 36607 instr[2]
.sym 36608 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 36614 $abc$36303$new_n4559_
.sym 36617 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 36618 i_clk$SB_IO_IN_$glb_clk
.sym 36620 $abc$36303$new_n4464_
.sym 36621 $abc$36303$auto$maccmap.cc:245:synth$8963[0]
.sym 36622 $abc$36303$auto$maccmap.cc:245:synth$11647[0]
.sym 36623 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 36624 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 36625 reg_file[0][5]
.sym 36626 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 36627 $abc$36303$new_n4452_
.sym 36628 pc[3]
.sym 36631 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 36632 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 36637 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 36638 $abc$36303$new_n4559_
.sym 36640 instr[21]
.sym 36641 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 36642 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 36643 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 36645 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 36646 instr[17]
.sym 36647 pc[5]
.sym 36648 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36650 branch_instr_offset[9]
.sym 36651 $abc$36303$procmux$1178_Y[31]_new_
.sym 36652 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 36653 $abc$36303$procmux$1253_Y[31]_new_
.sym 36654 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 36655 pc[15]
.sym 36662 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 36663 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36665 $abc$36303$new_n4460_
.sym 36667 $abc$36303$procmux$1253_Y[31]_new_
.sym 36668 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 36669 $abc$36303$new_n3684_
.sym 36670 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 36671 $abc$36303$new_n3682_
.sym 36672 $abc$36303$new_n3683_
.sym 36675 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 36676 instr[21]
.sym 36677 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 36679 $abc$36303$auto$maccmap.cc:112:fulladd$8968[1]_new_inv_
.sym 36680 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 36681 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 36682 pc[1]
.sym 36684 $abc$36303$new_n3646_
.sym 36685 $abc$36303$auto$maccmap.cc:245:synth$8981[4]
.sym 36688 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 36689 $abc$36303$procmux$1178_Y[31]_new_
.sym 36690 $abc$36303$auto$maccmap.cc:245:synth$8974[4]
.sym 36694 $abc$36303$procmux$1253_Y[31]_new_
.sym 36697 $abc$36303$procmux$1178_Y[31]_new_
.sym 36701 $abc$36303$auto$maccmap.cc:112:fulladd$8968[1]_new_inv_
.sym 36702 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 36703 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 36706 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 36707 pc[1]
.sym 36708 instr[21]
.sym 36712 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 36714 $abc$36303$new_n3684_
.sym 36715 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 36718 $abc$36303$procmux$1253_Y[31]_new_
.sym 36719 $abc$36303$procmux$1178_Y[31]_new_
.sym 36720 $abc$36303$auto$maccmap.cc:245:synth$8974[4]
.sym 36721 $abc$36303$auto$maccmap.cc:245:synth$8981[4]
.sym 36724 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 36725 $abc$36303$procmux$1253_Y[31]_new_
.sym 36726 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 36727 $abc$36303$new_n4460_
.sym 36730 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 36731 $abc$36303$new_n3682_
.sym 36732 $abc$36303$new_n3683_
.sym 36733 $abc$36303$new_n3646_
.sym 36737 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 36738 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 36739 $abc$36303$auto$maccmap.cc:112:fulladd$8968[1]_new_inv_
.sym 36740 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36741 i_clk$SB_IO_IN_$glb_clk
.sym 36743 reg_file[21][5]
.sym 36744 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 36745 $abc$36303$auto$maccmap.cc:111:fulladd$8959[6]
.sym 36746 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 36747 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 36748 $abc$36303$auto$maccmap.cc:111:fulladd$8970[6]
.sym 36749 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 36750 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 36751 pc[14]
.sym 36752 reg_file[0][5]
.sym 36754 pc[14]
.sym 36755 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 36756 reg_file[5][5]
.sym 36757 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 36758 instr[20]
.sym 36759 $abc$36303$new_n3682_
.sym 36761 $abc$36303$new_n4556_
.sym 36762 $abc$36303$new_n4464_
.sym 36764 instr[22]
.sym 36765 $abc$36303$new_n4556_
.sym 36766 pc[2]
.sym 36767 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 36768 branch_instr_offset[4]
.sym 36769 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 36770 $abc$36303$auto$maccmap.cc:111:fulladd$8970[6]
.sym 36771 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 36772 branch_instr_offset[2]
.sym 36773 $abc$36303$procmux$1618_Y[3]_new_
.sym 36774 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 36775 pc[3]
.sym 36777 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 36778 branch_instr_offset[7]
.sym 36785 $abc$36303$procmux$1178_Y[31]_new_
.sym 36786 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 36787 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 36788 $abc$36303$procmux$1253_Y[31]_new_
.sym 36793 $abc$36303$auto$maccmap.cc:245:synth$8981[3]
.sym 36794 $abc$36303$new_n4469_
.sym 36796 pc[9]
.sym 36801 instr[20]
.sym 36804 pc[11]
.sym 36806 $abc$36303$new_n4468_
.sym 36807 $abc$36303$auto$maccmap.cc:245:synth$8974[3]
.sym 36810 branch_instr_offset[9]
.sym 36811 $abc$36303$auto$maccmap.cc:245:synth$8974[14]
.sym 36812 $abc$36303$auto$maccmap.cc:245:synth$8981[14]
.sym 36813 instr[15]
.sym 36815 pc[15]
.sym 36818 branch_instr_offset[9]
.sym 36820 pc[9]
.sym 36823 $abc$36303$auto$maccmap.cc:245:synth$8981[14]
.sym 36824 $abc$36303$procmux$1253_Y[31]_new_
.sym 36825 $abc$36303$procmux$1178_Y[31]_new_
.sym 36826 $abc$36303$auto$maccmap.cc:245:synth$8974[14]
.sym 36830 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 36836 pc[15]
.sym 36838 instr[15]
.sym 36842 branch_instr_offset[9]
.sym 36844 pc[9]
.sym 36847 instr[20]
.sym 36848 pc[11]
.sym 36854 $abc$36303$auto$maccmap.cc:245:synth$8974[3]
.sym 36855 $abc$36303$procmux$1253_Y[31]_new_
.sym 36859 $abc$36303$new_n4469_
.sym 36860 $abc$36303$new_n4468_
.sym 36861 $abc$36303$procmux$1178_Y[31]_new_
.sym 36862 $abc$36303$auto$maccmap.cc:245:synth$8981[3]
.sym 36863 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 36864 i_clk$SB_IO_IN_$glb_clk
.sym 36866 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 36867 reg_file[3][11]
.sym 36868 $abc$36303$new_n4482_
.sym 36869 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 36870 $abc$36303$new_n4488_
.sym 36871 $abc$36303$auto$maccmap.cc:112:fulladd$8971[6]
.sym 36872 $abc$36303$new_n4479_
.sym 36873 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 36876 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 36878 instr[16]
.sym 36880 instr[17]
.sym 36881 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 36882 alu_i_branch_op[0]
.sym 36883 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 36884 reg_file[7][7]
.sym 36885 instr[17]
.sym 36888 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 36890 branch_instr_offset[11]
.sym 36891 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 36892 $abc$36303$procmux$1253_Y[31]_new_
.sym 36893 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 36895 branch_instr_offset[1]
.sym 36897 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 36898 pc[10]
.sym 36899 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 36900 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 36901 $abc$36303$new_n4484_
.sym 36907 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 36908 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 36912 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 36915 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 36916 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 36919 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 36920 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 36921 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 36922 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 36927 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 36928 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 36929 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 36931 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 36932 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 36933 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 36938 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 36939 $auto$maccmap.cc:240:synth$8980.C[3]
.sym 36941 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 36942 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 36945 $auto$maccmap.cc:240:synth$8980.C[4]
.sym 36947 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 36948 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 36949 $auto$maccmap.cc:240:synth$8980.C[3]
.sym 36951 $auto$maccmap.cc:240:synth$8980.C[5]
.sym 36953 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 36954 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 36955 $auto$maccmap.cc:240:synth$8980.C[4]
.sym 36957 $auto$maccmap.cc:240:synth$8980.C[6]
.sym 36959 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 36960 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 36961 $auto$maccmap.cc:240:synth$8980.C[5]
.sym 36963 $auto$maccmap.cc:240:synth$8980.C[7]
.sym 36965 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 36966 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 36967 $auto$maccmap.cc:240:synth$8980.C[6]
.sym 36969 $auto$maccmap.cc:240:synth$8980.C[8]
.sym 36971 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 36972 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 36973 $auto$maccmap.cc:240:synth$8980.C[7]
.sym 36975 $auto$maccmap.cc:240:synth$8980.C[9]
.sym 36977 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 36978 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 36979 $auto$maccmap.cc:240:synth$8980.C[8]
.sym 36981 $auto$maccmap.cc:240:synth$8980.C[10]
.sym 36983 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 36984 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 36985 $auto$maccmap.cc:240:synth$8980.C[9]
.sym 36989 $abc$36303$new_n4506_
.sym 36990 $abc$36303$new_n4485_
.sym 36991 pc[10]
.sym 36992 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 36993 pc[8]
.sym 36994 pc[15]
.sym 36995 $abc$36303$new_n4491_
.sym 36996 $abc$36303$auto$maccmap.cc:111:fulladd$8977[11]
.sym 36999 pc[27]
.sym 37000 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 37001 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 37002 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 37003 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 37004 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 37005 instr[19]
.sym 37006 instr[18]
.sym 37007 pc[9]
.sym 37009 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 37010 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 37011 pc[7]
.sym 37013 $abc$36303$procmux$1253_Y[31]_new_
.sym 37014 pc[8]
.sym 37015 branch_instr_offset[3]
.sym 37016 branch_instr_offset[12]
.sym 37017 $abc$36303$auto$maccmap.cc:245:synth$8981[16]
.sym 37018 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 37019 $abc$36303$auto$maccmap.cc:245:synth$8981[17]
.sym 37020 pc[16]
.sym 37022 $abc$36303$auto$maccmap.cc:245:synth$8981[20]
.sym 37023 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 37024 $abc$36303$new_n3646_
.sym 37025 $auto$maccmap.cc:240:synth$8980.C[10]
.sym 37036 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 37038 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 37040 $abc$36303$auto$maccmap.cc:112:fulladd$8978[11]
.sym 37041 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 37042 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 37044 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 37045 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 37046 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 37051 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 37053 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 37055 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 37056 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 37057 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 37058 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 37059 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 37061 $abc$36303$auto$maccmap.cc:111:fulladd$8977[11]
.sym 37062 $auto$maccmap.cc:240:synth$8980.C[11]
.sym 37064 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 37065 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 37066 $auto$maccmap.cc:240:synth$8980.C[10]
.sym 37068 $auto$maccmap.cc:240:synth$8980.C[12]
.sym 37070 $abc$36303$auto$maccmap.cc:111:fulladd$8977[11]
.sym 37071 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 37072 $auto$maccmap.cc:240:synth$8980.C[11]
.sym 37074 $auto$maccmap.cc:240:synth$8980.C[13]
.sym 37076 $abc$36303$auto$maccmap.cc:112:fulladd$8978[11]
.sym 37077 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 37078 $auto$maccmap.cc:240:synth$8980.C[12]
.sym 37080 $auto$maccmap.cc:240:synth$8980.C[14]
.sym 37082 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 37083 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 37084 $auto$maccmap.cc:240:synth$8980.C[13]
.sym 37086 $auto$maccmap.cc:240:synth$8980.C[15]
.sym 37088 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 37089 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 37090 $auto$maccmap.cc:240:synth$8980.C[14]
.sym 37092 $auto$maccmap.cc:240:synth$8980.C[16]
.sym 37094 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 37095 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 37096 $auto$maccmap.cc:240:synth$8980.C[15]
.sym 37098 $auto$maccmap.cc:240:synth$8980.C[17]
.sym 37100 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 37101 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 37102 $auto$maccmap.cc:240:synth$8980.C[16]
.sym 37104 $auto$maccmap.cc:240:synth$8980.C[18]
.sym 37106 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 37107 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 37108 $auto$maccmap.cc:240:synth$8980.C[17]
.sym 37112 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 37113 o_wb_addr[4]$SB_IO_OUT
.sym 37114 $abc$36303$7\o_wb_we[0:0]_new_
.sym 37115 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 37116 o_wb_addr[0]$SB_IO_OUT
.sym 37117 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 37118 o_wb_addr[6]$SB_IO_OUT
.sym 37119 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 37122 instr[19]
.sym 37124 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 37125 instr[17]
.sym 37126 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 37127 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 37129 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 37132 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 37133 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 37134 instr[16]
.sym 37135 instr[21]
.sym 37136 pc[10]
.sym 37137 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 37138 instr[17]
.sym 37139 $abc$36303$auto$maccmap.cc:245:synth$8981[13]
.sym 37140 instr[15]
.sym 37141 $abc$36303$procmux$1253_Y[31]_new_
.sym 37142 pc[15]
.sym 37143 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 37144 $abc$36303$procmux$1178_Y[31]_new_
.sym 37146 pc[16]
.sym 37147 branch_instr_offset[9]
.sym 37148 $auto$maccmap.cc:240:synth$8980.C[18]
.sym 37153 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 37155 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 37156 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 37157 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 37158 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 37159 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 37160 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 37161 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 37167 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 37168 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 37169 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 37170 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 37171 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 37177 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 37178 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 37179 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 37185 $auto$maccmap.cc:240:synth$8980.C[19]
.sym 37187 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 37188 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 37189 $auto$maccmap.cc:240:synth$8980.C[18]
.sym 37191 $auto$maccmap.cc:240:synth$8980.C[20]
.sym 37193 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 37194 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 37195 $auto$maccmap.cc:240:synth$8980.C[19]
.sym 37197 $auto$maccmap.cc:240:synth$8980.C[21]
.sym 37199 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 37200 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 37201 $auto$maccmap.cc:240:synth$8980.C[20]
.sym 37203 $auto$maccmap.cc:240:synth$8980.C[22]
.sym 37205 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 37206 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 37207 $auto$maccmap.cc:240:synth$8980.C[21]
.sym 37209 $auto$maccmap.cc:240:synth$8980.C[23]
.sym 37211 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 37212 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 37213 $auto$maccmap.cc:240:synth$8980.C[22]
.sym 37215 $auto$maccmap.cc:240:synth$8980.C[24]
.sym 37217 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 37218 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 37219 $auto$maccmap.cc:240:synth$8980.C[23]
.sym 37221 $auto$maccmap.cc:240:synth$8980.C[25]
.sym 37223 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 37224 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 37225 $auto$maccmap.cc:240:synth$8980.C[24]
.sym 37227 $auto$maccmap.cc:240:synth$8980.C[26]
.sym 37229 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 37230 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 37231 $auto$maccmap.cc:240:synth$8980.C[25]
.sym 37235 pc[11]
.sym 37236 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 37237 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 37238 pc[16]
.sym 37239 $abc$36303$new_n4512_
.sym 37240 pc[12]
.sym 37241 $abc$36303$new_n4494_
.sym 37242 $abc$36303$new_n4500_
.sym 37243 pc[0]
.sym 37245 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 37247 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 37248 instr[22]
.sym 37249 instr[24]
.sym 37250 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 37253 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 37254 instr[20]
.sym 37255 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 37256 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 37257 $abc$36303$new_n4556_
.sym 37258 $abc$36303$7\o_wb_we[0:0]_new_
.sym 37259 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 37260 branch_instr_offset[7]
.sym 37261 $abc$36303$auto$maccmap.cc:245:synth$8981[31]
.sym 37262 $abc$36303$auto$maccmap.cc:111:fulladd$8970[6]
.sym 37263 pc[24]
.sym 37264 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 37265 $abc$36303$new_n4342_
.sym 37266 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 37267 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 37268 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 37269 $abc$36303$new_n4547_
.sym 37270 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 37271 $auto$maccmap.cc:240:synth$8980.C[26]
.sym 37277 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 37278 $abc$36303$procmux$1178_Y[31]_new_
.sym 37280 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 37281 $abc$36303$auto$maccmap.cc:245:synth$8974[16]
.sym 37282 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 37284 $abc$36303$procmux$1253_Y[31]_new_
.sym 37288 $abc$36303$auto$maccmap.cc:245:synth$8974[12]
.sym 37289 $abc$36303$auto$maccmap.cc:245:synth$8981[16]
.sym 37290 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 37292 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 37293 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 37295 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 37297 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 37300 $abc$36303$auto$maccmap.cc:245:synth$8981[12]
.sym 37301 $abc$36303$procmux$1253_Y[31]_new_
.sym 37304 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 37305 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 37306 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 37307 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 37308 $auto$maccmap.cc:240:synth$8980.C[27]
.sym 37310 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 37311 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 37312 $auto$maccmap.cc:240:synth$8980.C[26]
.sym 37314 $auto$maccmap.cc:240:synth$8980.C[28]
.sym 37316 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 37317 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 37318 $auto$maccmap.cc:240:synth$8980.C[27]
.sym 37320 $auto$maccmap.cc:240:synth$8980.C[29]
.sym 37322 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 37323 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 37324 $auto$maccmap.cc:240:synth$8980.C[28]
.sym 37326 $auto$maccmap.cc:240:synth$8980.C[30]
.sym 37328 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 37329 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 37330 $auto$maccmap.cc:240:synth$8980.C[29]
.sym 37332 $auto$maccmap.cc:240:synth$8980.C[31]
.sym 37334 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 37335 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 37336 $auto$maccmap.cc:240:synth$8980.C[30]
.sym 37339 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 37341 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 37342 $auto$maccmap.cc:240:synth$8980.C[31]
.sym 37345 $abc$36303$auto$maccmap.cc:245:synth$8981[16]
.sym 37346 $abc$36303$auto$maccmap.cc:245:synth$8974[16]
.sym 37347 $abc$36303$procmux$1178_Y[31]_new_
.sym 37348 $abc$36303$procmux$1253_Y[31]_new_
.sym 37351 $abc$36303$auto$maccmap.cc:245:synth$8974[12]
.sym 37352 $abc$36303$procmux$1178_Y[31]_new_
.sym 37353 $abc$36303$auto$maccmap.cc:245:synth$8981[12]
.sym 37354 $abc$36303$procmux$1253_Y[31]_new_
.sym 37358 pc[24]
.sym 37359 pc[23]
.sym 37360 $abc$36303$is_alu_imm_instr_new_
.sym 37361 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 37362 $abc$36303$new_n3378_
.sym 37363 $abc$36303$new_n4344_
.sym 37364 pc[22]
.sym 37365 pc[25]
.sym 37366 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 37367 o_wb_sel[1]$SB_IO_OUT
.sym 37369 $abc$36303$add$rtl/cpu.v:137$222_Y[8]
.sym 37370 instr[16]
.sym 37372 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 37373 pc[16]
.sym 37374 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 37375 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 37376 $abc$36303$auto$maccmap.cc:245:synth$8981[11]
.sym 37377 pc[11]
.sym 37378 $abc$36303$procmux$1253_Y[31]_new_
.sym 37379 $abc$36303$new_n3380_
.sym 37380 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 37381 $abc$36303$auto$maccmap.cc:245:synth$8981[5]
.sym 37382 instr[15]
.sym 37383 branch_instr_offset[1]
.sym 37384 branch_instr_offset[3]
.sym 37385 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 37386 $abc$36303$new_n4508_
.sym 37387 branch_instr_offset[11]
.sym 37388 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37389 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 37390 $abc$36303$new_n4496_
.sym 37391 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 37392 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 37393 pc[23]
.sym 37399 $abc$36303$auto$maccmap.cc:245:synth$8981[26]
.sym 37402 $abc$36303$auto$maccmap.cc:245:synth$8974[26]
.sym 37403 $abc$36303$auto$maccmap.cc:245:synth$8981[24]
.sym 37405 $abc$36303$auto$maccmap.cc:245:synth$8981[25]
.sym 37406 $abc$36303$auto$maccmap.cc:245:synth$8974[25]
.sym 37407 $abc$36303$auto$maccmap.cc:245:synth$8981[22]
.sym 37409 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 37410 i_wb_data[19]$SB_IO_IN
.sym 37411 $abc$36303$procmux$1253_Y[31]_new_
.sym 37412 $abc$36303$auto$maccmap.cc:245:synth$8974[24]
.sym 37413 i_wb_data[15]$SB_IO_IN
.sym 37414 $abc$36303$procmux$1178_Y[31]_new_
.sym 37416 $abc$36303$procmux$1178_Y[31]_new_
.sym 37419 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 37420 $abc$36303$auto$maccmap.cc:245:synth$8974[22]
.sym 37424 $abc$36303$procmux$1253_Y[31]_new_
.sym 37427 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 37428 $abc$36303$auto$maccmap.cc:245:synth$8974[23]
.sym 37429 $abc$36303$auto$maccmap.cc:245:synth$8981[23]
.sym 37432 $abc$36303$auto$maccmap.cc:245:synth$8981[25]
.sym 37433 $abc$36303$auto$maccmap.cc:245:synth$8974[25]
.sym 37434 $abc$36303$procmux$1178_Y[31]_new_
.sym 37435 $abc$36303$procmux$1253_Y[31]_new_
.sym 37441 i_wb_data[19]$SB_IO_IN
.sym 37444 $abc$36303$auto$maccmap.cc:245:synth$8974[24]
.sym 37445 $abc$36303$procmux$1253_Y[31]_new_
.sym 37446 $abc$36303$auto$maccmap.cc:245:synth$8981[24]
.sym 37447 $abc$36303$procmux$1178_Y[31]_new_
.sym 37450 $abc$36303$auto$maccmap.cc:245:synth$8974[22]
.sym 37451 $abc$36303$procmux$1178_Y[31]_new_
.sym 37452 $abc$36303$auto$maccmap.cc:245:synth$8981[22]
.sym 37453 $abc$36303$procmux$1253_Y[31]_new_
.sym 37459 i_wb_data[15]$SB_IO_IN
.sym 37462 $abc$36303$procmux$1253_Y[31]_new_
.sym 37463 $abc$36303$auto$maccmap.cc:245:synth$8981[26]
.sym 37464 $abc$36303$auto$maccmap.cc:245:synth$8974[26]
.sym 37465 $abc$36303$procmux$1178_Y[31]_new_
.sym 37469 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 37470 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 37471 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 37474 $abc$36303$procmux$1253_Y[31]_new_
.sym 37475 $abc$36303$auto$maccmap.cc:245:synth$8974[23]
.sym 37476 $abc$36303$auto$maccmap.cc:245:synth$8981[23]
.sym 37477 $abc$36303$procmux$1178_Y[31]_new_
.sym 37478 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 37479 i_clk$SB_IO_IN_$glb_clk
.sym 37480 i_reset$SB_IO_IN_$glb_sr
.sym 37481 $abc$36303$7\o_wb_addr[31:0][2]_new_
.sym 37482 $abc$36303$7\o_wb_addr[31:0][6]_new_
.sym 37483 $abc$36303$7\o_wb_addr[31:0][5]_new_
.sym 37484 $abc$36303$7\o_wb_addr[31:0][12]_new_
.sym 37485 $abc$36303$7\o_wb_addr[31:0][11]_new_
.sym 37486 reg_file[8][11]
.sym 37487 $abc$36303$7\o_wb_addr[31:0][1]_new_
.sym 37488 $abc$36303$7\o_wb_addr[31:0][4]_new_
.sym 37490 o_wb_addr[7]$SB_IO_OUT
.sym 37492 o_wb_addr[20]$SB_IO_OUT
.sym 37493 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 37494 pc[22]
.sym 37495 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 37496 $abc$36303$new_n4526_
.sym 37497 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 37498 o_wb_addr[1]$SB_IO_OUT
.sym 37499 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 37502 $abc$36303$new_n4256_
.sym 37503 instr[15]
.sym 37504 $abc$36303$is_alu_imm_instr_new_
.sym 37505 $abc$36303$new_n4535_
.sym 37507 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 37508 branch_instr_offset[12]
.sym 37509 $abc$36303$auto$maccmap.cc:245:synth$8974[18]
.sym 37510 instr[15]
.sym 37511 $abc$36303$new_n4344_
.sym 37512 $abc$36303$add$rtl/cpu.v:128$218_Y[11]
.sym 37513 $abc$36303$add$rtl/cpu.v:137$222_Y[12]
.sym 37514 $abc$36303$add$rtl/cpu.v:128$218_Y[12]
.sym 37515 pc[26]
.sym 37516 pc[8]
.sym 37522 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 37524 $abc$36303$auto$maccmap.cc:245:synth$8981[27]
.sym 37526 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 37527 $abc$36303$auto$maccmap.cc:245:synth$8974[18]
.sym 37528 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 37530 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 37531 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 37532 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 37533 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 37534 $abc$36303$procmux$1253_Y[31]_new_
.sym 37535 $abc$36303$new_n4539_
.sym 37536 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37537 $abc$36303$auto$maccmap.cc:245:synth$8974[29]
.sym 37538 $abc$36303$new_n4548_
.sym 37539 $abc$36303$new_n4551_
.sym 37540 $abc$36303$auto$maccmap.cc:245:synth$8981[29]
.sym 37541 $abc$36303$new_n4547_
.sym 37542 $abc$36303$new_n4542_
.sym 37543 $abc$36303$new_n4538_
.sym 37544 $abc$36303$new_n4541_
.sym 37545 $abc$36303$procmux$1178_Y[31]_new_
.sym 37546 $abc$36303$auto$maccmap.cc:245:synth$8974[27]
.sym 37547 $abc$36303$new_n4550_
.sym 37548 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37551 $abc$36303$auto$maccmap.cc:245:synth$8981[18]
.sym 37552 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 37553 $abc$36303$procmux$1178_Y[31]_new_
.sym 37555 $abc$36303$auto$maccmap.cc:245:synth$8974[29]
.sym 37556 $abc$36303$procmux$1253_Y[31]_new_
.sym 37557 $abc$36303$auto$maccmap.cc:245:synth$8981[29]
.sym 37558 $abc$36303$procmux$1178_Y[31]_new_
.sym 37561 $abc$36303$new_n4538_
.sym 37562 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 37563 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37564 $abc$36303$new_n4539_
.sym 37567 $abc$36303$auto$maccmap.cc:245:synth$8981[18]
.sym 37568 $abc$36303$auto$maccmap.cc:245:synth$8974[18]
.sym 37569 $abc$36303$procmux$1178_Y[31]_new_
.sym 37570 $abc$36303$procmux$1253_Y[31]_new_
.sym 37573 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 37575 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 37576 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 37579 $abc$36303$procmux$1178_Y[31]_new_
.sym 37580 $abc$36303$procmux$1253_Y[31]_new_
.sym 37581 $abc$36303$auto$maccmap.cc:245:synth$8981[27]
.sym 37582 $abc$36303$auto$maccmap.cc:245:synth$8974[27]
.sym 37585 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37586 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 37587 $abc$36303$new_n4551_
.sym 37588 $abc$36303$new_n4550_
.sym 37591 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 37592 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37593 $abc$36303$new_n4548_
.sym 37594 $abc$36303$new_n4547_
.sym 37597 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37598 $abc$36303$new_n4542_
.sym 37599 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 37600 $abc$36303$new_n4541_
.sym 37601 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 37602 i_clk$SB_IO_IN_$glb_clk
.sym 37603 i_reset$SB_IO_IN_$glb_sr
.sym 37605 $abc$36303$add$rtl/cpu.v:128$218_Y[1]
.sym 37606 $abc$36303$add$rtl/cpu.v:128$218_Y[2]
.sym 37607 $abc$36303$add$rtl/cpu.v:128$218_Y[3]
.sym 37608 $abc$36303$add$rtl/cpu.v:128$218_Y[4]
.sym 37609 $abc$36303$add$rtl/cpu.v:128$218_Y[5]
.sym 37610 $abc$36303$add$rtl/cpu.v:128$218_Y[6]
.sym 37611 $abc$36303$add$rtl/cpu.v:128$218_Y[7]
.sym 37612 $abc$36303$new_n2902_
.sym 37613 instr[19]
.sym 37614 instr[19]
.sym 37615 $abc$36303$new_n2902_
.sym 37616 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 37617 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 37618 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 37619 $abc$36303$new_n4342_
.sym 37620 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 37621 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 37622 $2\o_wb_we[0:0]
.sym 37623 $abc$36303$7\o_wb_addr[31:0][2]_new_
.sym 37624 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37625 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 37626 $abc$36303$new_n4022_
.sym 37627 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 37628 branch_instr_offset[9]
.sym 37629 $abc$36303$new_n4320_
.sym 37630 $abc$36303$new_n4541_
.sym 37631 pc[23]
.sym 37632 alu_i_a[7]
.sym 37633 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 37634 pc[15]
.sym 37635 alu_i_a[4]
.sym 37636 branch_instr_offset[5]
.sym 37637 $abc$36303$add$rtl/cpu.v:137$222_Y[10]
.sym 37638 alu_i_a[9]
.sym 37639 $abc$36303$add$rtl/cpu.v:137$222_Y[11]
.sym 37645 alu_i_a[0]
.sym 37648 alu_i_a[5]
.sym 37653 branch_instr_offset[1]
.sym 37654 alu_i_a[2]
.sym 37655 alu_i_a[6]
.sym 37656 branch_instr_offset[3]
.sym 37657 branch_instr_offset[11]
.sym 37658 alu_i_a[7]
.sym 37659 alu_i_a[4]
.sym 37661 branch_instr_offset[5]
.sym 37663 branch_instr_offset[4]
.sym 37664 branch_instr_offset[2]
.sym 37665 alu_i_a[1]
.sym 37666 branch_instr_offset[7]
.sym 37671 alu_i_a[3]
.sym 37672 branch_instr_offset[6]
.sym 37677 $auto$alumacc.cc:474:replace_alu$1917.C[1]
.sym 37679 branch_instr_offset[11]
.sym 37680 alu_i_a[0]
.sym 37683 $auto$alumacc.cc:474:replace_alu$1917.C[2]
.sym 37685 alu_i_a[1]
.sym 37686 branch_instr_offset[1]
.sym 37687 $auto$alumacc.cc:474:replace_alu$1917.C[1]
.sym 37689 $auto$alumacc.cc:474:replace_alu$1917.C[3]
.sym 37691 branch_instr_offset[2]
.sym 37692 alu_i_a[2]
.sym 37693 $auto$alumacc.cc:474:replace_alu$1917.C[2]
.sym 37695 $auto$alumacc.cc:474:replace_alu$1917.C[4]
.sym 37697 branch_instr_offset[3]
.sym 37698 alu_i_a[3]
.sym 37699 $auto$alumacc.cc:474:replace_alu$1917.C[3]
.sym 37701 $auto$alumacc.cc:474:replace_alu$1917.C[5]
.sym 37703 alu_i_a[4]
.sym 37704 branch_instr_offset[4]
.sym 37705 $auto$alumacc.cc:474:replace_alu$1917.C[4]
.sym 37707 $auto$alumacc.cc:474:replace_alu$1917.C[6]
.sym 37709 branch_instr_offset[5]
.sym 37710 alu_i_a[5]
.sym 37711 $auto$alumacc.cc:474:replace_alu$1917.C[5]
.sym 37713 $auto$alumacc.cc:474:replace_alu$1917.C[7]
.sym 37715 alu_i_a[6]
.sym 37716 branch_instr_offset[6]
.sym 37717 $auto$alumacc.cc:474:replace_alu$1917.C[6]
.sym 37719 $auto$alumacc.cc:474:replace_alu$1917.C[8]
.sym 37721 alu_i_a[7]
.sym 37722 branch_instr_offset[7]
.sym 37723 $auto$alumacc.cc:474:replace_alu$1917.C[7]
.sym 37727 $abc$36303$add$rtl/cpu.v:128$218_Y[8]
.sym 37728 $abc$36303$add$rtl/cpu.v:128$218_Y[9]
.sym 37729 $abc$36303$add$rtl/cpu.v:128$218_Y[10]
.sym 37730 $abc$36303$add$rtl/cpu.v:128$218_Y[11]
.sym 37731 $abc$36303$add$rtl/cpu.v:128$218_Y[12]
.sym 37732 $abc$36303$add$rtl/cpu.v:128$218_Y[13]
.sym 37733 $abc$36303$add$rtl/cpu.v:128$218_Y[14]
.sym 37734 $abc$36303$add$rtl/cpu.v:128$218_Y[15]
.sym 37736 $abc$36303$new_n4342_
.sym 37737 $abc$36303$new_n4342_
.sym 37738 o_wb_addr[28]$SB_IO_OUT
.sym 37739 alu_i_a[0]
.sym 37740 alu_i_a[2]
.sym 37741 instr[23]
.sym 37742 alu_i_a[5]
.sym 37743 alu_i_a[6]
.sym 37744 $abc$36303$add$rtl/cpu.v:128$218_Y[7]
.sym 37745 instr[19]
.sym 37746 alu_i_a[0]
.sym 37747 instr[20]
.sym 37748 instr[22]
.sym 37750 instr[24]
.sym 37751 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 37752 branch_instr_offset[7]
.sym 37753 $abc$36303$auto$maccmap.cc:245:synth$8981[31]
.sym 37754 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 37755 pc[24]
.sym 37756 instr[21]
.sym 37757 alu_i_a[31]
.sym 37759 alu_i_a[23]
.sym 37760 instr[24]
.sym 37761 $abc$36303$new_n4342_
.sym 37762 instr[21]
.sym 37763 $auto$alumacc.cc:474:replace_alu$1917.C[8]
.sym 37770 alu_i_a[10]
.sym 37776 alu_i_a[14]
.sym 37778 alu_i_a[12]
.sym 37779 alu_i_a[11]
.sym 37782 branch_instr_offset[12]
.sym 37786 alu_i_a[15]
.sym 37787 branch_instr_offset[10]
.sym 37788 branch_instr_offset[9]
.sym 37791 alu_i_a[8]
.sym 37795 alu_i_a[13]
.sym 37797 branch_instr_offset[8]
.sym 37798 alu_i_a[9]
.sym 37799 branch_instr_offset[12]
.sym 37800 $auto$alumacc.cc:474:replace_alu$1917.C[9]
.sym 37802 alu_i_a[8]
.sym 37803 branch_instr_offset[8]
.sym 37804 $auto$alumacc.cc:474:replace_alu$1917.C[8]
.sym 37806 $auto$alumacc.cc:474:replace_alu$1917.C[10]
.sym 37808 branch_instr_offset[9]
.sym 37809 alu_i_a[9]
.sym 37810 $auto$alumacc.cc:474:replace_alu$1917.C[9]
.sym 37812 $auto$alumacc.cc:474:replace_alu$1917.C[11]
.sym 37814 branch_instr_offset[10]
.sym 37815 alu_i_a[10]
.sym 37816 $auto$alumacc.cc:474:replace_alu$1917.C[10]
.sym 37818 $auto$alumacc.cc:474:replace_alu$1917.C[12]
.sym 37820 alu_i_a[11]
.sym 37821 branch_instr_offset[12]
.sym 37822 $auto$alumacc.cc:474:replace_alu$1917.C[11]
.sym 37824 $auto$alumacc.cc:474:replace_alu$1917.C[13]
.sym 37826 alu_i_a[12]
.sym 37827 branch_instr_offset[12]
.sym 37828 $auto$alumacc.cc:474:replace_alu$1917.C[12]
.sym 37830 $auto$alumacc.cc:474:replace_alu$1917.C[14]
.sym 37832 alu_i_a[13]
.sym 37833 branch_instr_offset[12]
.sym 37834 $auto$alumacc.cc:474:replace_alu$1917.C[13]
.sym 37836 $auto$alumacc.cc:474:replace_alu$1917.C[15]
.sym 37838 alu_i_a[14]
.sym 37839 branch_instr_offset[12]
.sym 37840 $auto$alumacc.cc:474:replace_alu$1917.C[14]
.sym 37842 $auto$alumacc.cc:474:replace_alu$1917.C[16]
.sym 37844 alu_i_a[15]
.sym 37845 branch_instr_offset[12]
.sym 37846 $auto$alumacc.cc:474:replace_alu$1917.C[15]
.sym 37850 $abc$36303$add$rtl/cpu.v:128$218_Y[16]
.sym 37851 $abc$36303$add$rtl/cpu.v:128$218_Y[17]
.sym 37852 $abc$36303$add$rtl/cpu.v:128$218_Y[18]
.sym 37853 $abc$36303$add$rtl/cpu.v:128$218_Y[19]
.sym 37854 $abc$36303$add$rtl/cpu.v:128$218_Y[20]
.sym 37855 $abc$36303$add$rtl/cpu.v:128$218_Y[21]
.sym 37856 $abc$36303$add$rtl/cpu.v:128$218_Y[22]
.sym 37857 $abc$36303$add$rtl/cpu.v:128$218_Y[23]
.sym 37858 pc[18]
.sym 37859 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 37860 $abc$36303$add$rtl/cpu.v:137$222_Y[19]
.sym 37861 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 37862 alu_i_a[14]
.sym 37863 $abc$36303$add$rtl/cpu.v:128$218_Y[14]
.sym 37864 alu_i_a[10]
.sym 37866 $abc$36303$add$rtl/cpu.v:137$222_Y[9]
.sym 37867 $abc$36303$add$rtl/cpu.v:128$218_Y[15]
.sym 37868 branch_instr_offset[10]
.sym 37869 $abc$36303$add$rtl/cpu.v:128$218_Y[8]
.sym 37870 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 37871 $abc$36303$add$rtl/cpu.v:128$218_Y[9]
.sym 37872 instr[17]
.sym 37873 branch_instr_offset[8]
.sym 37874 alu_i_a[27]
.sym 37875 $abc$36303$add$rtl/cpu.v:128$218_Y[20]
.sym 37876 $abc$36303$add$rtl/cpu.v:137$222_Y[21]
.sym 37877 alu_i_a[21]
.sym 37878 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37879 instr[15]
.sym 37880 $abc$36303$add$rtl/cpu.v:137$222_Y[23]
.sym 37881 $abc$36303$add$rtl/cpu.v:128$218_Y[23]
.sym 37882 $abc$36303$add$rtl/cpu.v:137$222_Y[16]
.sym 37883 $abc$36303$add$rtl/cpu.v:128$218_Y[16]
.sym 37884 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 37885 pc[23]
.sym 37886 $auto$alumacc.cc:474:replace_alu$1917.C[16]
.sym 37895 branch_instr_offset[12]
.sym 37901 alu_i_a[21]
.sym 37903 branch_instr_offset[12]
.sym 37904 alu_i_a[22]
.sym 37910 alu_i_a[16]
.sym 37913 alu_i_a[18]
.sym 37915 alu_i_a[20]
.sym 37916 alu_i_a[17]
.sym 37917 alu_i_a[19]
.sym 37919 alu_i_a[23]
.sym 37923 $auto$alumacc.cc:474:replace_alu$1917.C[17]
.sym 37925 alu_i_a[16]
.sym 37926 branch_instr_offset[12]
.sym 37927 $auto$alumacc.cc:474:replace_alu$1917.C[16]
.sym 37929 $auto$alumacc.cc:474:replace_alu$1917.C[18]
.sym 37931 alu_i_a[17]
.sym 37932 branch_instr_offset[12]
.sym 37933 $auto$alumacc.cc:474:replace_alu$1917.C[17]
.sym 37935 $auto$alumacc.cc:474:replace_alu$1917.C[19]
.sym 37937 branch_instr_offset[12]
.sym 37938 alu_i_a[18]
.sym 37939 $auto$alumacc.cc:474:replace_alu$1917.C[18]
.sym 37941 $auto$alumacc.cc:474:replace_alu$1917.C[20]
.sym 37943 branch_instr_offset[12]
.sym 37944 alu_i_a[19]
.sym 37945 $auto$alumacc.cc:474:replace_alu$1917.C[19]
.sym 37947 $auto$alumacc.cc:474:replace_alu$1917.C[21]
.sym 37949 alu_i_a[20]
.sym 37950 branch_instr_offset[12]
.sym 37951 $auto$alumacc.cc:474:replace_alu$1917.C[20]
.sym 37953 $auto$alumacc.cc:474:replace_alu$1917.C[22]
.sym 37955 branch_instr_offset[12]
.sym 37956 alu_i_a[21]
.sym 37957 $auto$alumacc.cc:474:replace_alu$1917.C[21]
.sym 37959 $auto$alumacc.cc:474:replace_alu$1917.C[23]
.sym 37961 branch_instr_offset[12]
.sym 37962 alu_i_a[22]
.sym 37963 $auto$alumacc.cc:474:replace_alu$1917.C[22]
.sym 37965 $auto$alumacc.cc:474:replace_alu$1917.C[24]
.sym 37967 branch_instr_offset[12]
.sym 37968 alu_i_a[23]
.sym 37969 $auto$alumacc.cc:474:replace_alu$1917.C[23]
.sym 37973 $abc$36303$add$rtl/cpu.v:128$218_Y[24]
.sym 37974 $abc$36303$add$rtl/cpu.v:128$218_Y[25]
.sym 37975 $abc$36303$add$rtl/cpu.v:128$218_Y[26]
.sym 37976 $abc$36303$add$rtl/cpu.v:128$218_Y[27]
.sym 37977 $abc$36303$add$rtl/cpu.v:128$218_Y[28]
.sym 37978 $abc$36303$add$rtl/cpu.v:128$218_Y[29]
.sym 37979 $abc$36303$add$rtl/cpu.v:128$218_Y[30]
.sym 37980 $abc$36303$add$rtl/cpu.v:128$218_Y[31]
.sym 37984 instr[15]
.sym 37985 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 37988 instr[22]
.sym 37989 $abc$36303$add$rtl/cpu.v:137$222_Y[17]
.sym 37990 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 37991 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 37992 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 37993 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 37994 $abc$36303$add$rtl/cpu.v:128$218_Y[17]
.sym 37996 $abc$36303$add$rtl/cpu.v:128$218_Y[18]
.sym 37997 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 37998 instr[15]
.sym 37999 $abc$36303$add$rtl/cpu.v:128$218_Y[19]
.sym 38000 pc[21]
.sym 38001 alu_i_a[20]
.sym 38002 alu_i_a[17]
.sym 38003 alu_i_a[19]
.sym 38004 pc[8]
.sym 38005 $abc$36303$add$rtl/cpu.v:128$218_Y[22]
.sym 38006 $abc$36303$add$rtl/cpu.v:137$222_Y[22]
.sym 38007 $abc$36303$add$rtl/cpu.v:137$222_Y[25]
.sym 38008 $abc$36303$new_n4344_
.sym 38009 $auto$alumacc.cc:474:replace_alu$1917.C[24]
.sym 38021 alu_i_a[24]
.sym 38029 alu_i_a[31]
.sym 38030 alu_i_a[28]
.sym 38032 branch_instr_offset[12]
.sym 38034 alu_i_a[27]
.sym 38037 alu_i_a[25]
.sym 38038 alu_i_a[30]
.sym 38039 alu_i_a[29]
.sym 38040 branch_instr_offset[12]
.sym 38045 alu_i_a[26]
.sym 38046 $auto$alumacc.cc:474:replace_alu$1917.C[25]
.sym 38048 alu_i_a[24]
.sym 38049 branch_instr_offset[12]
.sym 38050 $auto$alumacc.cc:474:replace_alu$1917.C[24]
.sym 38052 $auto$alumacc.cc:474:replace_alu$1917.C[26]
.sym 38054 branch_instr_offset[12]
.sym 38055 alu_i_a[25]
.sym 38056 $auto$alumacc.cc:474:replace_alu$1917.C[25]
.sym 38058 $auto$alumacc.cc:474:replace_alu$1917.C[27]
.sym 38060 branch_instr_offset[12]
.sym 38061 alu_i_a[26]
.sym 38062 $auto$alumacc.cc:474:replace_alu$1917.C[26]
.sym 38064 $auto$alumacc.cc:474:replace_alu$1917.C[28]
.sym 38066 alu_i_a[27]
.sym 38067 branch_instr_offset[12]
.sym 38068 $auto$alumacc.cc:474:replace_alu$1917.C[27]
.sym 38070 $auto$alumacc.cc:474:replace_alu$1917.C[29]
.sym 38072 branch_instr_offset[12]
.sym 38073 alu_i_a[28]
.sym 38074 $auto$alumacc.cc:474:replace_alu$1917.C[28]
.sym 38076 $auto$alumacc.cc:474:replace_alu$1917.C[30]
.sym 38078 alu_i_a[29]
.sym 38079 branch_instr_offset[12]
.sym 38080 $auto$alumacc.cc:474:replace_alu$1917.C[29]
.sym 38082 $auto$alumacc.cc:474:replace_alu$1917.C[31]
.sym 38084 alu_i_a[30]
.sym 38085 branch_instr_offset[12]
.sym 38086 $auto$alumacc.cc:474:replace_alu$1917.C[30]
.sym 38089 branch_instr_offset[12]
.sym 38090 alu_i_a[31]
.sym 38092 $auto$alumacc.cc:474:replace_alu$1917.C[31]
.sym 38096 o_wb_addr[8]$SB_IO_OUT
.sym 38097 $abc$36303$7\o_wb_addr[31:0][26]_new_
.sym 38098 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11393_Y[0]_new_
.sym 38099 o_wb_addr[23]$SB_IO_OUT
.sym 38100 $abc$36303$7\o_wb_addr[31:0][31]_new_
.sym 38101 $abc$36303$7\o_wb_addr[31:0][23]_new_
.sym 38102 $abc$36303$7\o_wb_addr[31:0][16]_new_
.sym 38103 $abc$36303$7\o_wb_addr[31:0][30]_new_
.sym 38106 o_wb_addr[17]$SB_IO_OUT
.sym 38107 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 38110 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 38111 alu_i_a[13]
.sym 38112 alu_i_a[8]
.sym 38114 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 38115 $abc$36303$add$rtl/cpu.v:128$218_Y[24]
.sym 38116 alu_i_a[20]
.sym 38120 branch_instr_offset[5]
.sym 38121 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38122 $abc$36303$add$rtl/cpu.v:128$218_Y[27]
.sym 38123 $abc$36303$add$rtl/cpu.v:137$222_Y[27]
.sym 38124 alu_i_a[30]
.sym 38125 alu_i_a[29]
.sym 38126 pc[15]
.sym 38127 $abc$36303$7\o_wb_addr[31:0][30]_new_
.sym 38128 pc[17]
.sym 38129 $abc$36303$add$rtl/cpu.v:137$222_Y[10]
.sym 38130 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 38131 alu_i_a[26]
.sym 38137 $abc$36303$add$rtl/cpu.v:137$222_Y[20]
.sym 38138 $abc$36303$add$rtl/cpu.v:137$222_Y[14]
.sym 38140 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38141 $abc$36303$add$rtl/cpu.v:128$218_Y[28]
.sym 38142 $abc$36303$add$rtl/cpu.v:128$218_Y[29]
.sym 38143 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38144 $abc$36303$add$rtl/cpu.v:128$218_Y[14]
.sym 38145 $abc$36303$add$rtl/cpu.v:128$218_Y[20]
.sym 38146 $abc$36303$7\o_wb_addr[31:0][20]_new_
.sym 38147 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38148 pc[28]
.sym 38149 $abc$36303$add$rtl/cpu.v:137$222_Y[28]
.sym 38150 $abc$36303$add$rtl/cpu.v:137$222_Y[29]
.sym 38151 $abc$36303$add$rtl/cpu.v:128$218_Y[8]
.sym 38153 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38156 $abc$36303$add$rtl/cpu.v:137$222_Y[8]
.sym 38157 $abc$36303$7\o_wb_addr[31:0][28]_new_
.sym 38160 $abc$36303$new_n4342_
.sym 38161 pc[14]
.sym 38162 pc[20]
.sym 38164 $abc$36303$7\o_wb_addr[31:0][14]_new_
.sym 38168 $abc$36303$new_n4344_
.sym 38170 $abc$36303$7\o_wb_addr[31:0][28]_new_
.sym 38171 $abc$36303$new_n4342_
.sym 38172 pc[28]
.sym 38173 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38176 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38177 $abc$36303$add$rtl/cpu.v:137$222_Y[20]
.sym 38178 $abc$36303$add$rtl/cpu.v:128$218_Y[20]
.sym 38179 $abc$36303$new_n4344_
.sym 38182 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38183 $abc$36303$add$rtl/cpu.v:128$218_Y[8]
.sym 38184 $abc$36303$new_n4344_
.sym 38185 $abc$36303$add$rtl/cpu.v:137$222_Y[8]
.sym 38188 $abc$36303$add$rtl/cpu.v:128$218_Y[14]
.sym 38189 $abc$36303$new_n4344_
.sym 38190 $abc$36303$add$rtl/cpu.v:137$222_Y[14]
.sym 38191 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38194 $abc$36303$add$rtl/cpu.v:128$218_Y[28]
.sym 38195 $abc$36303$add$rtl/cpu.v:137$222_Y[28]
.sym 38196 $abc$36303$new_n4344_
.sym 38197 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38200 $abc$36303$add$rtl/cpu.v:128$218_Y[29]
.sym 38201 $abc$36303$add$rtl/cpu.v:137$222_Y[29]
.sym 38202 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38203 $abc$36303$new_n4344_
.sym 38206 pc[20]
.sym 38207 $abc$36303$new_n4342_
.sym 38208 $abc$36303$7\o_wb_addr[31:0][20]_new_
.sym 38209 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38212 $abc$36303$new_n4342_
.sym 38213 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38214 pc[14]
.sym 38215 $abc$36303$7\o_wb_addr[31:0][14]_new_
.sym 38217 i_clk$SB_IO_IN_$glb_clk
.sym 38218 i_reset$SB_IO_IN_$glb_sr
.sym 38219 $abc$36303$7\o_wb_addr[31:0][21]_new_
.sym 38220 $abc$36303$7\o_wb_addr[31:0][22]_new_
.sym 38221 $abc$36303$7\o_wb_addr[31:0][13]_new_
.sym 38222 o_wb_addr[10]$SB_IO_OUT
.sym 38223 $abc$36303$7\o_wb_addr[31:0][25]_new_
.sym 38224 $abc$36303$7\o_wb_addr[31:0][10]_new_
.sym 38225 o_wb_addr[21]$SB_IO_OUT
.sym 38226 alu_i_a[23]
.sym 38227 alu_i_a[11]
.sym 38231 $abc$36303$new_n3984_
.sym 38232 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 38233 branch_instr_offset[12]
.sym 38234 pc[28]
.sym 38235 instr[20]
.sym 38238 instr[22]
.sym 38241 alu_i_branch_op[1]
.sym 38242 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11393_Y[0]_new_
.sym 38243 pc[24]
.sym 38244 instr[21]
.sym 38245 pc[13]
.sym 38246 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38247 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 38248 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 38249 alu_i_a[31]
.sym 38250 alu_i_a[23]
.sym 38251 branch_instr_offset[7]
.sym 38252 instr[24]
.sym 38253 $abc$36303$new_n4342_
.sym 38254 instr[21]
.sym 38260 $abc$36303$add$rtl/cpu.v:137$222_Y[24]
.sym 38261 $abc$36303$add$rtl/cpu.v:137$222_Y[18]
.sym 38262 $abc$36303$add$rtl/cpu.v:128$218_Y[17]
.sym 38263 $abc$36303$add$rtl/cpu.v:137$222_Y[15]
.sym 38264 $abc$36303$add$rtl/cpu.v:128$218_Y[18]
.sym 38265 $abc$36303$add$rtl/cpu.v:137$222_Y[17]
.sym 38269 $abc$36303$add$rtl/cpu.v:128$218_Y[15]
.sym 38271 $abc$36303$add$rtl/cpu.v:128$218_Y[19]
.sym 38276 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 38277 $abc$36303$add$rtl/cpu.v:137$222_Y[19]
.sym 38278 $abc$36303$new_n4344_
.sym 38279 $abc$36303$add$rtl/cpu.v:128$218_Y[24]
.sym 38281 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38282 $abc$36303$add$rtl/cpu.v:128$218_Y[27]
.sym 38283 $abc$36303$add$rtl/cpu.v:137$222_Y[27]
.sym 38287 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 38288 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 38293 $abc$36303$add$rtl/cpu.v:128$218_Y[18]
.sym 38294 $abc$36303$add$rtl/cpu.v:137$222_Y[18]
.sym 38295 $abc$36303$new_n4344_
.sym 38296 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38299 $abc$36303$add$rtl/cpu.v:137$222_Y[19]
.sym 38300 $abc$36303$add$rtl/cpu.v:128$218_Y[19]
.sym 38301 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38302 $abc$36303$new_n4344_
.sym 38305 $abc$36303$add$rtl/cpu.v:137$222_Y[24]
.sym 38306 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38307 $abc$36303$new_n4344_
.sym 38308 $abc$36303$add$rtl/cpu.v:128$218_Y[24]
.sym 38313 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 38317 $abc$36303$new_n4344_
.sym 38318 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38319 $abc$36303$add$rtl/cpu.v:128$218_Y[15]
.sym 38320 $abc$36303$add$rtl/cpu.v:137$222_Y[15]
.sym 38323 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38324 $abc$36303$new_n4344_
.sym 38325 $abc$36303$add$rtl/cpu.v:137$222_Y[17]
.sym 38326 $abc$36303$add$rtl/cpu.v:128$218_Y[17]
.sym 38329 $abc$36303$new_n4344_
.sym 38330 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38331 $abc$36303$add$rtl/cpu.v:128$218_Y[27]
.sym 38332 $abc$36303$add$rtl/cpu.v:137$222_Y[27]
.sym 38336 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 38339 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 38340 i_clk$SB_IO_IN_$glb_clk
.sym 38342 alu_i_a[25]
.sym 38343 alu_i_a[27]
.sym 38344 alu_i_a[29]
.sym 38345 $abc$36303$new_n2012_
.sym 38346 alu_i_a[22]
.sym 38347 alu_i_a[26]
.sym 38348 o_wb_addr[25]$SB_IO_OUT
.sym 38349 o_wb_addr[22]$SB_IO_OUT
.sym 38355 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 38356 $abc$36303$7\o_wb_addr[31:0][17]_new_
.sym 38357 o_wb_addr[10]$SB_IO_OUT
.sym 38359 alu_i_a[18]
.sym 38361 instr[17]
.sym 38362 alu_i_a[16]
.sym 38363 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 38364 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 38365 $abc$36303$new_n3895_
.sym 38366 $abc$36303$7\o_wb_addr[31:0][13]_new_
.sym 38367 $abc$36303$is_alu_imm_instr_new_
.sym 38368 $abc$36303$add$rtl/cpu.v:137$222_Y[21]
.sym 38369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 38370 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38372 instr[15]
.sym 38373 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38374 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 38375 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 38376 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38377 alu_i_a[27]
.sym 38383 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38385 $abc$36303$7\o_wb_addr[31:0][24]_new_
.sym 38387 $abc$36303$7\o_wb_addr[31:0][15]_new_
.sym 38388 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38389 $abc$36303$7\o_wb_addr[31:0][27]_new_
.sym 38391 $abc$36303$7\o_wb_addr[31:0][18]_new_
.sym 38392 $abc$36303$7\o_wb_addr[31:0][19]_new_
.sym 38393 $abc$36303$7\o_wb_addr[31:0][29]_new_
.sym 38394 pc[18]
.sym 38396 $abc$36303$new_n4342_
.sym 38398 pc[15]
.sym 38399 pc[19]
.sym 38400 pc[17]
.sym 38401 instr[17]
.sym 38403 pc[24]
.sym 38408 pc[27]
.sym 38412 pc[29]
.sym 38413 $abc$36303$new_n4342_
.sym 38414 $abc$36303$7\o_wb_addr[31:0][17]_new_
.sym 38416 pc[29]
.sym 38417 $abc$36303$new_n4342_
.sym 38418 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38419 $abc$36303$7\o_wb_addr[31:0][29]_new_
.sym 38422 $abc$36303$new_n4342_
.sym 38423 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38424 pc[17]
.sym 38425 $abc$36303$7\o_wb_addr[31:0][17]_new_
.sym 38428 pc[27]
.sym 38429 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38430 $abc$36303$7\o_wb_addr[31:0][27]_new_
.sym 38431 $abc$36303$new_n4342_
.sym 38434 $abc$36303$new_n4342_
.sym 38435 pc[19]
.sym 38436 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38437 $abc$36303$7\o_wb_addr[31:0][19]_new_
.sym 38440 pc[15]
.sym 38441 $abc$36303$new_n4342_
.sym 38442 $abc$36303$7\o_wb_addr[31:0][15]_new_
.sym 38443 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38446 $abc$36303$new_n4342_
.sym 38447 pc[24]
.sym 38448 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38449 $abc$36303$7\o_wb_addr[31:0][24]_new_
.sym 38452 $abc$36303$new_n4342_
.sym 38453 $abc$36303$7\o_wb_addr[31:0][18]_new_
.sym 38454 pc[18]
.sym 38455 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38460 pc[17]
.sym 38461 instr[17]
.sym 38463 i_clk$SB_IO_IN_$glb_clk
.sym 38464 i_reset$SB_IO_IN_$glb_sr
.sym 38465 $abc$36303$new_n3646_
.sym 38466 o_wb_addr[13]$SB_IO_OUT
.sym 38467 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][9]_new_inv_
.sym 38468 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][7]_new_inv_
.sym 38469 $abc$36303$new_n3130_
.sym 38470 o_wb_addr[30]$SB_IO_OUT
.sym 38471 o_wb_data[16]$SB_IO_OUT
.sym 38472 o_wb_addr[26]$SB_IO_OUT
.sym 38473 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 38476 $2\o_wb_we[0:0]
.sym 38477 alu_i_a[28]
.sym 38478 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 38479 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 38480 $abc$36303$new_n2012_
.sym 38481 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 38482 pc[18]
.sym 38483 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 38484 alu_i_a[25]
.sym 38485 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 38486 alu_i_a[27]
.sym 38487 $abc$36303$new_n2026_
.sym 38488 alu_i_a[29]
.sym 38489 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 38490 instr[15]
.sym 38491 $abc$36303$new_n2012_
.sym 38493 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 38494 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 38495 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 38496 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 38497 instr[20]
.sym 38498 $2\o_wb_we[0:0]
.sym 38499 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 38500 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38508 $2\o_wb_we[0:0]
.sym 38510 i_wb_stall$SB_IO_IN
.sym 38513 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 38514 alu_i_branch_op[1]
.sym 38515 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 38516 instr[23]
.sym 38517 pc[13]
.sym 38518 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 38522 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 38527 $abc$36303$new_n2026_
.sym 38530 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38531 $abc$36303$new_n2013_
.sym 38534 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 38535 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 38539 $abc$36303$new_n2013_
.sym 38540 $abc$36303$new_n2026_
.sym 38541 $2\o_wb_we[0:0]
.sym 38542 instr[23]
.sym 38545 alu_i_branch_op[1]
.sym 38546 pc[13]
.sym 38551 i_wb_stall$SB_IO_IN
.sym 38552 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 38553 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 38554 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38560 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 38565 $2\o_wb_we[0:0]
.sym 38566 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 38570 i_wb_stall$SB_IO_IN
.sym 38572 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 38575 $2\o_wb_we[0:0]
.sym 38577 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 38581 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 38582 $2\o_wb_we[0:0]
.sym 38586 i_clk$SB_IO_IN_$glb_clk
.sym 38587 i_reset$SB_IO_IN_$glb_sr
.sym 38588 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 38589 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][7]_new_inv_
.sym 38590 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][9]_new_inv_
.sym 38591 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 38592 reg_file[22][27]
.sym 38593 reg_file[22][20]
.sym 38594 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[16]_new_
.sym 38595 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38597 o_wb_addr[30]$SB_IO_OUT
.sym 38598 instr[19]
.sym 38600 alu_i_branch_op[1]
.sym 38601 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 38602 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 38603 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 38604 branch_instr_offset[8]
.sym 38605 $abc$36303$new_n4303_
.sym 38606 $abc$36303$new_n3650_
.sym 38607 branch_instr_offset[10]
.sym 38608 alu_i_a[31]
.sym 38609 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 38611 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 38612 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 38613 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 38615 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 38616 branch_instr_offset[5]
.sym 38617 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 38618 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 38619 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38620 $abc$36303$7\o_wb_addr[31:0][30]_new_
.sym 38621 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 38622 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 38623 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 38629 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 38630 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 38631 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][9]_new_inv_
.sym 38632 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][11]_new_inv_
.sym 38633 branch_instr_offset[12]
.sym 38634 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38636 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38637 $abc$36303$is_alu_imm_instr_new_
.sym 38638 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 38639 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 38640 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 38641 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 38642 $abc$36303$new_n3018_
.sym 38643 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38644 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 38646 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 38648 $abc$36303$new_n2039_
.sym 38650 branch_instr_offset[9]
.sym 38651 $abc$36303$new_n2012_
.sym 38652 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38653 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38654 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 38655 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 38656 $abc$36303$new_n2039_
.sym 38657 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 38662 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 38663 $abc$36303$new_n2039_
.sym 38664 $abc$36303$new_n2012_
.sym 38665 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 38668 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38669 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 38670 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38671 $abc$36303$new_n3018_
.sym 38675 $abc$36303$7\o_wb_we[0:0]_new_
.sym 38677 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 38680 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 38681 $abc$36303$new_n2012_
.sym 38682 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 38683 $abc$36303$new_n2039_
.sym 38687 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 38692 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 38693 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 38694 branch_instr_offset[9]
.sym 38695 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 38699 $abc$36303$is_alu_imm_instr_new_
.sym 38700 branch_instr_offset[12]
.sym 38701 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 38704 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38705 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][9]_new_inv_
.sym 38706 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][11]_new_inv_
.sym 38708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 38709 i_clk$SB_IO_IN_$glb_clk
.sym 38711 $abc$36303$new_n3644_
.sym 38712 $abc$36303$new_n3823_
.sym 38713 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 38714 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][22]_new_
.sym 38715 $abc$36303$new_n3821_
.sym 38716 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 38717 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13706[0]_new_inv_
.sym 38718 reg_file[11][25]
.sym 38719 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 38723 $abc$36303$new_n5165_
.sym 38725 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38726 $abc$36303$new_n4307_
.sym 38728 $abc$36303$new_n3248_
.sym 38729 $2\o_wb_we[0:0]
.sym 38730 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38732 instr[19]
.sym 38733 instr[22]
.sym 38734 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 38735 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 38736 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 38737 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 38739 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 38740 instr[24]
.sym 38741 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 38742 branch_instr_offset[7]
.sym 38743 instr[17]
.sym 38744 $abc$36303$new_n2039_
.sym 38745 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38746 instr[21]
.sym 38754 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 38755 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 38756 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 38757 $abc$36303$new_n2039_
.sym 38758 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 38759 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][11]_new_inv_
.sym 38760 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][13]_new_inv_
.sym 38761 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 38762 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 38763 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][11]_new_inv_
.sym 38764 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 38765 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 38766 $abc$36303$new_n2012_
.sym 38769 branch_instr_offset[12]
.sym 38770 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38772 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 38775 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 38777 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 38781 $abc$36303$is_alu_imm_instr_new_
.sym 38785 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 38786 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 38788 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][11]_new_inv_
.sym 38793 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 38797 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][11]_new_inv_
.sym 38799 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38800 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][13]_new_inv_
.sym 38804 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38805 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][13]_new_inv_
.sym 38806 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 38809 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 38810 branch_instr_offset[12]
.sym 38811 $abc$36303$is_alu_imm_instr_new_
.sym 38812 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 38816 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 38821 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 38822 $abc$36303$new_n2039_
.sym 38823 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 38824 $abc$36303$new_n2012_
.sym 38827 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 38831 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 38832 i_clk$SB_IO_IN_$glb_clk
.sym 38834 reg_file[28][25]
.sym 38835 $abc$36303$new_n3129_
.sym 38836 $abc$36303$new_n3982_
.sym 38837 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 38838 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 38839 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 38840 $abc$36303$new_n3981_
.sym 38841 reg_file[28][27]
.sym 38842 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 38846 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 38850 $abc$36303$new_n3558_
.sym 38851 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 38852 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[31]
.sym 38855 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 38856 $abc$36303$new_n3942_
.sym 38859 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38860 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 38862 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38863 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 38864 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 38865 reg_file[28][27]
.sym 38866 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 38867 $abc$36303$is_alu_imm_instr_new_
.sym 38868 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 38869 instr[15]
.sym 38875 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38876 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 38878 $abc$36303$new_n2012_
.sym 38879 $abc$36303$new_n3558_
.sym 38881 $abc$36303$new_n3864_
.sym 38883 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 38884 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 38885 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 38886 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 38887 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][17]_new_inv_
.sym 38889 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38890 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 38895 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38896 $abc$36303$new_n3895_
.sym 38898 $abc$36303$new_n3858_
.sym 38899 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 38900 $abc$36303$new_n3248_
.sym 38901 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][23]_new_
.sym 38904 $abc$36303$new_n2039_
.sym 38905 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 38906 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 38908 $abc$36303$new_n3558_
.sym 38909 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][23]_new_
.sym 38910 $abc$36303$new_n3864_
.sym 38911 $abc$36303$new_n3895_
.sym 38914 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][17]_new_inv_
.sym 38916 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 38917 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38920 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38923 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38929 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 38932 $abc$36303$new_n2039_
.sym 38933 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 38934 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 38935 $abc$36303$new_n2012_
.sym 38938 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 38939 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38940 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 38941 $abc$36303$new_n3558_
.sym 38944 $abc$36303$new_n3248_
.sym 38945 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 38947 $abc$36303$new_n3858_
.sym 38950 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 38951 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 38952 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 38953 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 38954 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 38955 i_clk$SB_IO_IN_$glb_clk
.sym 38957 reg_file[1][27]
.sym 38958 $abc$36303$new_n4151_
.sym 38959 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][21]_new_inv_
.sym 38960 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][21]_new_inv_
.sym 38961 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][19]_new_inv_
.sym 38962 $abc$36303$new_n4027_
.sym 38963 $abc$36303$new_n4025_
.sym 38964 $abc$36303$new_n3687_
.sym 38966 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 38968 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 38969 $abc$36303$new_n3726_
.sym 38970 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 38971 i_wb_data[25]$SB_IO_IN
.sym 38972 $abc$36303$new_n5175_
.sym 38973 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 38974 $abc$36303$new_n3558_
.sym 38976 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 38977 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 38978 branch_instr_offset[5]
.sym 38979 $abc$36303$new_n5165_
.sym 38981 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 38982 instr[20]
.sym 38983 instr[15]
.sym 38984 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 38985 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 38986 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 38987 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 38988 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 38989 $abc$36303$new_n3981_
.sym 38990 reg_file[1][27]
.sym 38992 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 38998 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 38999 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 39000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 39002 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][17]_new_inv_
.sym 39003 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39006 i_wb_data[31]$SB_IO_IN
.sym 39007 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 39008 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 39010 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13697[0]_new_inv_
.sym 39011 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 39012 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 39013 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 39016 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][19]_new_inv_
.sym 39020 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 39021 branch_instr_offset[12]
.sym 39023 $abc$36303$new_n4828_
.sym 39024 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 39025 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 39026 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][19]_new_inv_
.sym 39029 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 39034 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39037 branch_instr_offset[12]
.sym 39038 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 39039 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 39040 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 39044 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 39045 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][17]_new_inv_
.sym 39046 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][19]_new_inv_
.sym 39049 i_wb_data[31]$SB_IO_IN
.sym 39050 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 39052 $abc$36303$new_n4828_
.sym 39055 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 39062 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 39063 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 39064 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][19]_new_inv_
.sym 39068 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 39069 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 39070 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13697[0]_new_inv_
.sym 39074 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 39077 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 39078 i_clk$SB_IO_IN_$glb_clk
.sym 39080 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][27]_new_inv_
.sym 39081 $abc$36303$new_n3976_
.sym 39082 reg_file[8][27]
.sym 39083 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][23]_new_inv_
.sym 39084 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 39085 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][23]_new_inv_
.sym 39086 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][27]_new_inv_
.sym 39087 $abc$36303$new_n3977_
.sym 39088 $abc$36303$new_n2902_
.sym 39089 instr[19]
.sym 39093 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 39094 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][19]_new_inv_
.sym 39096 $abc$36303$new_n3939_
.sym 39097 branch_instr_offset[10]
.sym 39099 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39100 instr[20]
.sym 39101 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 39102 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 39103 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 39104 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39105 reg_file[28][25]
.sym 39106 instr[17]
.sym 39107 branch_instr_offset[5]
.sym 39109 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 39111 $abc$36303$is_alu_imm_instr_new_
.sym 39112 instr[17]
.sym 39113 instr[17]
.sym 39114 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 39115 $abc$36303$new_n3976_
.sym 39121 $abc$36303$new_n2902_
.sym 39122 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 39123 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][19]_new_inv_
.sym 39124 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][31]_new_inv_
.sym 39126 $abc$36303$new_n3018_
.sym 39127 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 39128 $abc$36303$new_n3942_
.sym 39129 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 39131 $abc$36303$new_n4814_
.sym 39132 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 39133 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 39134 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 39135 $abc$36303$new_n4025_
.sym 39136 $abc$36303$new_n4062_
.sym 39137 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][27]_new_inv_
.sym 39139 $abc$36303$new_n5245_
.sym 39140 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][23]_new_inv_
.sym 39141 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 39142 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 39143 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[31]_new_
.sym 39144 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 39145 $abc$36303$new_n4820_
.sym 39146 $abc$36303$new_n3976_
.sym 39148 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 39149 $abc$36303$new_n3981_
.sym 39150 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 39154 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 39155 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 39157 $abc$36303$new_n3018_
.sym 39160 $abc$36303$new_n3981_
.sym 39161 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 39162 $abc$36303$new_n3942_
.sym 39163 $abc$36303$new_n3976_
.sym 39166 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 39167 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 39168 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][27]_new_inv_
.sym 39169 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][31]_new_inv_
.sym 39173 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][19]_new_inv_
.sym 39174 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][23]_new_inv_
.sym 39175 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 39178 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 39179 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 39180 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 39181 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 39184 $abc$36303$new_n4820_
.sym 39185 $abc$36303$new_n5245_
.sym 39186 $abc$36303$new_n4814_
.sym 39187 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[31]_new_
.sym 39190 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 39191 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 39192 $abc$36303$new_n2902_
.sym 39193 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 39196 $abc$36303$new_n4025_
.sym 39197 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 39198 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 39199 $abc$36303$new_n4062_
.sym 39200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 39201 i_clk$SB_IO_IN_$glb_clk
.sym 39203 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][25]_new_inv_
.sym 39204 reg_file[25][19]
.sym 39205 $abc$36303$new_n3980_
.sym 39206 reg_file[25][25]
.sym 39207 $abc$36303$new_n3979_
.sym 39208 $abc$36303$new_n4029_
.sym 39209 reg_file[25][27]
.sym 39210 $abc$36303$new_n4030_
.sym 39216 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 39217 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 39218 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 39219 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][29]_new_inv_
.sym 39220 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 39223 branch_instr_offset[12]
.sym 39224 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 39227 instr[21]
.sym 39228 instr[17]
.sym 39229 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 39231 instr[17]
.sym 39232 instr[24]
.sym 39233 instr[17]
.sym 39234 branch_instr_offset[7]
.sym 39236 instr[20]
.sym 39237 $abc$36303$new_n2039_
.sym 39238 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 39244 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39245 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 39246 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 39247 instr[20]
.sym 39251 $abc$36303$new_n4063_
.sym 39252 reg_file[3][25]
.sym 39253 instr[22]
.sym 39254 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 39256 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 39257 $abc$36303$new_n5243_
.sym 39259 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 39260 $abc$36303$new_n5311_
.sym 39261 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 39262 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 39263 instr[15]
.sym 39264 reg_file[7][25]
.sym 39266 instr[17]
.sym 39267 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 39268 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 39269 $abc$36303$is_alu_imm_instr_new_
.sym 39271 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 39272 reg_file[7][25]
.sym 39273 reg_file[6][25]
.sym 39274 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 39275 branch_instr_offset[12]
.sym 39277 instr[22]
.sym 39278 instr[20]
.sym 39279 reg_file[6][25]
.sym 39280 reg_file[7][25]
.sym 39283 reg_file[3][25]
.sym 39284 instr[17]
.sym 39285 instr[15]
.sym 39286 reg_file[7][25]
.sym 39289 instr[22]
.sym 39290 reg_file[3][25]
.sym 39291 $abc$36303$new_n5311_
.sym 39292 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 39295 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 39296 $abc$36303$new_n5243_
.sym 39297 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 39298 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 39303 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39307 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 39308 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 39309 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 39310 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 39313 $abc$36303$is_alu_imm_instr_new_
.sym 39315 branch_instr_offset[12]
.sym 39316 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 39319 $abc$36303$new_n4063_
.sym 39320 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 39321 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 39323 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 39324 i_clk$SB_IO_IN_$glb_clk
.sym 39326 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 39327 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 39328 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 39329 instr[15]
.sym 39330 reg_file[6][24]
.sym 39331 reg_file[6][25]
.sym 39332 reg_file[6][27]
.sym 39333 reg_file[6][19]
.sym 39339 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 39340 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 39341 branch_instr_offset[10]
.sym 39345 instr[17]
.sym 39346 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 39350 instr[15]
.sym 39351 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 39352 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 39353 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 39355 $abc$36303$is_alu_imm_instr_new_
.sym 39357 reg_file[28][27]
.sym 39358 instr[23]
.sym 39359 $abc$36303$new_n4047_
.sym 39361 instr[15]
.sym 39372 instr[16]
.sym 39373 branch_instr_offset[7]
.sym 39375 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39376 $abc$36303$new_n2229_
.sym 39377 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 39380 i_wb_data[27]$SB_IO_IN
.sym 39381 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 39383 instr[15]
.sym 39384 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 39385 $abc$36303$new_n3976_
.sym 39386 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 39388 instr[17]
.sym 39391 $abc$36303$new_n3981_
.sym 39392 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39394 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 39396 reg_file[6][25]
.sym 39397 $abc$36303$new_n2230_
.sym 39398 $abc$36303$new_n3942_
.sym 39400 $abc$36303$new_n3942_
.sym 39401 $abc$36303$new_n3981_
.sym 39402 $abc$36303$new_n3976_
.sym 39403 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 39407 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39415 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39430 instr[16]
.sym 39431 $abc$36303$new_n2229_
.sym 39432 $abc$36303$new_n2230_
.sym 39436 instr[15]
.sym 39437 instr[17]
.sym 39438 reg_file[6][25]
.sym 39439 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 39442 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 39443 branch_instr_offset[7]
.sym 39444 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 39445 i_wb_data[27]$SB_IO_IN
.sym 39446 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 39447 i_clk$SB_IO_IN_$glb_clk
.sym 39449 reg_file[31][27]
.sym 39450 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39451 $abc$36303$new_n4045_
.sym 39452 $abc$36303$new_n2266_
.sym 39453 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 39454 reg_file[31][25]
.sym 39455 $abc$36303$new_n4042_
.sym 39456 $abc$36303$new_n4043_
.sym 39457 instr[15]
.sym 39460 instr[15]
.sym 39461 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39462 instr[22]
.sym 39463 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 39467 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 39468 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 39469 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 39470 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 39472 instr[22]
.sym 39475 instr[15]
.sym 39476 instr[22]
.sym 39477 $abc$36303$new_n3981_
.sym 39478 reg_file[1][27]
.sym 39479 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 39480 instr[15]
.sym 39482 instr[20]
.sym 39483 reg_file[9][27]
.sym 39484 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39490 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39491 instr[20]
.sym 39492 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 39495 $abc$36303$new_n2278_
.sym 39496 instr[22]
.sym 39498 instr[17]
.sym 39499 reg_file[29][27]
.sym 39501 instr[22]
.sym 39503 instr[17]
.sym 39505 instr[18]
.sym 39506 $abc$36303$new_n2277_
.sym 39507 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39509 reg_file[24][27]
.sym 39511 reg_file[25][27]
.sym 39513 instr[15]
.sym 39515 reg_file[24][27]
.sym 39517 reg_file[28][27]
.sym 39523 instr[17]
.sym 39524 reg_file[25][27]
.sym 39525 reg_file[29][27]
.sym 39526 instr[15]
.sym 39535 reg_file[29][27]
.sym 39536 instr[20]
.sym 39537 instr[22]
.sym 39538 reg_file[25][27]
.sym 39543 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39547 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39553 instr[17]
.sym 39554 reg_file[28][27]
.sym 39555 instr[15]
.sym 39556 reg_file[24][27]
.sym 39559 reg_file[28][27]
.sym 39560 instr[20]
.sym 39561 instr[22]
.sym 39562 reg_file[24][27]
.sym 39565 $abc$36303$new_n2278_
.sym 39566 $abc$36303$new_n2277_
.sym 39568 instr[18]
.sym 39569 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 39570 i_clk$SB_IO_IN_$glb_clk
.sym 39572 $abc$36303$new_n2286_
.sym 39573 $abc$36303$new_n4039_
.sym 39574 $abc$36303$new_n4037_
.sym 39575 reg_file[27][27]
.sym 39576 $abc$36303$new_n2265_
.sym 39577 $abc$36303$new_n2264_
.sym 39578 $abc$36303$new_n4048_
.sym 39579 $abc$36303$new_n4044_
.sym 39582 o_wb_addr[17]$SB_IO_OUT
.sym 39584 instr[16]
.sym 39586 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 39587 branch_instr_offset[7]
.sym 39588 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 39592 $abc$36303$new_n4062_
.sym 39593 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39596 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 39597 instr[17]
.sym 39598 instr[17]
.sym 39599 reg_file[5][27]
.sym 39601 instr[18]
.sym 39602 instr[18]
.sym 39603 instr[17]
.sym 39604 reg_file[21][27]
.sym 39605 reg_file[5][27]
.sym 39606 instr[17]
.sym 39607 instr[22]
.sym 39613 instr[22]
.sym 39614 instr[17]
.sym 39615 instr[24]
.sym 39616 $abc$36303$new_n4054_
.sym 39617 instr[18]
.sym 39620 $abc$36303$new_n2281_
.sym 39621 $abc$36303$new_n2282_
.sym 39622 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39623 $abc$36303$new_n4060_
.sym 39624 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 39625 instr[20]
.sym 39626 reg_file[17][27]
.sym 39627 $abc$36303$new_n4053_
.sym 39628 $abc$36303$new_n2276_
.sym 39629 instr[21]
.sym 39630 reg_file[21][27]
.sym 39632 $abc$36303$new_n2280_
.sym 39633 instr[15]
.sym 39634 $abc$36303$new_n2279_
.sym 39635 instr[19]
.sym 39643 $abc$36303$new_n4059_
.sym 39644 $abc$36303$new_n2285_
.sym 39648 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39653 instr[19]
.sym 39658 $abc$36303$new_n2276_
.sym 39659 $abc$36303$new_n2282_
.sym 39660 $abc$36303$new_n2285_
.sym 39661 $abc$36303$new_n2279_
.sym 39664 instr[17]
.sym 39665 reg_file[17][27]
.sym 39666 reg_file[21][27]
.sym 39667 instr[15]
.sym 39670 instr[24]
.sym 39671 $abc$36303$new_n4060_
.sym 39672 instr[21]
.sym 39673 $abc$36303$new_n4059_
.sym 39676 $abc$36303$new_n2280_
.sym 39677 instr[19]
.sym 39678 $abc$36303$new_n2281_
.sym 39679 instr[18]
.sym 39682 instr[22]
.sym 39683 instr[20]
.sym 39684 reg_file[17][27]
.sym 39685 reg_file[21][27]
.sym 39688 $abc$36303$new_n4053_
.sym 39689 instr[24]
.sym 39690 $abc$36303$new_n4054_
.sym 39691 instr[21]
.sym 39692 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 39693 i_clk$SB_IO_IN_$glb_clk
.sym 39695 $abc$36303$new_n4057_
.sym 39697 $abc$36303$new_n2268_
.sym 39698 reg_file[18][27]
.sym 39699 $abc$36303$new_n4055_
.sym 39700 $abc$36303$new_n2287_
.sym 39701 $abc$36303$new_n4038_
.sym 39702 $abc$36303$new_n2285_
.sym 39707 alu_i_branch_op[2]
.sym 39708 instr[19]
.sym 39709 instr[20]
.sym 39713 instr[20]
.sym 39715 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 39716 instr[22]
.sym 39717 instr[24]
.sym 39721 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15791
.sym 39722 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39723 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 39725 reg_file[13][27]
.sym 39729 reg_file[0][27]
.sym 39736 reg_file[4][27]
.sym 39740 instr[22]
.sym 39741 reg_file[16][27]
.sym 39744 reg_file[4][27]
.sym 39745 $abc$36303$new_n2283_
.sym 39747 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 39748 reg_file[1][27]
.sym 39751 instr[20]
.sym 39754 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39755 reg_file[0][27]
.sym 39756 reg_file[20][27]
.sym 39757 $abc$36303$new_n2284_
.sym 39758 instr[17]
.sym 39759 reg_file[5][27]
.sym 39762 instr[18]
.sym 39763 instr[15]
.sym 39764 reg_file[20][27]
.sym 39765 reg_file[5][27]
.sym 39766 instr[17]
.sym 39769 instr[15]
.sym 39770 instr[18]
.sym 39771 $abc$36303$new_n2283_
.sym 39772 $abc$36303$new_n2284_
.sym 39775 reg_file[1][27]
.sym 39776 reg_file[5][27]
.sym 39778 instr[17]
.sym 39781 instr[22]
.sym 39782 reg_file[20][27]
.sym 39783 instr[20]
.sym 39784 reg_file[16][27]
.sym 39787 reg_file[1][27]
.sym 39788 instr[22]
.sym 39789 reg_file[5][27]
.sym 39790 instr[20]
.sym 39793 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39799 instr[17]
.sym 39800 reg_file[4][27]
.sym 39801 reg_file[0][27]
.sym 39805 instr[20]
.sym 39806 reg_file[0][27]
.sym 39807 instr[22]
.sym 39808 reg_file[4][27]
.sym 39811 instr[17]
.sym 39812 reg_file[20][27]
.sym 39813 reg_file[16][27]
.sym 39814 instr[15]
.sym 39815 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 39816 i_clk$SB_IO_IN_$glb_clk
.sym 39820 reg_file[23][25]
.sym 39824 reg_file[23][27]
.sym 39842 reg_file[4][19]
.sym 39861 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 39872 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 39882 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39895 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39916 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 39938 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 39939 i_clk$SB_IO_IN_$glb_clk
.sym 39941 r_state[1]
.sym 39949 $2\o_wb_we[0:0]
.sym 39958 instr[21]
.sym 39961 instr[22]
.sym 39965 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39974 r_state[1]
.sym 39991 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 39993 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 40013 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 40036 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 40058 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 40061 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 40062 i_clk$SB_IO_IN_$glb_clk
.sym 40069 instr[19]
.sym 40072 $abc$36303$new_n4333_
.sym 40109 o_wb_addr[17]$SB_IO_OUT
.sym 40112 o_wb_data[0]$SB_IO_OUT
.sym 40124 o_wb_addr[17]$SB_IO_OUT
.sym 40126 o_wb_data[0]$SB_IO_OUT
.sym 40134 o_wb_addr[13]$SB_IO_OUT
.sym 40139 o_wb_data[16]$SB_IO_OUT
.sym 40142 o_wb_addr[6]$SB_IO_OUT
.sym 40159 o_wb_data[16]$SB_IO_OUT
.sym 40160 o_wb_addr[6]$SB_IO_OUT
.sym 40168 reg_file[9][5]
.sym 40179 $abc$36303$new_n3646_
.sym 40180 instr[5]
.sym 40182 o_wb_addr[4]$SB_IO_OUT
.sym 40185 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 40186 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 40187 $abc$36303$auto$maccmap.cc:112:fulladd$8971[6]
.sym 40188 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40189 o_wb_data[16]$SB_IO_OUT
.sym 40190 o_wb_addr[6]$SB_IO_OUT
.sym 40193 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40197 o_wb_addr[4]$SB_IO_OUT
.sym 40198 i_wb_data[10]$SB_IO_IN
.sym 40290 i_wb_data[31]$SB_IO_IN
.sym 40295 reg_file[11][5]
.sym 40302 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 40303 $abc$36303$is_alu_imm_instr_new_
.sym 40346 branch_instr_offset[2]
.sym 40347 instr[5]
.sym 40349 instr[20]
.sym 40353 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40356 branch_instr_offset[4]
.sym 40358 branch_instr_offset[3]
.sym 40451 $abc$36303$new_n3313_
.sym 40453 reg_file[25][13]
.sym 40454 $abc$36303$new_n2496_
.sym 40455 reg_file[25][5]
.sym 40456 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451
.sym 40461 branch_instr_offset[3]
.sym 40462 o_wb_data[16]$SB_IO_OUT
.sym 40475 branch_instr_offset[4]
.sym 40477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40478 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 40480 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40482 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 40483 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 40486 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 40493 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 40497 i_wb_data[10]$SB_IO_IN
.sym 40504 i_wb_data[7]$SB_IO_IN
.sym 40505 i_wb_data[5]$SB_IO_IN
.sym 40507 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 40519 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 40521 i_wb_data[8]$SB_IO_IN
.sym 40525 i_wb_data[8]$SB_IO_IN
.sym 40533 i_wb_data[7]$SB_IO_IN
.sym 40537 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 40538 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 40539 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 40540 i_wb_data[7]$SB_IO_IN
.sym 40545 i_wb_data[10]$SB_IO_IN
.sym 40563 i_wb_data[5]$SB_IO_IN
.sym 40571 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 40572 i_clk$SB_IO_IN_$glb_clk
.sym 40573 i_reset$SB_IO_IN_$glb_sr
.sym 40574 reg_file[1][5]
.sym 40575 $abc$36303$new_n3187_
.sym 40576 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 40577 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 40578 $abc$36303$auto$maccmap.cc:111:fulladd$8967[0]
.sym 40579 reg_file[1][13]
.sym 40580 $abc$36303$auto$maccmap.cc:245:synth$8974[0]
.sym 40581 $abc$36303$auto$maccmap.cc:111:fulladd$11643[1]_new_
.sym 40584 pc[12]
.sym 40585 o_wb_addr[6]$SB_IO_OUT
.sym 40586 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 40588 instr[16]
.sym 40589 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 40590 branch_instr_offset[11]
.sym 40591 instr[17]
.sym 40593 i_wb_data[5]$SB_IO_IN
.sym 40596 instr[17]
.sym 40598 reg_file[21][5]
.sym 40599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 40601 branch_instr_offset[3]
.sym 40602 pc[0]
.sym 40603 branch_instr_offset[6]
.sym 40604 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 40605 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 40606 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40607 instr[22]
.sym 40608 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 40616 $abc$36303$new_n4559_
.sym 40618 branch_instr_offset[3]
.sym 40621 instr[20]
.sym 40622 pc[0]
.sym 40624 branch_instr_offset[2]
.sym 40629 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 40630 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40633 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 40634 $abc$36303$auto$maccmap.cc:112:fulladd$8968[0]_new_inv_
.sym 40639 $abc$36303$auto$maccmap.cc:111:fulladd$8967[1]_new_
.sym 40642 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 40643 $abc$36303$new_n4561_
.sym 40646 branch_instr_offset[4]
.sym 40648 branch_instr_offset[4]
.sym 40649 $abc$36303$new_n4561_
.sym 40650 branch_instr_offset[2]
.sym 40651 branch_instr_offset[3]
.sym 40654 $abc$36303$new_n4559_
.sym 40655 branch_instr_offset[2]
.sym 40656 branch_instr_offset[3]
.sym 40657 branch_instr_offset[4]
.sym 40662 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 40666 pc[0]
.sym 40667 instr[20]
.sym 40668 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 40672 branch_instr_offset[4]
.sym 40673 $abc$36303$new_n4559_
.sym 40674 branch_instr_offset[2]
.sym 40675 branch_instr_offset[3]
.sym 40681 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40685 $abc$36303$auto$maccmap.cc:111:fulladd$8967[1]_new_
.sym 40687 $abc$36303$auto$maccmap.cc:112:fulladd$8968[0]_new_inv_
.sym 40690 branch_instr_offset[3]
.sym 40691 branch_instr_offset[4]
.sym 40692 $abc$36303$new_n4559_
.sym 40693 branch_instr_offset[2]
.sym 40694 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 40695 i_clk$SB_IO_IN_$glb_clk
.sym 40697 $abc$36303$auto$maccmap.cc:111:fulladd$8967[1]_new_
.sym 40698 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 40699 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 40700 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 40701 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 40702 reg_file[4][5]
.sym 40703 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 40704 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 40705 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 40706 reg_file[1][13]
.sym 40708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40709 $abc$36303$procmux$1253_Y[31]_new_
.sym 40710 pc[0]
.sym 40712 i_wb_data[6]$SB_IO_IN
.sym 40713 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 40716 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 40717 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 40718 pc[0]
.sym 40719 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 40720 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 40721 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 40724 instr[5]
.sym 40725 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 40726 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 40727 $abc$36303$new_n4452_
.sym 40729 $abc$36303$new_n4561_
.sym 40730 branch_instr_offset[3]
.sym 40731 $abc$36303$new_n2009_
.sym 40732 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 40739 pc[1]
.sym 40740 instr[22]
.sym 40742 pc[2]
.sym 40746 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 40747 $abc$36303$auto$maccmap.cc:245:synth$8963[0]
.sym 40748 $abc$36303$auto$maccmap.cc:245:synth$11647[0]
.sym 40752 branch_instr_offset[3]
.sym 40755 branch_instr_offset[2]
.sym 40757 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 40758 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 40760 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 40762 pc[0]
.sym 40763 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40764 instr[21]
.sym 40765 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 40767 branch_instr_offset[4]
.sym 40768 $abc$36303$procmux$1178_Y[31]_new_
.sym 40769 $abc$36303$new_n4559_
.sym 40771 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 40772 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 40774 $abc$36303$procmux$1178_Y[31]_new_
.sym 40779 pc[0]
.sym 40784 pc[0]
.sym 40790 pc[2]
.sym 40792 instr[22]
.sym 40796 pc[1]
.sym 40798 instr[21]
.sym 40804 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40807 branch_instr_offset[4]
.sym 40808 branch_instr_offset[2]
.sym 40809 $abc$36303$new_n4559_
.sym 40810 branch_instr_offset[3]
.sym 40813 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 40814 $abc$36303$auto$maccmap.cc:245:synth$8963[0]
.sym 40815 $abc$36303$auto$maccmap.cc:245:synth$11647[0]
.sym 40816 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 40817 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 40818 i_clk$SB_IO_IN_$glb_clk
.sym 40820 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 40821 branch_instr_offset[5]
.sym 40822 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 40823 branch_instr_offset[12]
.sym 40824 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 40825 alu_i_branch_op[0]
.sym 40826 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 40827 instr[4]
.sym 40830 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 40832 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 40833 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 40834 reg_file[0][5]
.sym 40835 instr[20]
.sym 40837 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 40839 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40841 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 40843 pc[1]
.sym 40844 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 40845 $abc$36303$new_n4479_
.sym 40846 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 40847 instr[20]
.sym 40848 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 40849 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40850 $abc$36303$auto$maccmap.cc:111:fulladd$8970[3]
.sym 40851 instr[4]
.sym 40852 $abc$36303$auto$maccmap.cc:112:fulladd$8971[5]
.sym 40853 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 40854 pc[6]
.sym 40855 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 40862 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 40865 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40872 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 40873 branch_instr_offset[6]
.sym 40876 pc[5]
.sym 40878 pc[3]
.sym 40879 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 40883 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 40885 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 40886 branch_instr_offset[5]
.sym 40887 instr[23]
.sym 40888 pc[6]
.sym 40889 i_reset$SB_IO_IN
.sym 40891 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 40896 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 40901 pc[6]
.sym 40902 branch_instr_offset[6]
.sym 40908 pc[6]
.sym 40912 i_reset$SB_IO_IN
.sym 40913 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 40914 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 40918 pc[6]
.sym 40919 branch_instr_offset[6]
.sym 40924 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 40925 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 40926 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 40930 pc[5]
.sym 40932 branch_instr_offset[5]
.sym 40936 instr[23]
.sym 40938 pc[3]
.sym 40940 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 40941 i_clk$SB_IO_IN_$glb_clk
.sym 40943 pc[7]
.sym 40944 $abc$36303$auto$maccmap.cc:111:fulladd$8970[3]
.sym 40945 $abc$36303$auto$maccmap.cc:112:fulladd$8971[5]
.sym 40946 pc[6]
.sym 40947 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 40948 $abc$36303$auto$maccmap.cc:111:fulladd$8970[5]
.sym 40949 pc[9]
.sym 40950 $abc$36303$auto$maccmap.cc:112:fulladd$8971[3]
.sym 40952 alu_i_branch_op[0]
.sym 40953 alu_i_branch_op[0]
.sym 40954 pc[10]
.sym 40955 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 40956 $abc$36303$new_n5150_
.sym 40957 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 40958 branch_instr_offset[12]
.sym 40959 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 40963 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 40966 branch_instr_offset[3]
.sym 40967 branch_instr_offset[4]
.sym 40968 $abc$36303$auto$maccmap.cc:245:synth$8974[8]
.sym 40969 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 40970 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 40971 $abc$36303$7\o_wb_we[0:0]_new_
.sym 40972 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 40973 alu_i_branch_op[0]
.sym 40974 $abc$36303$auto$maccmap.cc:245:synth$8974[10]
.sym 40975 i_reset$SB_IO_IN
.sym 40976 pc[7]
.sym 40977 $abc$36303$new_n4478_
.sym 40978 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 40986 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 40987 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 40989 alu_i_branch_op[0]
.sym 40990 $abc$36303$procmux$1178_Y[31]_new_
.sym 40991 branch_instr_offset[7]
.sym 40992 $abc$36303$procmux$1253_Y[31]_new_
.sym 40993 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 40995 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 40996 $abc$36303$auto$maccmap.cc:245:synth$8981[6]
.sym 40997 $abc$36303$auto$maccmap.cc:245:synth$8981[7]
.sym 40998 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 40999 $abc$36303$auto$maccmap.cc:245:synth$8981[9]
.sym 41008 pc[7]
.sym 41009 pc[12]
.sym 41010 $abc$36303$auto$maccmap.cc:245:synth$8974[9]
.sym 41014 $abc$36303$auto$maccmap.cc:245:synth$8974[7]
.sym 41015 $abc$36303$auto$maccmap.cc:245:synth$8974[6]
.sym 41018 branch_instr_offset[7]
.sym 41020 pc[7]
.sym 41023 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 41029 $abc$36303$procmux$1178_Y[31]_new_
.sym 41030 $abc$36303$procmux$1253_Y[31]_new_
.sym 41031 $abc$36303$auto$maccmap.cc:245:synth$8981[7]
.sym 41032 $abc$36303$auto$maccmap.cc:245:synth$8974[7]
.sym 41035 alu_i_branch_op[0]
.sym 41036 pc[12]
.sym 41041 $abc$36303$auto$maccmap.cc:245:synth$8981[9]
.sym 41042 $abc$36303$auto$maccmap.cc:245:synth$8974[9]
.sym 41043 $abc$36303$procmux$1178_Y[31]_new_
.sym 41044 $abc$36303$procmux$1253_Y[31]_new_
.sym 41047 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 41048 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 41050 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 41053 $abc$36303$auto$maccmap.cc:245:synth$8974[6]
.sym 41054 $abc$36303$auto$maccmap.cc:245:synth$8981[6]
.sym 41055 $abc$36303$procmux$1178_Y[31]_new_
.sym 41056 $abc$36303$procmux$1253_Y[31]_new_
.sym 41059 branch_instr_offset[7]
.sym 41061 pc[7]
.sym 41063 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 41064 i_clk$SB_IO_IN_$glb_clk
.sym 41066 reg_file[23][3]
.sym 41067 $abc$36303$auto$maccmap.cc:111:fulladd$8959[7]
.sym 41068 $abc$36303$new_n3328_
.sym 41069 $abc$36303$auto$maccmap.cc:111:fulladd$8959[8]
.sym 41070 $abc$36303$auto$maccmap.cc:112:fulladd$8971[4]
.sym 41071 $abc$36303$auto$maccmap.cc:111:fulladd$8970[4]
.sym 41072 $abc$36303$new_n5023_
.sym 41073 reg_file[23][5]
.sym 41076 $abc$36303$add$rtl/cpu.v:128$218_Y[13]
.sym 41077 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41080 instr[16]
.sym 41081 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 41083 instr[17]
.sym 41084 $abc$36303$new_n4487_
.sym 41086 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41088 instr[17]
.sym 41089 pc[5]
.sym 41090 pc[11]
.sym 41091 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 41092 pc[15]
.sym 41093 instr[22]
.sym 41094 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 41096 branch_instr_offset[2]
.sym 41097 pc[13]
.sym 41098 pc[2]
.sym 41099 pc[17]
.sym 41100 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 41101 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 41107 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 41108 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 41109 instr[20]
.sym 41112 pc[15]
.sym 41113 $abc$36303$procmux$1253_Y[31]_new_
.sym 41115 $abc$36303$auto$maccmap.cc:245:synth$8981[10]
.sym 41116 pc[11]
.sym 41120 $abc$36303$auto$maccmap.cc:245:synth$8981[15]
.sym 41121 $abc$36303$new_n4491_
.sym 41122 $abc$36303$new_n4484_
.sym 41123 $abc$36303$new_n4506_
.sym 41124 $abc$36303$new_n4485_
.sym 41125 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41126 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41127 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41128 $abc$36303$auto$maccmap.cc:245:synth$8974[8]
.sym 41129 $abc$36303$auto$maccmap.cc:245:synth$8981[8]
.sym 41130 $abc$36303$auto$maccmap.cc:245:synth$8974[15]
.sym 41131 instr[15]
.sym 41132 $abc$36303$new_n4505_
.sym 41134 $abc$36303$auto$maccmap.cc:245:synth$8974[10]
.sym 41135 $abc$36303$procmux$1178_Y[31]_new_
.sym 41136 $abc$36303$new_n4490_
.sym 41137 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[8]
.sym 41140 $abc$36303$procmux$1253_Y[31]_new_
.sym 41141 $abc$36303$auto$maccmap.cc:245:synth$8974[15]
.sym 41142 $abc$36303$auto$maccmap.cc:245:synth$8981[15]
.sym 41143 $abc$36303$procmux$1178_Y[31]_new_
.sym 41146 $abc$36303$auto$maccmap.cc:245:synth$8974[8]
.sym 41147 $abc$36303$procmux$1253_Y[31]_new_
.sym 41148 $abc$36303$procmux$1178_Y[31]_new_
.sym 41149 $abc$36303$auto$maccmap.cc:245:synth$8981[8]
.sym 41152 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 41153 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41154 $abc$36303$new_n4490_
.sym 41155 $abc$36303$new_n4491_
.sym 41158 pc[15]
.sym 41160 instr[15]
.sym 41164 $abc$36303$new_n4484_
.sym 41165 $abc$36303$new_n4485_
.sym 41166 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41167 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[8]
.sym 41170 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41171 $abc$36303$new_n4506_
.sym 41172 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 41173 $abc$36303$new_n4505_
.sym 41176 $abc$36303$procmux$1253_Y[31]_new_
.sym 41177 $abc$36303$procmux$1178_Y[31]_new_
.sym 41178 $abc$36303$auto$maccmap.cc:245:synth$8974[10]
.sym 41179 $abc$36303$auto$maccmap.cc:245:synth$8981[10]
.sym 41183 instr[20]
.sym 41185 pc[11]
.sym 41186 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41187 i_clk$SB_IO_IN_$glb_clk
.sym 41188 i_reset$SB_IO_IN_$glb_sr
.sym 41191 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 41192 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 41193 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 41194 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 41195 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[8]
.sym 41196 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 41199 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 41200 $abc$36303$new_n3646_
.sym 41202 $abc$36303$procmux$1618_Y[3]_new_
.sym 41203 pc[15]
.sym 41204 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 41205 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 41206 pc[13]
.sym 41208 branch_instr_offset[7]
.sym 41209 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 41210 $abc$36303$new_n3509_
.sym 41211 i_wb_data[5]$SB_IO_IN
.sym 41212 pc[3]
.sym 41213 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 41214 pc[10]
.sym 41215 pc[23]
.sym 41216 $abc$36303$auto$maccmap.cc:245:synth$8974[15]
.sym 41217 instr[5]
.sym 41218 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 41219 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41220 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 41222 instr[15]
.sym 41223 $abc$36303$new_n2009_
.sym 41224 $abc$36303$7\o_wb_addr[31:0][4]_new_
.sym 41231 $abc$36303$7\o_wb_addr[31:0][4]_new_
.sym 41233 pc[16]
.sym 41234 i_wb_stall$SB_IO_IN
.sym 41235 $abc$36303$new_n4556_
.sym 41236 branch_instr_offset[3]
.sym 41240 $abc$36303$7\o_wb_addr[31:0][0]_new_
.sym 41241 pc[0]
.sym 41243 pc[12]
.sym 41245 alu_i_branch_op[0]
.sym 41246 instr[5]
.sym 41248 $abc$36303$new_n4342_
.sym 41249 $abc$36303$new_n2009_
.sym 41250 branch_instr_offset[4]
.sym 41251 instr[16]
.sym 41252 $abc$36303$7\o_wb_addr[31:0][6]_new_
.sym 41253 instr[4]
.sym 41255 pc[4]
.sym 41256 branch_instr_offset[2]
.sym 41257 instr[17]
.sym 41258 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41259 pc[17]
.sym 41260 pc[6]
.sym 41263 pc[17]
.sym 41265 instr[17]
.sym 41269 $abc$36303$7\o_wb_addr[31:0][4]_new_
.sym 41270 $abc$36303$new_n4342_
.sym 41271 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41272 pc[4]
.sym 41275 i_wb_stall$SB_IO_IN
.sym 41276 instr[4]
.sym 41277 instr[5]
.sym 41278 $abc$36303$new_n2009_
.sym 41281 $abc$36303$new_n4556_
.sym 41282 branch_instr_offset[3]
.sym 41283 branch_instr_offset[2]
.sym 41284 branch_instr_offset[4]
.sym 41287 $abc$36303$new_n4342_
.sym 41288 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41289 pc[0]
.sym 41290 $abc$36303$7\o_wb_addr[31:0][0]_new_
.sym 41293 pc[16]
.sym 41295 instr[16]
.sym 41299 $abc$36303$7\o_wb_addr[31:0][6]_new_
.sym 41300 pc[6]
.sym 41301 $abc$36303$new_n4342_
.sym 41302 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41306 pc[12]
.sym 41308 alu_i_branch_op[0]
.sym 41310 i_clk$SB_IO_IN_$glb_clk
.sym 41311 i_reset$SB_IO_IN_$glb_sr
.sym 41312 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 41313 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 41314 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[12]
.sym 41315 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 41316 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 41317 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 41318 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 41319 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 41322 $abc$36303$new_n4305_
.sym 41323 $abc$36303$is_alu_imm_instr_new_
.sym 41324 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 41325 alu_i_a[0]
.sym 41326 $abc$36303$new_n4514_
.sym 41327 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 41328 $abc$36303$7\o_wb_addr[31:0][0]_new_
.sym 41332 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 41333 branch_instr_offset[11]
.sym 41334 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 41335 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 41337 instr[16]
.sym 41338 $abc$36303$7\o_wb_addr[31:0][6]_new_
.sym 41339 instr[4]
.sym 41340 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 41342 branch_instr_offset[12]
.sym 41343 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 41344 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 41345 $abc$36303$is_alu_imm_instr_new_
.sym 41346 pc[6]
.sym 41347 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41354 $abc$36303$auto$maccmap.cc:245:synth$8981[17]
.sym 41356 $abc$36303$procmux$1253_Y[31]_new_
.sym 41357 $abc$36303$procmux$1178_Y[31]_new_
.sym 41359 $abc$36303$new_n4494_
.sym 41360 $abc$36303$new_n4497_
.sym 41362 $abc$36303$auto$maccmap.cc:245:synth$8981[11]
.sym 41363 instr[4]
.sym 41364 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41365 $abc$36303$procmux$1178_Y[31]_new_
.sym 41367 $abc$36303$new_n4509_
.sym 41368 $abc$36303$auto$maccmap.cc:245:synth$8981[13]
.sym 41369 $abc$36303$new_n4508_
.sym 41371 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[12]
.sym 41372 $abc$36303$auto$maccmap.cc:245:synth$8974[13]
.sym 41373 $abc$36303$new_n4496_
.sym 41374 alu_i_branch_op[2]
.sym 41375 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 41376 $abc$36303$new_n4493_
.sym 41378 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 41379 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41380 $abc$36303$auto$maccmap.cc:245:synth$8974[11]
.sym 41382 pc[14]
.sym 41383 $abc$36303$new_n2009_
.sym 41384 $abc$36303$auto$maccmap.cc:245:synth$8974[17]
.sym 41386 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 41387 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41388 $abc$36303$new_n4494_
.sym 41389 $abc$36303$new_n4493_
.sym 41392 $abc$36303$new_n2009_
.sym 41394 instr[4]
.sym 41399 alu_i_branch_op[2]
.sym 41400 pc[14]
.sym 41404 $abc$36303$new_n4509_
.sym 41405 $abc$36303$new_n4508_
.sym 41406 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41407 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 41410 $abc$36303$auto$maccmap.cc:245:synth$8974[17]
.sym 41411 $abc$36303$auto$maccmap.cc:245:synth$8981[17]
.sym 41412 $abc$36303$procmux$1178_Y[31]_new_
.sym 41413 $abc$36303$procmux$1253_Y[31]_new_
.sym 41416 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41417 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[12]
.sym 41418 $abc$36303$new_n4497_
.sym 41419 $abc$36303$new_n4496_
.sym 41422 $abc$36303$auto$maccmap.cc:245:synth$8981[11]
.sym 41423 $abc$36303$procmux$1253_Y[31]_new_
.sym 41424 $abc$36303$auto$maccmap.cc:245:synth$8974[11]
.sym 41425 $abc$36303$procmux$1178_Y[31]_new_
.sym 41428 $abc$36303$procmux$1253_Y[31]_new_
.sym 41429 $abc$36303$procmux$1178_Y[31]_new_
.sym 41430 $abc$36303$auto$maccmap.cc:245:synth$8974[13]
.sym 41431 $abc$36303$auto$maccmap.cc:245:synth$8981[13]
.sym 41432 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41433 i_clk$SB_IO_IN_$glb_clk
.sym 41434 i_reset$SB_IO_IN_$glb_sr
.sym 41435 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 41436 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 41437 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 41438 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 41439 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 41440 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 41441 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 41442 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 41443 $abc$36303$new_n4512_
.sym 41444 $abc$36303$new_n2012_
.sym 41445 $abc$36303$new_n2012_
.sym 41447 pc[11]
.sym 41448 $abc$36303$auto$maccmap.cc:245:synth$8981[17]
.sym 41450 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 41451 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 41454 $abc$36303$new_n2039_
.sym 41455 $abc$36303$new_n4476_
.sym 41456 $abc$36303$procmux$1253_Y[31]_new_
.sym 41457 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 41458 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 41459 i_reset$SB_IO_IN
.sym 41460 alu_i_branch_op[2]
.sym 41461 $abc$36303$new_n4344_
.sym 41462 pc[16]
.sym 41463 pc[19]
.sym 41465 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 41466 $abc$36303$auto$maccmap.cc:245:synth$8974[10]
.sym 41467 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 41468 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41469 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 41470 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 41476 $abc$36303$new_n4320_
.sym 41477 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 41478 $abc$36303$new_n4256_
.sym 41479 $abc$36303$new_n4527_
.sym 41481 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 41482 $abc$36303$new_n4526_
.sym 41483 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 41484 $abc$36303$new_n4536_
.sym 41485 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 41486 $abc$36303$new_n4533_
.sym 41487 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 41489 instr[5]
.sym 41490 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 41491 $abc$36303$new_n4530_
.sym 41493 i_wb_stall$SB_IO_IN
.sym 41494 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41495 $abc$36303$new_n2009_
.sym 41496 i_wb_data[9]$SB_IO_IN
.sym 41497 $abc$36303$new_n4305_
.sym 41499 instr[4]
.sym 41500 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 41501 $abc$36303$new_n4532_
.sym 41502 $abc$36303$new_n4529_
.sym 41503 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41504 $abc$36303$new_n4535_
.sym 41505 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 41506 $abc$36303$new_n4312_
.sym 41509 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41510 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 41511 $abc$36303$new_n4532_
.sym 41512 $abc$36303$new_n4533_
.sym 41515 $abc$36303$new_n4529_
.sym 41516 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41517 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 41518 $abc$36303$new_n4530_
.sym 41522 $abc$36303$new_n2009_
.sym 41523 instr[5]
.sym 41524 instr[4]
.sym 41527 $abc$36303$new_n4312_
.sym 41528 $abc$36303$new_n4320_
.sym 41529 $abc$36303$new_n4305_
.sym 41530 $abc$36303$new_n4256_
.sym 41533 i_wb_data[9]$SB_IO_IN
.sym 41534 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 41535 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 41536 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 41539 i_wb_stall$SB_IO_IN
.sym 41540 instr[5]
.sym 41542 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 41545 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41546 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 41547 $abc$36303$new_n4526_
.sym 41548 $abc$36303$new_n4527_
.sym 41551 $abc$36303$new_n4536_
.sym 41552 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 41553 $abc$36303$new_n4535_
.sym 41554 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 41555 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41556 i_clk$SB_IO_IN_$glb_clk
.sym 41557 i_reset$SB_IO_IN_$glb_sr
.sym 41558 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 41559 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 41560 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 41561 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 41562 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 41563 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 41564 o_wb_data[11]$SB_IO_OUT
.sym 41565 o_wb_addr[5]$SB_IO_OUT
.sym 41566 $abc$36303$new_n3378_
.sym 41567 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 41568 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 41569 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 41570 $abc$36303$new_n4320_
.sym 41571 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 41572 o_wb_addr[3]$SB_IO_OUT
.sym 41573 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 41574 pc[23]
.sym 41575 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 41576 $abc$36303$is_alu_imm_instr_new_
.sym 41577 instr[15]
.sym 41578 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41580 $abc$36303$new_n3378_
.sym 41582 pc[21]
.sym 41583 $abc$36303$is_alu_imm_instr_new_
.sym 41584 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 41585 $abc$36303$add$rtl/cpu.v:137$222_Y[13]
.sym 41586 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 41588 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 41589 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 41590 pc[17]
.sym 41591 pc[20]
.sym 41592 $abc$36303$new_n4312_
.sym 41593 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13791[1]_new_
.sym 41600 $abc$36303$add$rtl/cpu.v:128$218_Y[1]
.sym 41604 $abc$36303$new_n4344_
.sym 41605 $abc$36303$add$rtl/cpu.v:128$218_Y[6]
.sym 41609 $abc$36303$add$rtl/cpu.v:128$218_Y[2]
.sym 41610 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 41611 $abc$36303$add$rtl/cpu.v:128$218_Y[4]
.sym 41612 $abc$36303$add$rtl/cpu.v:128$218_Y[5]
.sym 41613 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 41615 $abc$36303$add$rtl/cpu.v:128$218_Y[12]
.sym 41616 $abc$36303$add$rtl/cpu.v:137$222_Y[12]
.sym 41617 $abc$36303$add$rtl/cpu.v:137$222_Y[2]
.sym 41619 $abc$36303$add$rtl/cpu.v:137$222_Y[4]
.sym 41620 $abc$36303$add$rtl/cpu.v:137$222_Y[5]
.sym 41621 $abc$36303$add$rtl/cpu.v:128$218_Y[11]
.sym 41622 $abc$36303$add$rtl/cpu.v:137$222_Y[11]
.sym 41624 $abc$36303$add$rtl/cpu.v:137$222_Y[1]
.sym 41628 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41629 $abc$36303$add$rtl/cpu.v:137$222_Y[6]
.sym 41632 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41633 $abc$36303$new_n4344_
.sym 41634 $abc$36303$add$rtl/cpu.v:137$222_Y[2]
.sym 41635 $abc$36303$add$rtl/cpu.v:128$218_Y[2]
.sym 41638 $abc$36303$add$rtl/cpu.v:137$222_Y[6]
.sym 41639 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41640 $abc$36303$new_n4344_
.sym 41641 $abc$36303$add$rtl/cpu.v:128$218_Y[6]
.sym 41644 $abc$36303$add$rtl/cpu.v:128$218_Y[5]
.sym 41645 $abc$36303$new_n4344_
.sym 41646 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41647 $abc$36303$add$rtl/cpu.v:137$222_Y[5]
.sym 41650 $abc$36303$add$rtl/cpu.v:137$222_Y[12]
.sym 41651 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41652 $abc$36303$new_n4344_
.sym 41653 $abc$36303$add$rtl/cpu.v:128$218_Y[12]
.sym 41656 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41657 $abc$36303$add$rtl/cpu.v:137$222_Y[11]
.sym 41658 $abc$36303$add$rtl/cpu.v:128$218_Y[11]
.sym 41659 $abc$36303$new_n4344_
.sym 41662 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 41668 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41669 $abc$36303$add$rtl/cpu.v:128$218_Y[1]
.sym 41670 $abc$36303$add$rtl/cpu.v:137$222_Y[1]
.sym 41671 $abc$36303$new_n4344_
.sym 41674 $abc$36303$new_n4344_
.sym 41675 $abc$36303$add$rtl/cpu.v:137$222_Y[4]
.sym 41676 $abc$36303$add$rtl/cpu.v:128$218_Y[4]
.sym 41677 $abc$36303$7\o_wb_we[0:0]_new_
.sym 41678 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 41679 i_clk$SB_IO_IN_$glb_clk
.sym 41689 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 41692 $abc$36303$add$rtl/cpu.v:128$218_Y[10]
.sym 41694 $abc$36303$new_n3236_
.sym 41695 instr[21]
.sym 41696 $abc$36303$new_n4342_
.sym 41697 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 41700 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 41703 instr[24]
.sym 41705 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 41706 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 41707 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 41708 $abc$36303$7\o_wb_addr[31:0][12]_new_
.sym 41709 alu_i_a[15]
.sym 41710 $abc$36303$7\o_wb_addr[31:0][11]_new_
.sym 41711 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 41713 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 41714 pc[28]
.sym 41715 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 41716 $abc$36303$7\o_wb_addr[31:0][4]_new_
.sym 41724 instr[22]
.sym 41725 alu_i_a[6]
.sym 41726 instr[24]
.sym 41727 alu_i_a[1]
.sym 41728 alu_i_a[5]
.sym 41729 instr[23]
.sym 41730 alu_i_a[0]
.sym 41733 instr[20]
.sym 41734 alu_i_a[2]
.sym 41737 alu_i_a[3]
.sym 41738 instr[21]
.sym 41739 branch_instr_offset[5]
.sym 41743 alu_i_a[7]
.sym 41744 branch_instr_offset[6]
.sym 41751 branch_instr_offset[7]
.sym 41752 alu_i_a[4]
.sym 41754 $auto$alumacc.cc:474:replace_alu$1914.C[1]
.sym 41756 alu_i_a[0]
.sym 41757 instr[20]
.sym 41760 $auto$alumacc.cc:474:replace_alu$1914.C[2]
.sym 41762 instr[21]
.sym 41763 alu_i_a[1]
.sym 41764 $auto$alumacc.cc:474:replace_alu$1914.C[1]
.sym 41766 $auto$alumacc.cc:474:replace_alu$1914.C[3]
.sym 41768 alu_i_a[2]
.sym 41769 instr[22]
.sym 41770 $auto$alumacc.cc:474:replace_alu$1914.C[2]
.sym 41772 $auto$alumacc.cc:474:replace_alu$1914.C[4]
.sym 41774 alu_i_a[3]
.sym 41775 instr[23]
.sym 41776 $auto$alumacc.cc:474:replace_alu$1914.C[3]
.sym 41778 $auto$alumacc.cc:474:replace_alu$1914.C[5]
.sym 41780 alu_i_a[4]
.sym 41781 instr[24]
.sym 41782 $auto$alumacc.cc:474:replace_alu$1914.C[4]
.sym 41784 $auto$alumacc.cc:474:replace_alu$1914.C[6]
.sym 41786 alu_i_a[5]
.sym 41787 branch_instr_offset[5]
.sym 41788 $auto$alumacc.cc:474:replace_alu$1914.C[5]
.sym 41790 $auto$alumacc.cc:474:replace_alu$1914.C[7]
.sym 41792 alu_i_a[6]
.sym 41793 branch_instr_offset[6]
.sym 41794 $auto$alumacc.cc:474:replace_alu$1914.C[6]
.sym 41796 $auto$alumacc.cc:474:replace_alu$1914.C[8]
.sym 41798 branch_instr_offset[7]
.sym 41799 alu_i_a[7]
.sym 41800 $auto$alumacc.cc:474:replace_alu$1914.C[7]
.sym 41812 $abc$36303$is_alu_imm_instr_new_
.sym 41813 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 41814 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 41815 o_wb_addr[25]$SB_IO_OUT
.sym 41816 alu_i_b[3]
.sym 41817 alu_i_b[1]
.sym 41818 alu_i_b[2]
.sym 41821 alu_i_a[6]
.sym 41822 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 41823 alu_i_a[1]
.sym 41824 $abc$36303$add$rtl/cpu.v:128$218_Y[3]
.sym 41825 alu_i_a[3]
.sym 41827 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 41828 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 41829 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 41831 alu_i_a[16]
.sym 41832 alu_i_b[21]
.sym 41833 $abc$36303$is_alu_imm_instr_new_
.sym 41834 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 41835 alu_i_a[8]
.sym 41836 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 41837 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 41838 alu_i_a[13]
.sym 41839 branch_instr_offset[12]
.sym 41840 $auto$alumacc.cc:474:replace_alu$1914.C[8]
.sym 41845 alu_i_a[13]
.sym 41846 branch_instr_offset[10]
.sym 41849 branch_instr_offset[9]
.sym 41850 alu_i_a[12]
.sym 41851 alu_i_a[8]
.sym 41857 branch_instr_offset[8]
.sym 41858 alu_i_a[14]
.sym 41859 alu_i_a[9]
.sym 41860 alu_i_a[10]
.sym 41864 branch_instr_offset[12]
.sym 41869 alu_i_a[15]
.sym 41872 branch_instr_offset[12]
.sym 41875 alu_i_a[11]
.sym 41877 $auto$alumacc.cc:474:replace_alu$1914.C[9]
.sym 41879 branch_instr_offset[8]
.sym 41880 alu_i_a[8]
.sym 41881 $auto$alumacc.cc:474:replace_alu$1914.C[8]
.sym 41883 $auto$alumacc.cc:474:replace_alu$1914.C[10]
.sym 41885 branch_instr_offset[9]
.sym 41886 alu_i_a[9]
.sym 41887 $auto$alumacc.cc:474:replace_alu$1914.C[9]
.sym 41889 $auto$alumacc.cc:474:replace_alu$1914.C[11]
.sym 41891 branch_instr_offset[10]
.sym 41892 alu_i_a[10]
.sym 41893 $auto$alumacc.cc:474:replace_alu$1914.C[10]
.sym 41895 $auto$alumacc.cc:474:replace_alu$1914.C[12]
.sym 41897 branch_instr_offset[12]
.sym 41898 alu_i_a[11]
.sym 41899 $auto$alumacc.cc:474:replace_alu$1914.C[11]
.sym 41901 $auto$alumacc.cc:474:replace_alu$1914.C[13]
.sym 41903 alu_i_a[12]
.sym 41904 branch_instr_offset[12]
.sym 41905 $auto$alumacc.cc:474:replace_alu$1914.C[12]
.sym 41907 $auto$alumacc.cc:474:replace_alu$1914.C[14]
.sym 41909 alu_i_a[13]
.sym 41910 branch_instr_offset[12]
.sym 41911 $auto$alumacc.cc:474:replace_alu$1914.C[13]
.sym 41913 $auto$alumacc.cc:474:replace_alu$1914.C[15]
.sym 41915 branch_instr_offset[12]
.sym 41916 alu_i_a[14]
.sym 41917 $auto$alumacc.cc:474:replace_alu$1914.C[14]
.sym 41919 $auto$alumacc.cc:474:replace_alu$1914.C[16]
.sym 41921 branch_instr_offset[12]
.sym 41922 alu_i_a[15]
.sym 41923 $auto$alumacc.cc:474:replace_alu$1914.C[15]
.sym 41936 alu_i_b[13]
.sym 41937 $abc$36303$7\o_wb_addr[31:0][26]_new_
.sym 41938 o_wb_data[16]$SB_IO_OUT
.sym 41940 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 41941 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 41942 alu_i_b[10]
.sym 41944 pc[18]
.sym 41945 instr[15]
.sym 41947 instr[20]
.sym 41948 alu_i_b[15]
.sym 41950 instr[22]
.sym 41952 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 41953 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 41954 pc[19]
.sym 41955 pc[16]
.sym 41956 alu_i_branch_op[2]
.sym 41957 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 41958 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 41959 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 41960 alu_i_b[22]
.sym 41961 $abc$36303$new_n4344_
.sym 41962 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 41963 $auto$alumacc.cc:474:replace_alu$1914.C[16]
.sym 41975 alu_i_a[18]
.sym 41980 alu_i_a[23]
.sym 41985 alu_i_a[17]
.sym 41991 alu_i_a[16]
.sym 41992 alu_i_a[20]
.sym 41994 alu_i_a[19]
.sym 41996 alu_i_a[21]
.sym 41998 alu_i_a[22]
.sym 41999 branch_instr_offset[12]
.sym 42000 $auto$alumacc.cc:474:replace_alu$1914.C[17]
.sym 42002 alu_i_a[16]
.sym 42003 branch_instr_offset[12]
.sym 42004 $auto$alumacc.cc:474:replace_alu$1914.C[16]
.sym 42006 $auto$alumacc.cc:474:replace_alu$1914.C[18]
.sym 42008 branch_instr_offset[12]
.sym 42009 alu_i_a[17]
.sym 42010 $auto$alumacc.cc:474:replace_alu$1914.C[17]
.sym 42012 $auto$alumacc.cc:474:replace_alu$1914.C[19]
.sym 42014 alu_i_a[18]
.sym 42015 branch_instr_offset[12]
.sym 42016 $auto$alumacc.cc:474:replace_alu$1914.C[18]
.sym 42018 $auto$alumacc.cc:474:replace_alu$1914.C[20]
.sym 42020 branch_instr_offset[12]
.sym 42021 alu_i_a[19]
.sym 42022 $auto$alumacc.cc:474:replace_alu$1914.C[19]
.sym 42024 $auto$alumacc.cc:474:replace_alu$1914.C[21]
.sym 42026 alu_i_a[20]
.sym 42027 branch_instr_offset[12]
.sym 42028 $auto$alumacc.cc:474:replace_alu$1914.C[20]
.sym 42030 $auto$alumacc.cc:474:replace_alu$1914.C[22]
.sym 42032 branch_instr_offset[12]
.sym 42033 alu_i_a[21]
.sym 42034 $auto$alumacc.cc:474:replace_alu$1914.C[21]
.sym 42036 $auto$alumacc.cc:474:replace_alu$1914.C[23]
.sym 42038 alu_i_a[22]
.sym 42039 branch_instr_offset[12]
.sym 42040 $auto$alumacc.cc:474:replace_alu$1914.C[22]
.sym 42042 $auto$alumacc.cc:474:replace_alu$1914.C[24]
.sym 42044 branch_instr_offset[12]
.sym 42045 alu_i_a[23]
.sym 42046 $auto$alumacc.cc:474:replace_alu$1914.C[23]
.sym 42060 o_wb_addr[26]$SB_IO_OUT
.sym 42061 alu_i_a[25]
.sym 42062 instr[17]
.sym 42063 alu_i_a[4]
.sym 42065 alu_i_a[9]
.sym 42066 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[13]
.sym 42067 pc[17]
.sym 42068 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 42069 alu_i_a[7]
.sym 42070 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 42071 alu_i_a[18]
.sym 42072 instr[17]
.sym 42073 instr[16]
.sym 42074 $abc$36303$new_n4258_
.sym 42075 pc[17]
.sym 42076 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 42077 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 42078 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 42079 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 42080 alu_i_b[16]
.sym 42081 $abc$36303$add$rtl/cpu.v:128$218_Y[21]
.sym 42082 alu_i_a[21]
.sym 42083 $abc$36303$new_n4312_
.sym 42084 $abc$36303$add$rtl/cpu.v:128$218_Y[25]
.sym 42085 $abc$36303$add$rtl/cpu.v:137$222_Y[13]
.sym 42086 $auto$alumacc.cc:474:replace_alu$1914.C[24]
.sym 42098 alu_i_a[31]
.sym 42103 alu_i_a[27]
.sym 42108 alu_i_a[29]
.sym 42109 branch_instr_offset[12]
.sym 42114 alu_i_a[26]
.sym 42115 alu_i_a[30]
.sym 42117 alu_i_a[24]
.sym 42120 alu_i_a[28]
.sym 42121 branch_instr_offset[12]
.sym 42122 alu_i_a[25]
.sym 42123 $auto$alumacc.cc:474:replace_alu$1914.C[25]
.sym 42125 alu_i_a[24]
.sym 42126 branch_instr_offset[12]
.sym 42127 $auto$alumacc.cc:474:replace_alu$1914.C[24]
.sym 42129 $auto$alumacc.cc:474:replace_alu$1914.C[26]
.sym 42131 alu_i_a[25]
.sym 42132 branch_instr_offset[12]
.sym 42133 $auto$alumacc.cc:474:replace_alu$1914.C[25]
.sym 42135 $auto$alumacc.cc:474:replace_alu$1914.C[27]
.sym 42137 alu_i_a[26]
.sym 42138 branch_instr_offset[12]
.sym 42139 $auto$alumacc.cc:474:replace_alu$1914.C[26]
.sym 42141 $auto$alumacc.cc:474:replace_alu$1914.C[28]
.sym 42143 branch_instr_offset[12]
.sym 42144 alu_i_a[27]
.sym 42145 $auto$alumacc.cc:474:replace_alu$1914.C[27]
.sym 42147 $auto$alumacc.cc:474:replace_alu$1914.C[29]
.sym 42149 branch_instr_offset[12]
.sym 42150 alu_i_a[28]
.sym 42151 $auto$alumacc.cc:474:replace_alu$1914.C[28]
.sym 42153 $auto$alumacc.cc:474:replace_alu$1914.C[30]
.sym 42155 branch_instr_offset[12]
.sym 42156 alu_i_a[29]
.sym 42157 $auto$alumacc.cc:474:replace_alu$1914.C[29]
.sym 42159 $auto$alumacc.cc:474:replace_alu$1914.C[31]
.sym 42161 alu_i_a[30]
.sym 42162 branch_instr_offset[12]
.sym 42163 $auto$alumacc.cc:474:replace_alu$1914.C[30]
.sym 42166 alu_i_a[31]
.sym 42167 branch_instr_offset[12]
.sym 42169 $auto$alumacc.cc:474:replace_alu$1914.C[31]
.sym 42173 $abc$36303$auto$rtlil.cc:1832:Not$1938_new_
.sym 42174 alu_i_b[16]
.sym 42175 alu_i_a[21]
.sym 42176 o_wb_addr[31]$SB_IO_OUT
.sym 42177 alu_i_b[22]
.sym 42178 alu_i_b[23]
.sym 42179 alu_i_a[11]
.sym 42180 o_wb_addr[16]$SB_IO_OUT
.sym 42184 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 42186 instr[17]
.sym 42187 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[17]
.sym 42188 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[7]
.sym 42190 pc[13]
.sym 42191 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 42192 instr[20]
.sym 42193 alu_i_a[23]
.sym 42194 alu_i_a[31]
.sym 42195 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 42196 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 42197 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 42198 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 42200 $abc$36303$new_n4305_
.sym 42202 alu_i_b[28]
.sym 42203 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 42204 alu_i_b[27]
.sym 42205 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42206 alu_i_a[28]
.sym 42207 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 42208 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 42214 $abc$36303$add$rtl/cpu.v:128$218_Y[16]
.sym 42215 $abc$36303$add$rtl/cpu.v:137$222_Y[16]
.sym 42216 $abc$36303$add$rtl/cpu.v:128$218_Y[26]
.sym 42218 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42219 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42220 $abc$36303$add$rtl/cpu.v:128$218_Y[23]
.sym 42221 $abc$36303$add$rtl/cpu.v:128$218_Y[31]
.sym 42224 pc[23]
.sym 42225 pc[8]
.sym 42227 alu_i_branch_op[1]
.sym 42228 $abc$36303$add$rtl/cpu.v:128$218_Y[30]
.sym 42229 $abc$36303$add$rtl/cpu.v:137$222_Y[23]
.sym 42232 alu_i_branch_op[0]
.sym 42233 $abc$36303$new_n4344_
.sym 42234 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42236 $abc$36303$add$rtl/cpu.v:137$222_Y[30]
.sym 42237 alu_i_branch_op[2]
.sym 42238 $abc$36303$auto$rtlil.cc:1832:Not$1938_new_
.sym 42239 $abc$36303$7\o_wb_addr[31:0][8]_new_
.sym 42240 $abc$36303$add$rtl/cpu.v:137$222_Y[26]
.sym 42242 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42243 $abc$36303$7\o_wb_addr[31:0][23]_new_
.sym 42244 $abc$36303$new_n4342_
.sym 42245 $abc$36303$add$rtl/cpu.v:137$222_Y[31]
.sym 42247 $abc$36303$7\o_wb_addr[31:0][8]_new_
.sym 42248 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42249 pc[8]
.sym 42250 $abc$36303$new_n4342_
.sym 42253 $abc$36303$add$rtl/cpu.v:137$222_Y[26]
.sym 42254 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42255 $abc$36303$new_n4344_
.sym 42256 $abc$36303$add$rtl/cpu.v:128$218_Y[26]
.sym 42259 alu_i_branch_op[1]
.sym 42260 $abc$36303$auto$rtlil.cc:1832:Not$1938_new_
.sym 42261 alu_i_branch_op[0]
.sym 42262 alu_i_branch_op[2]
.sym 42265 pc[23]
.sym 42266 $abc$36303$7\o_wb_addr[31:0][23]_new_
.sym 42267 $abc$36303$new_n4342_
.sym 42268 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42271 $abc$36303$add$rtl/cpu.v:137$222_Y[31]
.sym 42272 $abc$36303$add$rtl/cpu.v:128$218_Y[31]
.sym 42273 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42274 $abc$36303$new_n4344_
.sym 42277 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42278 $abc$36303$add$rtl/cpu.v:128$218_Y[23]
.sym 42279 $abc$36303$new_n4344_
.sym 42280 $abc$36303$add$rtl/cpu.v:137$222_Y[23]
.sym 42283 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42284 $abc$36303$add$rtl/cpu.v:137$222_Y[16]
.sym 42285 $abc$36303$add$rtl/cpu.v:128$218_Y[16]
.sym 42286 $abc$36303$new_n4344_
.sym 42289 $abc$36303$new_n4344_
.sym 42290 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42291 $abc$36303$add$rtl/cpu.v:128$218_Y[30]
.sym 42292 $abc$36303$add$rtl/cpu.v:137$222_Y[30]
.sym 42294 i_clk$SB_IO_IN_$glb_clk
.sym 42295 i_reset$SB_IO_IN_$glb_sr
.sym 42296 $abc$36303$new_n4313_
.sym 42297 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 42298 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 42299 alu_i_a[17]
.sym 42300 $abc$36303$new_n4312_
.sym 42301 alu_i_b[25]
.sym 42302 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 42303 alu_i_a[16]
.sym 42305 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42306 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42307 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 42308 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 42310 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42311 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 42312 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 42313 alu_i_b[30]
.sym 42314 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42315 pc[18]
.sym 42316 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 42317 pc[31]
.sym 42319 alu_i_a[21]
.sym 42320 alu_i_b[29]
.sym 42321 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 42322 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 42323 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 42324 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 42325 $abc$36303$is_alu_imm_instr_new_
.sym 42327 alu_i_a[16]
.sym 42328 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 42329 $abc$36303$new_n4342_
.sym 42330 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 42331 $abc$36303$new_n2012_
.sym 42337 $abc$36303$7\o_wb_addr[31:0][21]_new_
.sym 42339 $abc$36303$new_n4344_
.sym 42342 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 42345 $abc$36303$add$rtl/cpu.v:137$222_Y[22]
.sym 42346 $abc$36303$add$rtl/cpu.v:128$218_Y[22]
.sym 42347 pc[21]
.sym 42348 $abc$36303$add$rtl/cpu.v:137$222_Y[25]
.sym 42350 $abc$36303$add$rtl/cpu.v:137$222_Y[10]
.sym 42351 $abc$36303$add$rtl/cpu.v:128$218_Y[21]
.sym 42353 pc[10]
.sym 42355 $abc$36303$add$rtl/cpu.v:137$222_Y[13]
.sym 42356 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42358 $abc$36303$7\o_wb_addr[31:0][10]_new_
.sym 42359 $abc$36303$add$rtl/cpu.v:137$222_Y[21]
.sym 42361 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42363 $abc$36303$add$rtl/cpu.v:128$218_Y[13]
.sym 42364 $abc$36303$new_n4342_
.sym 42365 $abc$36303$add$rtl/cpu.v:128$218_Y[10]
.sym 42367 $abc$36303$add$rtl/cpu.v:128$218_Y[25]
.sym 42370 $abc$36303$new_n4344_
.sym 42371 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42372 $abc$36303$add$rtl/cpu.v:137$222_Y[21]
.sym 42373 $abc$36303$add$rtl/cpu.v:128$218_Y[21]
.sym 42376 $abc$36303$add$rtl/cpu.v:137$222_Y[22]
.sym 42377 $abc$36303$new_n4344_
.sym 42378 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42379 $abc$36303$add$rtl/cpu.v:128$218_Y[22]
.sym 42382 $abc$36303$add$rtl/cpu.v:137$222_Y[13]
.sym 42383 $abc$36303$add$rtl/cpu.v:128$218_Y[13]
.sym 42384 $abc$36303$new_n4344_
.sym 42385 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42388 $abc$36303$7\o_wb_addr[31:0][10]_new_
.sym 42389 pc[10]
.sym 42390 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42391 $abc$36303$new_n4342_
.sym 42394 $abc$36303$new_n4344_
.sym 42395 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42396 $abc$36303$add$rtl/cpu.v:137$222_Y[25]
.sym 42397 $abc$36303$add$rtl/cpu.v:128$218_Y[25]
.sym 42400 $abc$36303$7\o_wb_we[0:0]_new_
.sym 42401 $abc$36303$new_n4344_
.sym 42402 $abc$36303$add$rtl/cpu.v:128$218_Y[10]
.sym 42403 $abc$36303$add$rtl/cpu.v:137$222_Y[10]
.sym 42406 $abc$36303$new_n4342_
.sym 42407 pc[21]
.sym 42408 $abc$36303$7\o_wb_addr[31:0][21]_new_
.sym 42409 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42412 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 42417 i_clk$SB_IO_IN_$glb_clk
.sym 42418 i_reset$SB_IO_IN_$glb_sr
.sym 42419 alu_i_a[24]
.sym 42420 $abc$36303$new_n3651_
.sym 42421 alu_i_b[31]
.sym 42422 alu_i_b[27]
.sym 42423 alu_i_a[28]
.sym 42424 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13769[0]_new_inv_
.sym 42425 alu_i_b[29]
.sym 42426 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 42429 $abc$36303$new_n2012_
.sym 42430 $abc$36303$new_n4025_
.sym 42431 instr[15]
.sym 42432 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 42433 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 42434 alu_i_a[17]
.sym 42435 alu_i_a[19]
.sym 42436 alu_i_a[16]
.sym 42437 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 42438 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 42439 instr[20]
.sym 42440 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 42441 $abc$36303$new_n2012_
.sym 42442 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 42443 $abc$36303$new_n4301_
.sym 42444 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 42445 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 42446 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42447 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 42448 alu_i_b[29]
.sym 42449 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 42450 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 42451 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 42452 alu_i_branch_op[2]
.sym 42453 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 42454 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 42461 $abc$36303$7\o_wb_addr[31:0][22]_new_
.sym 42466 $abc$36303$new_n4342_
.sym 42472 $abc$36303$7\o_wb_addr[31:0][25]_new_
.sym 42473 $abc$36303$new_n2026_
.sym 42475 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 42476 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 42478 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 42479 $abc$36303$new_n2013_
.sym 42480 $abc$36303$is_alu_imm_instr_new_
.sym 42484 instr[23]
.sym 42485 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 42486 pc[25]
.sym 42487 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 42489 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42490 pc[22]
.sym 42493 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 42500 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 42505 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 42511 $abc$36303$new_n2013_
.sym 42512 $abc$36303$is_alu_imm_instr_new_
.sym 42513 instr[23]
.sym 42514 $abc$36303$new_n2026_
.sym 42517 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 42526 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 42529 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42530 $abc$36303$7\o_wb_addr[31:0][25]_new_
.sym 42531 $abc$36303$new_n4342_
.sym 42532 pc[25]
.sym 42535 pc[22]
.sym 42536 $abc$36303$new_n4342_
.sym 42537 $abc$36303$7\o_wb_addr[31:0][22]_new_
.sym 42538 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42540 i_clk$SB_IO_IN_$glb_clk
.sym 42541 i_reset$SB_IO_IN_$glb_sr
.sym 42542 $abc$36303$techmap\u_alu.$logic_not$rtl/alu.v:36$138_Y_new_inv_
.sym 42543 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[15]_new_
.sym 42544 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 42545 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[0]_new_
.sym 42546 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][3]_new_inv_
.sym 42547 $abc$36303$new_n4262_
.sym 42548 $abc$36303$new_n4301_
.sym 42549 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 42554 alu_i_a[30]
.sym 42556 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 42557 instr[22]
.sym 42558 alu_i_a[27]
.sym 42559 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 42560 alu_i_a[29]
.sym 42562 $abc$36303$new_n2012_
.sym 42563 instr[22]
.sym 42564 alu_i_a[22]
.sym 42566 branch_instr_offset[12]
.sym 42567 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 42569 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 42570 $abc$36303$new_n4258_
.sym 42571 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 42572 $abc$36303$new_n3853_
.sym 42573 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 42574 branch_instr_offset[12]
.sym 42575 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 42576 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 42577 o_wb_addr[22]$SB_IO_OUT
.sym 42583 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42584 $abc$36303$new_n3651_
.sym 42585 $abc$36303$new_n2039_
.sym 42586 $abc$36303$new_n2012_
.sym 42587 $abc$36303$7\o_wb_addr[31:0][13]_new_
.sym 42588 $abc$36303$new_n4342_
.sym 42589 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 42590 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 42591 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42592 $abc$36303$new_n3650_
.sym 42594 pc[13]
.sym 42596 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 42598 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 42599 i_wb_data[17]$SB_IO_IN
.sym 42600 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42601 pc[26]
.sym 42602 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 42603 $abc$36303$7\o_wb_addr[31:0][30]_new_
.sym 42604 $abc$36303$7\o_wb_addr[31:0][26]_new_
.sym 42607 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 42608 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13773[1]_new_
.sym 42609 $2\o_wb_we[0:0]
.sym 42611 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42612 pc[30]
.sym 42616 $abc$36303$new_n3650_
.sym 42617 $abc$36303$new_n3651_
.sym 42618 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13773[1]_new_
.sym 42622 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42623 pc[13]
.sym 42624 $abc$36303$new_n4342_
.sym 42625 $abc$36303$7\o_wb_addr[31:0][13]_new_
.sym 42628 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 42629 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 42630 $abc$36303$new_n2039_
.sym 42631 $abc$36303$new_n2012_
.sym 42634 $abc$36303$new_n2012_
.sym 42635 $abc$36303$new_n2039_
.sym 42636 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 42637 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 42640 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 42641 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42642 i_wb_data[17]$SB_IO_IN
.sym 42643 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42646 $abc$36303$new_n4342_
.sym 42647 pc[30]
.sym 42648 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42649 $abc$36303$7\o_wb_addr[31:0][30]_new_
.sym 42653 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 42655 $2\o_wb_we[0:0]
.sym 42658 $abc$36303$7\o_wb_addr[31:0][26]_new_
.sym 42659 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 42660 $abc$36303$new_n4342_
.sym 42661 pc[26]
.sym 42663 i_clk$SB_IO_IN_$glb_clk
.sym 42664 i_reset$SB_IO_IN_$glb_sr
.sym 42665 $abc$36303$new_n4258_
.sym 42666 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 42667 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][5]_new_inv_
.sym 42668 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 42669 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 42670 $abc$36303$new_n4305_
.sym 42671 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[16]_new_
.sym 42672 $abc$36303$new_n4302_
.sym 42674 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 42675 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 42677 instr[17]
.sym 42678 $abc$36303$new_n4756_
.sym 42679 alu_i_b[26]
.sym 42680 instr[20]
.sym 42681 $abc$36303$new_n2039_
.sym 42684 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 42688 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 42689 reg_file[22][27]
.sym 42690 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42691 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 42692 $abc$36303$new_n4305_
.sym 42693 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 42694 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 42695 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 42696 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 42697 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 42698 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 42699 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 42700 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 42707 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 42709 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][7]_new_inv_
.sym 42710 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][3]_new_inv_
.sym 42713 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][11]_new_inv_
.sym 42715 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][7]_new_inv_
.sym 42716 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][9]_new_inv_
.sym 42721 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 42722 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 42724 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 42726 branch_instr_offset[12]
.sym 42728 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 42730 $abc$36303$is_alu_imm_instr_new_
.sym 42732 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 42734 branch_instr_offset[12]
.sym 42735 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 42737 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 42739 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][7]_new_inv_
.sym 42740 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42742 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][11]_new_inv_
.sym 42745 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][7]_new_inv_
.sym 42746 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 42748 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 42752 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][7]_new_inv_
.sym 42753 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 42754 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][9]_new_inv_
.sym 42757 branch_instr_offset[12]
.sym 42759 $abc$36303$is_alu_imm_instr_new_
.sym 42760 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 42763 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 42772 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 42775 branch_instr_offset[12]
.sym 42776 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 42777 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 42778 $abc$36303$is_alu_imm_instr_new_
.sym 42781 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42782 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][3]_new_inv_
.sym 42784 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][7]_new_inv_
.sym 42785 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 42786 i_clk$SB_IO_IN_$glb_clk
.sym 42788 $abc$36303$new_n3942_
.sym 42789 o_wb_data[31]$SB_IO_OUT
.sym 42790 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13791[1]_new_
.sym 42791 $abc$36303$new_n4069_
.sym 42792 $abc$36303$new_n3775_
.sym 42793 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 42794 o_wb_data[25]$SB_IO_OUT
.sym 42795 $abc$36303$new_n3943_
.sym 42796 $abc$36303$is_alu_imm_instr_new_
.sym 42797 $abc$36303$new_n4305_
.sym 42799 $abc$36303$is_alu_imm_instr_new_
.sym 42800 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 42801 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42806 $abc$36303$new_n4295_
.sym 42807 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 42810 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 42811 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 42812 alu_i_branch_op[0]
.sym 42813 $abc$36303$is_alu_imm_instr_new_
.sym 42814 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 42815 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 42816 $abc$36303$new_n3130_
.sym 42817 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 42818 branch_instr_offset[12]
.sym 42819 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 42820 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42821 $abc$36303$new_n4261_
.sym 42822 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42823 $abc$36303$new_n2012_
.sym 42830 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 42831 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][13]_new_inv_
.sym 42832 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 42833 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42836 $abc$36303$new_n3558_
.sym 42837 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42838 branch_instr_offset[12]
.sym 42839 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][9]_new_inv_
.sym 42840 i_wb_data[16]$SB_IO_IN
.sym 42841 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 42842 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 42843 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13706[0]_new_inv_
.sym 42844 $abc$36303$new_n3853_
.sym 42845 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 42846 $abc$36303$new_n3823_
.sym 42847 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 42848 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42850 $abc$36303$is_alu_imm_instr_new_
.sym 42851 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 42853 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 42854 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 42855 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 42856 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][22]_new_
.sym 42859 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 42860 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 42862 i_wb_data[16]$SB_IO_IN
.sym 42863 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42864 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42865 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 42868 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13706[0]_new_inv_
.sym 42870 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 42871 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 42875 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42876 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][13]_new_inv_
.sym 42877 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][9]_new_inv_
.sym 42881 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 42883 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 42886 $abc$36303$new_n3853_
.sym 42887 $abc$36303$new_n3823_
.sym 42888 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][22]_new_
.sym 42889 $abc$36303$new_n3558_
.sym 42892 $abc$36303$is_alu_imm_instr_new_
.sym 42893 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 42894 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 42895 branch_instr_offset[12]
.sym 42898 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 42899 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 42900 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 42901 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 42904 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 42908 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 42909 i_clk$SB_IO_IN_$glb_clk
.sym 42911 $abc$36303$new_n5116_
.sym 42912 $abc$36303$new_n4231_
.sym 42913 $abc$36303$new_n3727_
.sym 42914 $abc$36303$new_n4026_
.sym 42915 $abc$36303$new_n3726_
.sym 42916 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 42917 $abc$36303$new_n4033_
.sym 42918 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 42923 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 42924 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42925 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 42927 $2\o_wb_we[0:0]
.sym 42928 i_wb_data[16]$SB_IO_IN
.sym 42929 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 42930 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 42931 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 42933 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42935 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 42936 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 42937 reg_file[26][27]
.sym 42939 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 42940 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 42941 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 42942 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 42943 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 42944 alu_i_branch_op[2]
.sym 42945 $abc$36303$new_n2039_
.sym 42946 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 42953 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][17]_new_inv_
.sym 42954 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][21]_new_inv_
.sym 42955 alu_i_branch_op[2]
.sym 42958 alu_i_branch_op[1]
.sym 42959 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 42961 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 42962 branch_instr_offset[5]
.sym 42964 instr[17]
.sym 42967 i_wb_data[25]$SB_IO_IN
.sym 42970 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][13]_new_inv_
.sym 42972 alu_i_branch_op[0]
.sym 42973 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 42974 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 42976 $abc$36303$new_n3130_
.sym 42977 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 42978 $abc$36303$new_n3982_
.sym 42979 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 42980 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42981 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 42985 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 42991 $abc$36303$new_n3130_
.sym 42992 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 42993 instr[17]
.sym 42997 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 42998 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 42999 i_wb_data[25]$SB_IO_IN
.sym 43000 branch_instr_offset[5]
.sym 43003 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 43005 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][17]_new_inv_
.sym 43006 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][21]_new_inv_
.sym 43010 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][17]_new_inv_
.sym 43011 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][13]_new_inv_
.sym 43012 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 43016 alu_i_branch_op[1]
.sym 43017 alu_i_branch_op[2]
.sym 43018 alu_i_branch_op[0]
.sym 43022 $abc$36303$new_n3982_
.sym 43023 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 43024 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 43030 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43031 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 43032 i_clk$SB_IO_IN_$glb_clk
.sym 43034 $abc$36303$new_n4032_
.sym 43035 $abc$36303$new_n5169_
.sym 43036 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 43037 $abc$36303$new_n3940_
.sym 43038 $abc$36303$new_n4261_
.sym 43039 $abc$36303$new_n3939_
.sym 43040 $abc$36303$new_n5167_
.sym 43041 reg_file[26][27]
.sym 43042 i_wb_data[28]$SB_IO_IN
.sym 43043 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 43044 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 43045 reg_file[8][27]
.sym 43046 reg_file[28][25]
.sym 43047 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43048 alu_i_branch_op[1]
.sym 43050 branch_instr_offset[5]
.sym 43052 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 43053 instr[22]
.sym 43057 instr[17]
.sym 43058 $abc$36303$new_n5197_
.sym 43059 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 43060 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43061 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 43062 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 43063 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 43064 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 43066 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 43067 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 43068 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 43069 o_wb_addr[22]$SB_IO_OUT
.sym 43075 $abc$36303$new_n2039_
.sym 43077 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[27]_new_
.sym 43078 $abc$36303$new_n4026_
.sym 43079 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 43080 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 43081 branch_instr_offset[10]
.sym 43083 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43084 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 43085 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 43086 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][21]_new_inv_
.sym 43087 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 43088 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43089 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][27]_new_inv_
.sym 43090 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][19]_new_inv_
.sym 43093 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 43094 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 43095 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43096 $abc$36303$new_n2012_
.sym 43098 $abc$36303$new_n3018_
.sym 43099 $abc$36303$new_n4032_
.sym 43100 $abc$36303$new_n3018_
.sym 43101 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43102 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 43103 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][19]_new_inv_
.sym 43104 $abc$36303$new_n4027_
.sym 43105 $abc$36303$new_n2039_
.sym 43106 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 43108 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43114 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 43115 branch_instr_offset[10]
.sym 43116 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 43117 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 43121 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][19]_new_inv_
.sym 43122 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][21]_new_inv_
.sym 43123 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43126 $abc$36303$new_n2012_
.sym 43127 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 43128 $abc$36303$new_n2039_
.sym 43129 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 43132 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 43133 $abc$36303$new_n2012_
.sym 43134 $abc$36303$new_n2039_
.sym 43135 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 43138 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][27]_new_inv_
.sym 43139 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][19]_new_inv_
.sym 43140 $abc$36303$new_n3018_
.sym 43141 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43144 $abc$36303$new_n4027_
.sym 43145 $abc$36303$new_n4026_
.sym 43146 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[27]_new_
.sym 43147 $abc$36303$new_n4032_
.sym 43150 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43151 $abc$36303$new_n3018_
.sym 43152 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 43153 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][19]_new_inv_
.sym 43154 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 43155 i_clk$SB_IO_IN_$glb_clk
.sym 43157 $abc$36303$new_n4070_
.sym 43158 $abc$36303$new_n4073_
.sym 43159 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 43160 $abc$36303$new_n5240_
.sym 43161 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13625[0]_new_inv_
.sym 43162 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][29]_new_inv_
.sym 43163 $abc$36303$new_n5197_
.sym 43164 reg_file[10][19]
.sym 43169 instr[20]
.sym 43170 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 43171 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[27]_new_
.sym 43172 instr[20]
.sym 43173 $abc$36303$new_n2039_
.sym 43174 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 43178 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 43179 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 43180 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 43181 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 43183 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 43184 i_wb_data[24]$SB_IO_IN
.sym 43185 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 43186 reg_file[22][27]
.sym 43187 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 43188 reg_file[25][19]
.sym 43189 reg_file[22][27]
.sym 43191 reg_file[9][27]
.sym 43192 reg_file[25][25]
.sym 43198 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43200 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43201 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][21]_new_inv_
.sym 43202 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 43203 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43205 $abc$36303$new_n4030_
.sym 43206 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][25]_new_inv_
.sym 43207 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 43208 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][21]_new_inv_
.sym 43209 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 43210 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 43211 $abc$36303$new_n4029_
.sym 43213 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 43214 $abc$36303$is_alu_imm_instr_new_
.sym 43215 $abc$36303$new_n2039_
.sym 43216 $abc$36303$new_n2012_
.sym 43217 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][23]_new_inv_
.sym 43219 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][23]_new_inv_
.sym 43220 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43221 $abc$36303$new_n3977_
.sym 43223 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 43224 branch_instr_offset[12]
.sym 43225 $abc$36303$new_n3018_
.sym 43228 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 43233 $abc$36303$new_n4029_
.sym 43234 $abc$36303$new_n4030_
.sym 43237 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43238 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 43239 $abc$36303$new_n3977_
.sym 43240 $abc$36303$new_n3018_
.sym 43245 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43249 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][21]_new_inv_
.sym 43250 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43251 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][23]_new_inv_
.sym 43255 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 43256 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 43257 $abc$36303$is_alu_imm_instr_new_
.sym 43258 branch_instr_offset[12]
.sym 43261 $abc$36303$new_n2039_
.sym 43262 $abc$36303$new_n2012_
.sym 43263 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 43264 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 43267 $abc$36303$new_n4029_
.sym 43268 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][23]_new_inv_
.sym 43269 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 43270 $abc$36303$new_n4030_
.sym 43273 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][21]_new_inv_
.sym 43274 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43275 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][25]_new_inv_
.sym 43276 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 43277 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 43278 i_clk$SB_IO_IN_$glb_clk
.sym 43280 $abc$36303$new_n4072_
.sym 43281 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 43282 reg_file[9][19]
.sym 43283 reg_file[9][27]
.sym 43284 $abc$36303$new_n3553_
.sym 43285 $abc$36303$new_n3945_
.sym 43286 $abc$36303$new_n4259_
.sym 43287 $abc$36303$new_n3946_
.sym 43291 o_wb_addr[25]$SB_IO_OUT
.sym 43292 reg_file[6][17]
.sym 43293 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 43294 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43295 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 43296 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 43297 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 43298 $abc$36303$is_alu_imm_instr_new_
.sym 43300 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 43301 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 43302 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 43303 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 43305 $abc$36303$is_alu_imm_instr_new_
.sym 43306 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43307 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 43308 reg_file[25][27]
.sym 43309 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 43310 branch_instr_offset[12]
.sym 43311 instr[20]
.sym 43315 alu_i_branch_op[2]
.sym 43321 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 43323 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 43324 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43325 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43326 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][23]_new_inv_
.sym 43330 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 43335 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 43337 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43339 $abc$36303$new_n3980_
.sym 43340 $abc$36303$new_n2039_
.sym 43341 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 43344 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 43345 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 43346 $abc$36303$new_n2012_
.sym 43347 $abc$36303$new_n3980_
.sym 43349 $abc$36303$new_n3979_
.sym 43354 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43355 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][23]_new_inv_
.sym 43356 $abc$36303$new_n3980_
.sym 43357 $abc$36303$new_n3979_
.sym 43361 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 43366 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 43368 $abc$36303$new_n2012_
.sym 43369 $abc$36303$new_n2039_
.sym 43375 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43379 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 43380 $abc$36303$new_n2012_
.sym 43381 $abc$36303$new_n2039_
.sym 43384 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 43385 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43386 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 43387 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 43393 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43396 $abc$36303$new_n3980_
.sym 43398 $abc$36303$new_n3979_
.sym 43399 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43400 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 43401 i_clk$SB_IO_IN_$glb_clk
.sym 43403 reg_file[21][24]
.sym 43404 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43405 reg_file[21][27]
.sym 43406 reg_file[21][19]
.sym 43407 $abc$36303$new_n3701_
.sym 43408 $abc$36303$new_n2888_
.sym 43409 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 43410 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[25]_new_
.sym 43416 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 43417 instr[20]
.sym 43418 reg_file[9][27]
.sym 43420 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43421 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 43423 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 43424 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 43425 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 43426 instr[15]
.sym 43429 reg_file[26][27]
.sym 43430 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 43433 i_wb_data[14]$SB_IO_IN
.sym 43434 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 43435 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 43436 reg_file[11][19]
.sym 43445 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 43446 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 43447 instr[15]
.sym 43448 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 43452 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43453 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43455 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 43456 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 43464 branch_instr_offset[12]
.sym 43468 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 43471 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 43472 $abc$36303$is_alu_imm_instr_new_
.sym 43474 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 43477 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 43478 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 43483 $abc$36303$is_alu_imm_instr_new_
.sym 43484 branch_instr_offset[12]
.sym 43485 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 43489 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 43490 $abc$36303$is_alu_imm_instr_new_
.sym 43491 branch_instr_offset[12]
.sym 43492 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 43495 instr[15]
.sym 43501 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 43507 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43515 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43519 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 43523 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 43524 i_clk$SB_IO_IN_$glb_clk
.sym 43526 instr[16]
.sym 43527 $abc$36303$new_n4050_
.sym 43528 reg_file[17][27]
.sym 43529 $abc$36303$new_n4051_
.sym 43530 $abc$36303$new_n2273_
.sym 43531 $abc$36303$new_n2274_
.sym 43532 $abc$36303$new_n4049_
.sym 43533 reg_file[17][19]
.sym 43534 i_wb_stb$SB_IO_IN
.sym 43536 o_wb_addr[26]$SB_IO_OUT
.sym 43538 $abc$36303$is_alu_imm_instr_new_
.sym 43543 instr[17]
.sym 43545 reg_file[21][24]
.sym 43548 reg_file[6][24]
.sym 43549 reg_file[21][27]
.sym 43550 branch_instr_offset[12]
.sym 43551 instr[22]
.sym 43557 o_wb_addr[22]$SB_IO_OUT
.sym 43560 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 43567 instr[17]
.sym 43568 instr[21]
.sym 43569 $abc$36303$new_n4045_
.sym 43570 reg_file[30][27]
.sym 43571 instr[23]
.sym 43573 $abc$36303$new_n4042_
.sym 43574 instr[15]
.sym 43575 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 43576 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43577 instr[20]
.sym 43578 $abc$36303$new_n4062_
.sym 43579 instr[24]
.sym 43580 $abc$36303$new_n4047_
.sym 43581 $abc$36303$new_n4048_
.sym 43582 $abc$36303$new_n4044_
.sym 43584 $abc$36303$new_n4046_
.sym 43585 instr[22]
.sym 43587 $abc$36303$new_n4025_
.sym 43588 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 43589 reg_file[26][27]
.sym 43591 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43593 $abc$36303$new_n4036_
.sym 43594 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 43598 $abc$36303$new_n4043_
.sym 43600 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43606 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 43607 $abc$36303$new_n4025_
.sym 43608 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 43609 $abc$36303$new_n4062_
.sym 43612 instr[22]
.sym 43613 instr[20]
.sym 43614 reg_file[26][27]
.sym 43615 reg_file[30][27]
.sym 43618 reg_file[30][27]
.sym 43619 instr[17]
.sym 43620 instr[15]
.sym 43621 reg_file[26][27]
.sym 43624 $abc$36303$new_n4042_
.sym 43625 $abc$36303$new_n4036_
.sym 43626 instr[23]
.sym 43627 $abc$36303$new_n4048_
.sym 43630 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43636 $abc$36303$new_n4043_
.sym 43637 instr[21]
.sym 43638 $abc$36303$new_n4047_
.sym 43639 $abc$36303$new_n4046_
.sym 43642 instr[21]
.sym 43643 $abc$36303$new_n4045_
.sym 43644 instr[24]
.sym 43645 $abc$36303$new_n4044_
.sym 43646 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 43647 i_clk$SB_IO_IN_$glb_clk
.sym 43649 $abc$36303$new_n4041_
.sym 43650 $abc$36303$new_n2269_
.sym 43651 $abc$36303$new_n4036_
.sym 43652 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 43653 reg_file[11][19]
.sym 43654 $abc$36303$new_n2271_
.sym 43655 reg_file[11][27]
.sym 43656 $abc$36303$new_n2270_
.sym 43657 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 43661 instr[17]
.sym 43663 reg_file[31][25]
.sym 43665 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43666 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 43667 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 43668 instr[17]
.sym 43669 branch_instr_offset[7]
.sym 43670 instr[17]
.sym 43674 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 43677 reg_file[22][27]
.sym 43678 reg_file[22][27]
.sym 43679 reg_file[24][19]
.sym 43680 reg_file[25][19]
.sym 43683 reg_file[9][27]
.sym 43684 instr[18]
.sym 43690 reg_file[12][27]
.sym 43691 instr[19]
.sym 43692 instr[15]
.sym 43693 $abc$36303$new_n2266_
.sym 43694 $abc$36303$new_n4058_
.sym 43695 instr[24]
.sym 43696 $abc$36303$new_n4049_
.sym 43697 $abc$36303$new_n4052_
.sym 43698 reg_file[31][27]
.sym 43699 $abc$36303$new_n4039_
.sym 43700 instr[15]
.sym 43701 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 43702 $abc$36303$new_n4055_
.sym 43703 instr[20]
.sym 43704 $abc$36303$new_n4038_
.sym 43705 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43706 $abc$36303$new_n2265_
.sym 43708 instr[18]
.sym 43709 instr[17]
.sym 43710 reg_file[8][27]
.sym 43716 instr[22]
.sym 43717 reg_file[27][27]
.sym 43718 reg_file[8][27]
.sym 43721 instr[21]
.sym 43723 reg_file[8][27]
.sym 43724 instr[15]
.sym 43725 reg_file[12][27]
.sym 43726 instr[17]
.sym 43729 reg_file[8][27]
.sym 43730 reg_file[12][27]
.sym 43731 instr[22]
.sym 43732 instr[20]
.sym 43735 $abc$36303$new_n4039_
.sym 43736 instr[24]
.sym 43737 instr[21]
.sym 43738 $abc$36303$new_n4038_
.sym 43744 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43747 instr[15]
.sym 43748 reg_file[31][27]
.sym 43749 reg_file[27][27]
.sym 43750 instr[17]
.sym 43753 instr[19]
.sym 43754 instr[18]
.sym 43755 $abc$36303$new_n2266_
.sym 43756 $abc$36303$new_n2265_
.sym 43759 $abc$36303$new_n4049_
.sym 43760 $abc$36303$new_n4052_
.sym 43761 $abc$36303$new_n4058_
.sym 43762 $abc$36303$new_n4055_
.sym 43765 reg_file[31][27]
.sym 43766 reg_file[27][27]
.sym 43767 instr[22]
.sym 43768 instr[20]
.sym 43769 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 43770 i_clk$SB_IO_IN_$glb_clk
.sym 43773 $abc$36303$new_n2267_
.sym 43774 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 43775 reg_file[30][19]
.sym 43776 $abc$36303$new_n2263_
.sym 43777 $abc$36303$new_n4056_
.sym 43779 instr[21]
.sym 43786 instr[15]
.sym 43787 instr[23]
.sym 43789 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 43790 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 43792 reg_file[4][19]
.sym 43793 instr[15]
.sym 43796 $abc$36303$new_n2272_
.sym 43797 instr[20]
.sym 43803 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 43813 instr[20]
.sym 43815 instr[22]
.sym 43816 instr[17]
.sym 43818 instr[17]
.sym 43821 $abc$36303$new_n2286_
.sym 43822 instr[18]
.sym 43823 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43824 reg_file[9][27]
.sym 43827 instr[15]
.sym 43829 $abc$36303$new_n4057_
.sym 43830 instr[19]
.sym 43831 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 43832 reg_file[18][27]
.sym 43834 $abc$36303$new_n4056_
.sym 43836 reg_file[13][27]
.sym 43837 reg_file[22][27]
.sym 43838 reg_file[22][27]
.sym 43839 instr[21]
.sym 43840 reg_file[18][27]
.sym 43842 $abc$36303$new_n2287_
.sym 43843 reg_file[9][27]
.sym 43844 reg_file[13][27]
.sym 43846 instr[20]
.sym 43847 reg_file[22][27]
.sym 43848 instr[22]
.sym 43849 reg_file[18][27]
.sym 43858 reg_file[22][27]
.sym 43859 instr[15]
.sym 43860 reg_file[18][27]
.sym 43861 instr[17]
.sym 43866 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43870 $abc$36303$new_n4057_
.sym 43871 $abc$36303$new_n4056_
.sym 43873 instr[21]
.sym 43876 instr[17]
.sym 43877 reg_file[13][27]
.sym 43878 instr[15]
.sym 43879 reg_file[9][27]
.sym 43882 instr[22]
.sym 43883 reg_file[9][27]
.sym 43884 instr[20]
.sym 43885 reg_file[13][27]
.sym 43888 instr[19]
.sym 43889 $abc$36303$new_n2287_
.sym 43890 $abc$36303$new_n2286_
.sym 43891 instr[18]
.sym 43892 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 43893 i_clk$SB_IO_IN_$glb_clk
.sym 43897 $abc$36303$new_n4040_
.sym 43898 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 43901 $abc$36303$new_n2272_
.sym 43902 reg_file[28][19]
.sym 43908 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 43912 instr[15]
.sym 43924 r_state[1]
.sym 43943 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 43945 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 43954 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 43981 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 44008 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 44015 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 44016 i_clk$SB_IO_IN_$glb_clk
.sym 44019 reg_file[10][27]
.sym 44021 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 44033 instr[18]
.sym 44039 instr[18]
.sym 44043 i_wb_ack$SB_IO_IN
.sym 44049 o_wb_addr[22]$SB_IO_OUT
.sym 44067 i_wb_ack$SB_IO_IN
.sym 44070 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15791
.sym 44072 $abc$36303$new_n4333_
.sym 44084 $abc$36303$procmux$1665_Y[2]_new_
.sym 44092 $abc$36303$procmux$1665_Y[2]_new_
.sym 44093 i_wb_ack$SB_IO_IN
.sym 44094 $abc$36303$new_n4333_
.sym 44138 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15791
.sym 44139 i_clk$SB_IO_IN_$glb_clk
.sym 44140 i_reset$SB_IO_IN_$glb_sr
.sym 44146 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 44153 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 44157 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 44186 o_wb_addr[25]$SB_IO_OUT
.sym 44189 o_wb_addr[26]$SB_IO_OUT
.sym 44195 o_wb_addr[25]$SB_IO_OUT
.sym 44200 o_wb_addr[26]$SB_IO_OUT
.sym 44247 reg_file[31][13]
.sym 44253 i_wb_data[31]$SB_IO_IN
.sym 44257 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 44258 branch_instr_offset[12]
.sym 44262 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 44263 alu_i_branch_op[0]
.sym 44264 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 44268 branch_instr_offset[2]
.sym 44309 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44341 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44362 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 44363 i_clk$SB_IO_IN_$glb_clk
.sym 44365 i_wb_data[12]$SB_IO_IN
.sym 44367 i_wb_data[19]$SB_IO_IN
.sym 44370 $abc$36303$new_n2498_
.sym 44374 $abc$36303$new_n3310_
.sym 44375 reg_file[13][5]
.sym 44380 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 44382 i_reset$SB_IO_IN
.sym 44384 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 44387 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 44390 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 44391 pc[4]
.sym 44392 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 44400 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 44401 i_wb_data[12]$SB_IO_IN
.sym 44411 reg_file[9][5]
.sym 44421 reg_file[15][5]
.sym 44431 o_wb_data[20]$SB_IO_OUT
.sym 44434 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 44435 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 44469 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44497 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44525 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 44526 i_clk$SB_IO_IN_$glb_clk
.sym 44528 $abc$36303$new_n2495_
.sym 44529 reg_file[10][5]
.sym 44531 $abc$36303$new_n3309_
.sym 44532 $abc$36303$new_n2494_
.sym 44533 $abc$36303$new_n3312_
.sym 44534 $abc$36303$new_n3308_
.sym 44535 $abc$36303$new_n2497_
.sym 44538 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 44539 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 44540 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 44551 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 44553 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 44554 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451
.sym 44556 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 44558 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 44559 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 44560 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 44561 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 44562 pc[1]
.sym 44563 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 44572 reg_file[11][5]
.sym 44573 instr[15]
.sym 44574 branch_instr_offset[4]
.sym 44576 $abc$36303$new_n4561_
.sym 44578 branch_instr_offset[2]
.sym 44579 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44580 branch_instr_offset[3]
.sym 44582 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 44583 instr[17]
.sym 44584 instr[20]
.sym 44587 reg_file[15][5]
.sym 44590 instr[22]
.sym 44596 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 44602 instr[20]
.sym 44603 instr[22]
.sym 44604 reg_file[15][5]
.sym 44605 reg_file[11][5]
.sym 44614 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 44620 reg_file[11][5]
.sym 44621 instr[15]
.sym 44622 instr[17]
.sym 44623 reg_file[15][5]
.sym 44629 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44632 $abc$36303$new_n4561_
.sym 44633 branch_instr_offset[3]
.sym 44634 branch_instr_offset[4]
.sym 44635 branch_instr_offset[2]
.sym 44648 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 44649 i_clk$SB_IO_IN_$glb_clk
.sym 44651 $abc$36303$new_n4453_
.sym 44653 reg_file[31][5]
.sym 44654 $abc$36303$new_n3311_
.sym 44655 $abc$36303$new_n2487_
.sym 44656 $abc$36303$auto$maccmap.cc:245:synth$8981[0]
.sym 44657 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 44658 $abc$36303$new_n2499_
.sym 44660 branch_instr_offset[2]
.sym 44661 branch_instr_offset[2]
.sym 44662 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 44663 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 44664 pc[2]
.sym 44669 reg_file[25][13]
.sym 44672 $abc$36303$new_n4561_
.sym 44675 i_wb_data[12]$SB_IO_IN
.sym 44677 pc[5]
.sym 44678 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 44682 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 44684 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 44686 $abc$36303$new_n3320_
.sym 44692 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 44696 pc[0]
.sym 44697 $abc$36303$procmux$1253_Y[31]_new_
.sym 44698 i_wb_data[6]$SB_IO_IN
.sym 44699 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44700 $abc$36303$auto$maccmap.cc:111:fulladd$8967[1]_new_
.sym 44702 instr[20]
.sym 44703 $abc$36303$auto$maccmap.cc:112:fulladd$8968[0]_new_inv_
.sym 44704 $abc$36303$auto$maccmap.cc:111:fulladd$8967[0]
.sym 44705 branch_instr_offset[4]
.sym 44707 $abc$36303$auto$maccmap.cc:111:fulladd$11643[1]_new_
.sym 44708 branch_instr_offset[1]
.sym 44710 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 44711 branch_instr_offset[3]
.sym 44713 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 44714 branch_instr_offset[2]
.sym 44716 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 44719 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 44720 $abc$36303$new_n4561_
.sym 44722 pc[1]
.sym 44723 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 44728 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44731 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 44732 i_wb_data[6]$SB_IO_IN
.sym 44733 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 44734 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 44737 branch_instr_offset[2]
.sym 44738 branch_instr_offset[3]
.sym 44739 branch_instr_offset[4]
.sym 44740 $abc$36303$new_n4561_
.sym 44743 $abc$36303$procmux$1253_Y[31]_new_
.sym 44744 $abc$36303$auto$maccmap.cc:112:fulladd$8968[0]_new_inv_
.sym 44745 $abc$36303$auto$maccmap.cc:111:fulladd$8967[1]_new_
.sym 44746 $abc$36303$auto$maccmap.cc:111:fulladd$11643[1]_new_
.sym 44749 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 44751 pc[0]
.sym 44752 instr[20]
.sym 44756 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 44764 $abc$36303$auto$maccmap.cc:111:fulladd$8967[0]
.sym 44767 pc[1]
.sym 44768 branch_instr_offset[1]
.sym 44771 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 44772 i_clk$SB_IO_IN_$glb_clk
.sym 44774 $abc$36303$new_n2502_
.sym 44775 $abc$36303$new_n3324_
.sym 44776 $abc$36303$new_n3325_
.sym 44777 reg_file[24][13]
.sym 44778 $abc$36303$new_n4556_
.sym 44779 $abc$36303$new_n2503_
.sym 44780 reg_file[24][5]
.sym 44781 $abc$36303$new_n3326_
.sym 44784 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 44785 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 44786 $abc$36303$new_n2488_
.sym 44788 reg_file[1][13]
.sym 44790 $abc$36303$new_n3187_
.sym 44792 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44793 branch_instr_offset[4]
.sym 44794 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 44796 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 44798 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 44799 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 44800 branch_instr_offset[5]
.sym 44802 $abc$36303$new_n2487_
.sym 44803 instr[19]
.sym 44804 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 44805 i_wb_data[4]$SB_IO_IN
.sym 44806 $abc$36303$procmux$1178_Y[31]_new_
.sym 44807 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 44808 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 44809 branch_instr_offset[12]
.sym 44819 pc[1]
.sym 44822 branch_instr_offset[3]
.sym 44824 branch_instr_offset[4]
.sym 44829 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 44830 branch_instr_offset[3]
.sym 44831 branch_instr_offset[3]
.sym 44832 $abc$36303$new_n4561_
.sym 44835 $abc$36303$new_n4556_
.sym 44836 branch_instr_offset[2]
.sym 44839 instr[21]
.sym 44840 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44842 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 44849 instr[21]
.sym 44850 pc[1]
.sym 44851 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 44854 branch_instr_offset[2]
.sym 44855 branch_instr_offset[4]
.sym 44856 $abc$36303$new_n4561_
.sym 44857 branch_instr_offset[3]
.sym 44860 branch_instr_offset[3]
.sym 44861 branch_instr_offset[2]
.sym 44862 branch_instr_offset[4]
.sym 44863 $abc$36303$new_n4561_
.sym 44866 branch_instr_offset[2]
.sym 44867 branch_instr_offset[4]
.sym 44868 $abc$36303$new_n4561_
.sym 44869 branch_instr_offset[3]
.sym 44872 $abc$36303$new_n4556_
.sym 44873 branch_instr_offset[3]
.sym 44874 branch_instr_offset[4]
.sym 44875 branch_instr_offset[2]
.sym 44881 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 44884 branch_instr_offset[4]
.sym 44885 branch_instr_offset[2]
.sym 44886 $abc$36303$new_n4556_
.sym 44887 branch_instr_offset[3]
.sym 44890 $abc$36303$new_n4561_
.sym 44891 branch_instr_offset[3]
.sym 44892 branch_instr_offset[2]
.sym 44893 branch_instr_offset[4]
.sym 44894 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 44895 i_clk$SB_IO_IN_$glb_clk
.sym 44897 reg_file[26][13]
.sym 44898 $abc$36303$new_n2501_
.sym 44899 $abc$36303$new_n5261_
.sym 44901 $abc$36303$new_n3331_
.sym 44902 $abc$36303$new_n3320_
.sym 44903 reg_file[26][5]
.sym 44904 $abc$36303$new_n3330_
.sym 44905 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 44907 branch_instr_offset[12]
.sym 44908 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 44909 $abc$36303$procmux$1178_Y[31]_new_
.sym 44913 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 44914 $abc$36303$new_n4473_
.sym 44915 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 44917 $abc$36303$new_n4502_
.sym 44918 pc[2]
.sym 44919 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 44920 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 44922 instr[24]
.sym 44923 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 44924 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 44925 instr[21]
.sym 44926 pc[3]
.sym 44927 reg_file[18][5]
.sym 44928 $abc$36303$new_n4481_
.sym 44929 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 44930 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 44931 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 44932 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 44938 instr[24]
.sym 44941 pc[2]
.sym 44942 branch_instr_offset[3]
.sym 44947 i_wb_data[12]$SB_IO_IN
.sym 44949 pc[5]
.sym 44950 $abc$36303$new_n4556_
.sym 44951 instr[22]
.sym 44956 branch_instr_offset[2]
.sym 44957 i_wb_data[31]$SB_IO_IN
.sym 44958 pc[4]
.sym 44960 branch_instr_offset[5]
.sym 44965 i_wb_data[4]$SB_IO_IN
.sym 44966 branch_instr_offset[4]
.sym 44972 pc[2]
.sym 44973 instr[22]
.sym 44980 branch_instr_offset[5]
.sym 44983 pc[4]
.sym 44985 instr[24]
.sym 44989 i_wb_data[31]$SB_IO_IN
.sym 44995 branch_instr_offset[2]
.sym 44996 $abc$36303$new_n4556_
.sym 44997 branch_instr_offset[3]
.sym 44998 branch_instr_offset[4]
.sym 45002 i_wb_data[12]$SB_IO_IN
.sym 45007 pc[5]
.sym 45009 branch_instr_offset[5]
.sym 45014 i_wb_data[4]$SB_IO_IN
.sym 45017 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 45018 i_clk$SB_IO_IN_$glb_clk
.sym 45019 i_reset$SB_IO_IN_$glb_sr
.sym 45020 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 45021 $abc$36303$new_n5263_
.sym 45022 reg_file[8][5]
.sym 45023 $abc$36303$new_n3327_
.sym 45024 $abc$36303$new_n3332_
.sym 45025 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45026 $abc$36303$new_n5262_
.sym 45027 reg_file[8][13]
.sym 45028 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 45030 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 45033 pc[11]
.sym 45034 alu_i_branch_op[0]
.sym 45035 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 45036 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 45037 pc[2]
.sym 45038 branch_instr_offset[6]
.sym 45039 pc[0]
.sym 45040 $abc$36303$new_n4503_
.sym 45041 reg_file[21][5]
.sym 45042 pc[17]
.sym 45044 pc[4]
.sym 45045 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 45046 $abc$36303$auto$maccmap.cc:111:fulladd$8970[5]
.sym 45047 branch_instr_offset[12]
.sym 45048 pc[9]
.sym 45049 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 45050 $abc$36303$auto$maccmap.cc:112:fulladd$8971[3]
.sym 45051 alu_i_branch_op[0]
.sym 45052 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 45053 $abc$36303$new_n3328_
.sym 45054 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 45055 instr[21]
.sym 45062 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 45063 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 45067 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 45069 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 45070 $abc$36303$new_n4487_
.sym 45071 $abc$36303$new_n4482_
.sym 45072 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 45073 $abc$36303$new_n4488_
.sym 45074 $abc$36303$new_n4479_
.sym 45075 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 45079 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 45080 $abc$36303$new_n4478_
.sym 45081 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 45082 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45083 instr[23]
.sym 45086 pc[3]
.sym 45088 $abc$36303$new_n4481_
.sym 45089 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45092 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 45094 $abc$36303$new_n4481_
.sym 45095 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45096 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 45097 $abc$36303$new_n4482_
.sym 45100 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 45101 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 45102 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 45107 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 45108 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 45109 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45112 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45113 $abc$36303$new_n4479_
.sym 45114 $abc$36303$new_n4478_
.sym 45115 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 45118 instr[23]
.sym 45120 pc[3]
.sym 45124 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 45125 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 45126 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45130 $abc$36303$new_n4487_
.sym 45131 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45132 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 45133 $abc$36303$new_n4488_
.sym 45136 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 45138 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 45139 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 45140 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 45141 i_clk$SB_IO_IN_$glb_clk
.sym 45142 i_reset$SB_IO_IN_$glb_sr
.sym 45143 $abc$36303$new_n5024_
.sym 45144 $abc$36303$new_n3338_
.sym 45145 $abc$36303$auto$maccmap.cc:111:fulladd$8959[4]
.sym 45146 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 45147 $abc$36303$auto$ice40_ffinit.cc:141:execute$36213
.sym 45148 reg_file[2][3]
.sym 45149 $abc$36303$new_n3329_
.sym 45150 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 45152 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 45153 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 45156 $abc$36303$new_n4452_
.sym 45157 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 45158 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 45160 reg_file[8][13]
.sym 45161 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 45163 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 45165 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 45167 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 45169 instr[23]
.sym 45170 pc[6]
.sym 45171 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 45172 pc[5]
.sym 45173 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45174 reg_file[16][5]
.sym 45175 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45176 pc[9]
.sym 45178 i_wb_data[8]$SB_IO_IN
.sym 45184 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 45188 pc[8]
.sym 45189 instr[20]
.sym 45192 pc[7]
.sym 45194 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 45195 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 45196 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 45198 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 45199 reg_file[23][5]
.sym 45201 instr[17]
.sym 45204 reg_file[19][5]
.sym 45205 instr[15]
.sym 45210 instr[22]
.sym 45211 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 45220 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 45223 pc[7]
.sym 45229 reg_file[19][5]
.sym 45230 instr[20]
.sym 45231 reg_file[23][5]
.sym 45232 instr[22]
.sym 45236 pc[8]
.sym 45241 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 45242 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 45244 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 45247 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 45248 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 45249 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 45253 reg_file[23][5]
.sym 45254 instr[15]
.sym 45255 reg_file[19][5]
.sym 45256 instr[17]
.sym 45260 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 45263 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 45264 i_clk$SB_IO_IN_$glb_clk
.sym 45266 reg_file[22][3]
.sym 45267 $abc$36303$add$rtl/cpu.v:128$218_Y[0]
.sym 45268 reg_file[22][5]
.sym 45270 $abc$36303$add$rtl/cpu.v:137$222_Y[0]
.sym 45271 $abc$36303$7\o_wb_addr[31:0][0]_new_
.sym 45273 $abc$36303$new_n4189_
.sym 45276 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 45278 reg_file[23][3]
.sym 45280 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 45281 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 45282 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 45285 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 45286 instr[20]
.sym 45287 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 45288 pc[5]
.sym 45289 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 45290 instr[19]
.sym 45291 branch_instr_offset[5]
.sym 45292 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 45293 pc[14]
.sym 45294 $abc$36303$procmux$1178_Y[31]_new_
.sym 45296 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 45298 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 45300 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 45301 branch_instr_offset[12]
.sym 45307 pc[7]
.sym 45311 pc[2]
.sym 45316 pc[4]
.sym 45327 pc[3]
.sym 45330 pc[6]
.sym 45332 pc[5]
.sym 45335 pc[8]
.sym 45336 pc[9]
.sym 45339 $nextpnr_ICESTORM_LC_2$O
.sym 45342 pc[2]
.sym 45345 $auto$alumacc.cc:474:replace_alu$1920.C[4]
.sym 45347 pc[3]
.sym 45351 $auto$alumacc.cc:474:replace_alu$1920.C[5]
.sym 45354 pc[4]
.sym 45355 $auto$alumacc.cc:474:replace_alu$1920.C[4]
.sym 45357 $auto$alumacc.cc:474:replace_alu$1920.C[6]
.sym 45359 pc[5]
.sym 45361 $auto$alumacc.cc:474:replace_alu$1920.C[5]
.sym 45363 $auto$alumacc.cc:474:replace_alu$1920.C[7]
.sym 45365 pc[6]
.sym 45367 $auto$alumacc.cc:474:replace_alu$1920.C[6]
.sym 45369 $auto$alumacc.cc:474:replace_alu$1920.C[8]
.sym 45371 pc[7]
.sym 45373 $auto$alumacc.cc:474:replace_alu$1920.C[7]
.sym 45375 $auto$alumacc.cc:474:replace_alu$1920.C[9]
.sym 45377 pc[8]
.sym 45379 $auto$alumacc.cc:474:replace_alu$1920.C[8]
.sym 45381 $auto$alumacc.cc:474:replace_alu$1920.C[10]
.sym 45383 pc[9]
.sym 45385 $auto$alumacc.cc:474:replace_alu$1920.C[9]
.sym 45389 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 45390 reg_file[16][3]
.sym 45391 $abc$36303$new_n3077_
.sym 45392 reg_file[16][5]
.sym 45393 $abc$36303$new_n3467_
.sym 45394 $abc$36303$new_n3380_
.sym 45395 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]_new_inv_
.sym 45396 $abc$36303$new_n4476_
.sym 45399 branch_instr_offset[12]
.sym 45400 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 45402 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 45403 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 45404 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 45405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 45406 $abc$36303$new_n4344_
.sym 45409 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 45410 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 45411 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 45413 pc[3]
.sym 45414 instr[24]
.sym 45415 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 45416 instr[21]
.sym 45417 pc[18]
.sym 45418 $abc$36303$7\o_wb_addr[31:0][1]_new_
.sym 45419 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45420 pc[3]
.sym 45422 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 45424 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13809[1]_new_
.sym 45425 $auto$alumacc.cc:474:replace_alu$1920.C[10]
.sym 45430 pc[11]
.sym 45431 pc[17]
.sym 45433 pc[16]
.sym 45435 pc[12]
.sym 45439 pc[13]
.sym 45441 pc[15]
.sym 45443 pc[10]
.sym 45453 pc[14]
.sym 45462 $auto$alumacc.cc:474:replace_alu$1920.C[11]
.sym 45465 pc[10]
.sym 45466 $auto$alumacc.cc:474:replace_alu$1920.C[10]
.sym 45468 $auto$alumacc.cc:474:replace_alu$1920.C[12]
.sym 45470 pc[11]
.sym 45472 $auto$alumacc.cc:474:replace_alu$1920.C[11]
.sym 45474 $auto$alumacc.cc:474:replace_alu$1920.C[13]
.sym 45476 pc[12]
.sym 45478 $auto$alumacc.cc:474:replace_alu$1920.C[12]
.sym 45480 $auto$alumacc.cc:474:replace_alu$1920.C[14]
.sym 45482 pc[13]
.sym 45484 $auto$alumacc.cc:474:replace_alu$1920.C[13]
.sym 45486 $auto$alumacc.cc:474:replace_alu$1920.C[15]
.sym 45488 pc[14]
.sym 45490 $auto$alumacc.cc:474:replace_alu$1920.C[14]
.sym 45492 $auto$alumacc.cc:474:replace_alu$1920.C[16]
.sym 45494 pc[15]
.sym 45496 $auto$alumacc.cc:474:replace_alu$1920.C[15]
.sym 45498 $auto$alumacc.cc:474:replace_alu$1920.C[17]
.sym 45500 pc[16]
.sym 45502 $auto$alumacc.cc:474:replace_alu$1920.C[16]
.sym 45504 $auto$alumacc.cc:474:replace_alu$1920.C[18]
.sym 45507 pc[17]
.sym 45508 $auto$alumacc.cc:474:replace_alu$1920.C[17]
.sym 45512 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13841[0]_new_inv_
.sym 45513 o_wb_addr[3]$SB_IO_OUT
.sym 45514 o_wb_addr[12]$SB_IO_OUT
.sym 45515 o_wb_addr[1]$SB_IO_OUT
.sym 45516 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 45517 o_wb_addr[11]$SB_IO_OUT
.sym 45518 o_wb_addr[2]$SB_IO_OUT
.sym 45519 o_wb_addr[7]$SB_IO_OUT
.sym 45521 pc[17]
.sym 45522 alu_i_b[23]
.sym 45525 pc[13]
.sym 45526 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13791[1]_new_
.sym 45527 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 45528 pc[0]
.sym 45529 pc[17]
.sym 45531 $abc$36303$is_alu_imm_instr_new_
.sym 45532 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 45533 $abc$36303$new_n4500_
.sym 45534 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 45536 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 45537 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 45538 $abc$36303$auto$maccmap.cc:245:synth$8974[5]
.sym 45539 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 45540 pc[9]
.sym 45541 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 45542 instr[21]
.sym 45543 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 45544 alu_i_branch_op[0]
.sym 45545 pc[31]
.sym 45547 branch_instr_offset[12]
.sym 45548 $auto$alumacc.cc:474:replace_alu$1920.C[18]
.sym 45553 pc[24]
.sym 45554 pc[23]
.sym 45567 pc[22]
.sym 45568 pc[25]
.sym 45573 pc[21]
.sym 45574 pc[19]
.sym 45577 pc[18]
.sym 45582 pc[20]
.sym 45585 $auto$alumacc.cc:474:replace_alu$1920.C[19]
.sym 45587 pc[18]
.sym 45589 $auto$alumacc.cc:474:replace_alu$1920.C[18]
.sym 45591 $auto$alumacc.cc:474:replace_alu$1920.C[20]
.sym 45594 pc[19]
.sym 45595 $auto$alumacc.cc:474:replace_alu$1920.C[19]
.sym 45597 $auto$alumacc.cc:474:replace_alu$1920.C[21]
.sym 45600 pc[20]
.sym 45601 $auto$alumacc.cc:474:replace_alu$1920.C[20]
.sym 45603 $auto$alumacc.cc:474:replace_alu$1920.C[22]
.sym 45605 pc[21]
.sym 45607 $auto$alumacc.cc:474:replace_alu$1920.C[21]
.sym 45609 $auto$alumacc.cc:474:replace_alu$1920.C[23]
.sym 45611 pc[22]
.sym 45613 $auto$alumacc.cc:474:replace_alu$1920.C[22]
.sym 45615 $auto$alumacc.cc:474:replace_alu$1920.C[24]
.sym 45618 pc[23]
.sym 45619 $auto$alumacc.cc:474:replace_alu$1920.C[23]
.sym 45621 $auto$alumacc.cc:474:replace_alu$1920.C[25]
.sym 45624 pc[24]
.sym 45625 $auto$alumacc.cc:474:replace_alu$1920.C[24]
.sym 45627 $auto$alumacc.cc:474:replace_alu$1920.C[26]
.sym 45629 pc[25]
.sym 45631 $auto$alumacc.cc:474:replace_alu$1920.C[25]
.sym 45635 instr[24]
.sym 45636 instr[21]
.sym 45637 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 45638 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 45639 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[7]_new_
.sym 45640 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13809[1]_new_
.sym 45641 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[5]_new_
.sym 45642 $abc$36303$new_n5139_
.sym 45644 o_wb_addr[11]$SB_IO_OUT
.sym 45645 alu_i_branch_op[0]
.sym 45646 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 45647 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 45648 pc[2]
.sym 45652 instr[15]
.sym 45654 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 45655 instr[19]
.sym 45656 $abc$36303$7\o_wb_addr[31:0][12]_new_
.sym 45657 $abc$36303$new_n4511_
.sym 45658 $abc$36303$7\o_wb_addr[31:0][11]_new_
.sym 45659 $abc$36303$7\o_wb_addr[31:0][7]_new_
.sym 45660 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 45661 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45662 pc[12]
.sym 45664 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 45665 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45666 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 45667 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 45668 instr[24]
.sym 45669 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 45670 instr[21]
.sym 45671 $auto$alumacc.cc:474:replace_alu$1920.C[26]
.sym 45677 pc[5]
.sym 45678 $abc$36303$7\o_wb_addr[31:0][5]_new_
.sym 45682 pc[30]
.sym 45686 pc[27]
.sym 45690 $abc$36303$new_n4342_
.sym 45691 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45694 pc[26]
.sym 45695 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 45696 $2\o_wb_we[0:0]
.sym 45697 pc[28]
.sym 45704 pc[29]
.sym 45705 pc[31]
.sym 45708 $auto$alumacc.cc:474:replace_alu$1920.C[27]
.sym 45711 pc[26]
.sym 45712 $auto$alumacc.cc:474:replace_alu$1920.C[26]
.sym 45714 $auto$alumacc.cc:474:replace_alu$1920.C[28]
.sym 45717 pc[27]
.sym 45718 $auto$alumacc.cc:474:replace_alu$1920.C[27]
.sym 45720 $auto$alumacc.cc:474:replace_alu$1920.C[29]
.sym 45722 pc[28]
.sym 45724 $auto$alumacc.cc:474:replace_alu$1920.C[28]
.sym 45726 $auto$alumacc.cc:474:replace_alu$1920.C[30]
.sym 45729 pc[29]
.sym 45730 $auto$alumacc.cc:474:replace_alu$1920.C[29]
.sym 45732 $auto$alumacc.cc:474:replace_alu$1920.C[31]
.sym 45735 pc[30]
.sym 45736 $auto$alumacc.cc:474:replace_alu$1920.C[30]
.sym 45740 pc[31]
.sym 45742 $auto$alumacc.cc:474:replace_alu$1920.C[31]
.sym 45745 $2\o_wb_we[0:0]
.sym 45746 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 45751 $abc$36303$new_n4342_
.sym 45752 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 45753 pc[5]
.sym 45754 $abc$36303$7\o_wb_addr[31:0][5]_new_
.sym 45756 i_clk$SB_IO_IN_$glb_clk
.sym 45757 i_reset$SB_IO_IN_$glb_sr
.sym 45758 o_wb_addr[9]$SB_IO_OUT
.sym 45759 $abc$36303$7\o_wb_addr[31:0][9]_new_
.sym 45760 alu_i_a[2]
.sym 45761 o_wb_data[7]$SB_IO_OUT
.sym 45762 $abc$36303$7\o_wb_addr[31:0][3]_new_
.sym 45763 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 45764 $abc$36303$7\o_wb_addr[31:0][7]_new_
.sym 45765 alu_i_a[5]
.sym 45767 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 45768 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 45769 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13791[1]_new_
.sym 45770 instr[16]
.sym 45771 pc[5]
.sym 45772 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 45773 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 45775 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 45776 i_wb_data[24]$SB_IO_IN
.sym 45777 instr[24]
.sym 45778 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 45779 instr[21]
.sym 45780 $abc$36303$is_alu_imm_instr_new_
.sym 45782 branch_instr_offset[12]
.sym 45783 alu_i_b[9]
.sym 45784 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 45786 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 45787 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 45788 $abc$36303$new_n3248_
.sym 45789 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 45790 branch_instr_offset[5]
.sym 45791 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 45792 alu_i_b[8]
.sym 45799 alu_i_b[6]
.sym 45800 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 45802 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 45803 alu_i_b[0]
.sym 45804 alu_i_b[3]
.sym 45805 alu_i_b[5]
.sym 45807 alu_i_b[4]
.sym 45808 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 45809 alu_i_b[7]
.sym 45811 alu_i_b[1]
.sym 45812 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 45814 alu_i_b[2]
.sym 45821 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 45825 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45827 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 45828 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 45831 $auto$alumacc.cc:474:replace_alu$1926.C[1]
.sym 45833 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 45834 alu_i_b[0]
.sym 45837 $auto$alumacc.cc:474:replace_alu$1926.C[2]
.sym 45839 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 45840 alu_i_b[1]
.sym 45843 $auto$alumacc.cc:474:replace_alu$1926.C[3]
.sym 45845 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 45846 alu_i_b[2]
.sym 45849 $auto$alumacc.cc:474:replace_alu$1926.C[4]
.sym 45851 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 45852 alu_i_b[3]
.sym 45855 $auto$alumacc.cc:474:replace_alu$1926.C[5]
.sym 45857 alu_i_b[4]
.sym 45858 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 45861 $auto$alumacc.cc:474:replace_alu$1926.C[6]
.sym 45863 alu_i_b[5]
.sym 45864 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 45867 $auto$alumacc.cc:474:replace_alu$1926.C[7]
.sym 45869 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 45870 alu_i_b[6]
.sym 45873 $auto$alumacc.cc:474:replace_alu$1926.C[8]
.sym 45875 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 45876 alu_i_b[7]
.sym 45882 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[1]
.sym 45883 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[2]
.sym 45884 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[3]
.sym 45885 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[4]
.sym 45886 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[5]
.sym 45887 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[6]
.sym 45888 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[7]
.sym 45893 alu_i_b[4]
.sym 45894 i_reset$SB_IO_IN
.sym 45895 alu_i_b[7]
.sym 45896 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 45897 pc[17]
.sym 45898 $abc$36303$new_n4344_
.sym 45899 alu_i_b[0]
.sym 45900 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 45901 alu_i_b[5]
.sym 45902 branch_instr_offset[6]
.sym 45903 alu_i_b[22]
.sym 45904 $abc$36303$add$rtl/cpu.v:137$222_Y[7]
.sym 45905 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 45906 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[4]
.sym 45907 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 45908 alu_i_b[20]
.sym 45909 pc[18]
.sym 45910 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 45912 alu_i_a[13]
.sym 45913 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 45914 alu_i_b[31]
.sym 45915 alu_i_b[12]
.sym 45916 instr[21]
.sym 45917 $auto$alumacc.cc:474:replace_alu$1926.C[8]
.sym 45922 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 45924 alu_i_b[15]
.sym 45928 alu_i_b[10]
.sym 45930 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 45931 alu_i_b[11]
.sym 45932 alu_i_b[13]
.sym 45936 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 45937 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 45940 alu_i_b[14]
.sym 45941 alu_i_b[12]
.sym 45942 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 45943 alu_i_b[9]
.sym 45945 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 45950 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 45951 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 45952 alu_i_b[8]
.sym 45954 $auto$alumacc.cc:474:replace_alu$1926.C[9]
.sym 45956 alu_i_b[8]
.sym 45957 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 45960 $auto$alumacc.cc:474:replace_alu$1926.C[10]
.sym 45962 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 45963 alu_i_b[9]
.sym 45966 $auto$alumacc.cc:474:replace_alu$1926.C[11]
.sym 45968 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 45969 alu_i_b[10]
.sym 45972 $auto$alumacc.cc:474:replace_alu$1926.C[12]
.sym 45974 alu_i_b[11]
.sym 45975 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 45978 $auto$alumacc.cc:474:replace_alu$1926.C[13]
.sym 45980 alu_i_b[12]
.sym 45981 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 45984 $auto$alumacc.cc:474:replace_alu$1926.C[14]
.sym 45986 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 45987 alu_i_b[13]
.sym 45990 $auto$alumacc.cc:474:replace_alu$1926.C[15]
.sym 45992 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 45993 alu_i_b[14]
.sym 45996 $auto$alumacc.cc:474:replace_alu$1926.C[16]
.sym 45998 alu_i_b[15]
.sym 45999 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 46004 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[8]
.sym 46005 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[9]
.sym 46006 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[10]
.sym 46007 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[11]
.sym 46008 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[12]
.sym 46009 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[13]
.sym 46010 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[14]
.sym 46011 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[15]
.sym 46012 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 46013 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 46014 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 46015 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 46016 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 46017 alu_i_b[11]
.sym 46018 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 46020 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 46021 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 46022 pc[13]
.sym 46024 $abc$36303$is_alu_imm_instr_new_
.sym 46025 alu_i_b[16]
.sym 46026 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 46027 alu_i_b[4]
.sym 46028 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 46029 alu_i_branch_op[0]
.sym 46030 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 46031 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 46032 alu_i_b[6]
.sym 46033 alu_i_a[28]
.sym 46034 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 46035 alu_i_b[24]
.sym 46036 alu_i_b[17]
.sym 46037 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 46039 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 46040 $auto$alumacc.cc:474:replace_alu$1926.C[16]
.sym 46045 alu_i_b[18]
.sym 46047 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 46048 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 46051 alu_i_b[19]
.sym 46053 alu_i_b[21]
.sym 46054 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 46055 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 46058 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 46061 alu_i_b[22]
.sym 46062 alu_i_b[17]
.sym 46067 alu_i_b[23]
.sym 46068 alu_i_b[20]
.sym 46071 alu_i_b[16]
.sym 46073 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 46075 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 46076 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 46077 $auto$alumacc.cc:474:replace_alu$1926.C[17]
.sym 46079 alu_i_b[16]
.sym 46080 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 46083 $auto$alumacc.cc:474:replace_alu$1926.C[18]
.sym 46085 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 46086 alu_i_b[17]
.sym 46089 $auto$alumacc.cc:474:replace_alu$1926.C[19]
.sym 46091 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 46092 alu_i_b[18]
.sym 46095 $auto$alumacc.cc:474:replace_alu$1926.C[20]
.sym 46097 alu_i_b[19]
.sym 46098 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 46101 $auto$alumacc.cc:474:replace_alu$1926.C[21]
.sym 46103 alu_i_b[20]
.sym 46104 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 46107 $auto$alumacc.cc:474:replace_alu$1926.C[22]
.sym 46109 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 46110 alu_i_b[21]
.sym 46113 $auto$alumacc.cc:474:replace_alu$1926.C[23]
.sym 46115 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 46116 alu_i_b[22]
.sym 46119 $auto$alumacc.cc:474:replace_alu$1926.C[24]
.sym 46121 alu_i_b[23]
.sym 46122 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 46127 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[16]
.sym 46128 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[17]
.sym 46129 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[18]
.sym 46130 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[19]
.sym 46131 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[20]
.sym 46132 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[21]
.sym 46133 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[22]
.sym 46134 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[23]
.sym 46135 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 46136 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46137 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46138 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 46139 alu_i_b[11]
.sym 46140 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 46141 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 46142 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 46143 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 46144 alu_i_b[10]
.sym 46145 alu_i_b[28]
.sym 46146 alu_i_a[15]
.sym 46147 alu_i_b[27]
.sym 46148 alu_i_b[13]
.sym 46149 alu_i_b[18]
.sym 46150 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 46151 alu_i_b[14]
.sym 46152 alu_i_a[11]
.sym 46153 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 46154 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 46155 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 46156 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 46157 alu_i_a[17]
.sym 46158 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 46159 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 46160 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[16]
.sym 46161 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46162 alu_i_a[19]
.sym 46163 $auto$alumacc.cc:474:replace_alu$1926.C[24]
.sym 46171 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 46172 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 46176 alu_i_b[30]
.sym 46177 alu_i_b[29]
.sym 46182 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 46184 alu_i_b[31]
.sym 46185 alu_i_b[28]
.sym 46186 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 46187 alu_i_b[27]
.sym 46188 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 46191 alu_i_b[26]
.sym 46193 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 46195 alu_i_b[24]
.sym 46196 alu_i_b[25]
.sym 46198 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 46199 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 46200 $auto$alumacc.cc:474:replace_alu$1926.C[25]
.sym 46202 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 46203 alu_i_b[24]
.sym 46206 $auto$alumacc.cc:474:replace_alu$1926.C[26]
.sym 46208 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 46209 alu_i_b[25]
.sym 46212 $auto$alumacc.cc:474:replace_alu$1926.C[27]
.sym 46214 alu_i_b[26]
.sym 46215 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 46218 $auto$alumacc.cc:474:replace_alu$1926.C[28]
.sym 46220 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 46221 alu_i_b[27]
.sym 46224 $auto$alumacc.cc:474:replace_alu$1926.C[29]
.sym 46226 alu_i_b[28]
.sym 46227 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 46230 $auto$alumacc.cc:474:replace_alu$1926.C[30]
.sym 46232 alu_i_b[29]
.sym 46233 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 46236 $auto$alumacc.cc:474:replace_alu$1926.C[31]
.sym 46238 alu_i_b[30]
.sym 46239 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 46242 $abc$36303$auto$alumacc.cc:491:replace_alu$1928[31]
.sym 46244 alu_i_b[31]
.sym 46245 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 46250 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[24]
.sym 46251 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[25]
.sym 46252 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[26]
.sym 46253 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[27]
.sym 46254 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[28]
.sym 46255 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[29]
.sym 46256 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[30]
.sym 46257 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[31]
.sym 46258 reg_file[31][8]
.sym 46259 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 46260 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 46261 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 46262 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 46263 alu_i_b[29]
.sym 46265 alu_i_a[13]
.sym 46266 alu_i_b[21]
.sym 46267 alu_i_a[8]
.sym 46268 $abc$36303$new_n2012_
.sym 46269 alu_i_b[21]
.sym 46270 alu_i_a[16]
.sym 46271 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46272 alu_i_b[30]
.sym 46273 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[18]
.sym 46274 branch_instr_offset[5]
.sym 46275 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 46276 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[19]
.sym 46277 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[29]
.sym 46278 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 46280 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 46281 alu_i_a[22]
.sym 46282 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46283 alu_i_a[26]
.sym 46284 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 46285 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 46286 $abc$36303$auto$alumacc.cc:491:replace_alu$1928[31]
.sym 46295 $abc$36303$7\o_wb_addr[31:0][31]_new_
.sym 46296 pc[16]
.sym 46297 $abc$36303$7\o_wb_addr[31:0][16]_new_
.sym 46298 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 46299 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 46300 $abc$36303$new_n4301_
.sym 46301 pc[31]
.sym 46303 $abc$36303$new_n4258_
.sym 46306 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 46308 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 46309 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 46310 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 46311 $abc$36303$new_n4298_
.sym 46320 $abc$36303$new_n4342_
.sym 46324 $abc$36303$new_n4298_
.sym 46325 $abc$36303$new_n4258_
.sym 46326 $abc$36303$new_n4301_
.sym 46327 $abc$36303$auto$alumacc.cc:491:replace_alu$1928[31]
.sym 46330 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 46336 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 46342 pc[31]
.sym 46343 $abc$36303$7\o_wb_addr[31:0][31]_new_
.sym 46344 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 46345 $abc$36303$new_n4342_
.sym 46351 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 46356 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 46362 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 46366 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 46367 $abc$36303$new_n4342_
.sym 46368 pc[16]
.sym 46369 $abc$36303$7\o_wb_addr[31:0][16]_new_
.sym 46371 i_clk$SB_IO_IN_$glb_clk
.sym 46372 i_reset$SB_IO_IN_$glb_sr
.sym 46373 alu_i_b[20]
.sym 46374 $abc$36303$new_n3853_
.sym 46375 o_wb_data[5]$SB_IO_OUT
.sym 46376 $abc$36303$new_n3768_
.sym 46377 $abc$36303$new_n3636_
.sym 46378 alu_i_a[19]
.sym 46379 $abc$36303$new_n3895_
.sym 46380 $abc$36303$new_n3681_
.sym 46381 alu_i_a[14]
.sym 46382 branch_instr_offset[12]
.sym 46383 branch_instr_offset[12]
.sym 46384 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 46385 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 46386 $abc$36303$new_n4301_
.sym 46387 alu_i_b[23]
.sym 46388 alu_i_b[24]
.sym 46389 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46390 pc[17]
.sym 46391 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 46393 o_wb_addr[31]$SB_IO_OUT
.sym 46394 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 46395 alu_i_branch_op[2]
.sym 46396 alu_i_b[29]
.sym 46397 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 46398 $abc$36303$new_n3077_
.sym 46399 alu_i_b[25]
.sym 46400 alu_i_b[26]
.sym 46401 alu_i_a[31]
.sym 46402 alu_i_a[24]
.sym 46403 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 46404 instr[21]
.sym 46405 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 46406 alu_i_b[31]
.sym 46407 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[0]
.sym 46408 alu_i_b[27]
.sym 46414 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 46416 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 46417 $abc$36303$new_n4316_
.sym 46419 $abc$36303$new_n4258_
.sym 46420 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 46421 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 46422 $abc$36303$auto$rtlil.cc:1832:Not$1938_new_
.sym 46426 $abc$36303$new_n4312_
.sym 46427 $abc$36303$new_n2039_
.sym 46428 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 46429 $abc$36303$new_n4305_
.sym 46430 $abc$36303$new_n4256_
.sym 46431 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 46432 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 46433 $abc$36303$new_n2012_
.sym 46434 $abc$36303$new_n4301_
.sym 46435 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 46436 branch_instr_offset[12]
.sym 46438 $abc$36303$new_n4313_
.sym 46440 $abc$36303$new_n4298_
.sym 46441 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 46442 $abc$36303$is_alu_imm_instr_new_
.sym 46447 $abc$36303$new_n4301_
.sym 46448 $abc$36303$new_n4258_
.sym 46449 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 46450 $abc$36303$new_n4298_
.sym 46453 $abc$36303$new_n2012_
.sym 46454 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 46455 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 46456 $abc$36303$new_n2039_
.sym 46459 branch_instr_offset[12]
.sym 46460 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 46462 $abc$36303$is_alu_imm_instr_new_
.sym 46466 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 46471 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 46472 $abc$36303$auto$rtlil.cc:1832:Not$1938_new_
.sym 46473 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 46474 $abc$36303$new_n4313_
.sym 46479 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 46483 $abc$36303$new_n4305_
.sym 46484 $abc$36303$new_n4312_
.sym 46485 $abc$36303$new_n4256_
.sym 46486 $abc$36303$new_n4316_
.sym 46489 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 46496 $abc$36303$new_n4256_
.sym 46497 $abc$36303$new_n4766_
.sym 46498 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[0]
.sym 46499 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[0]
.sym 46500 alu_i_a[30]
.sym 46501 $abc$36303$new_n3724_
.sym 46502 $abc$36303$new_n4105_
.sym 46503 $abc$36303$auto$rtlil.cc:1832:Not$1953_new_
.sym 46504 $abc$36303$new_n3553_
.sym 46506 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 46507 $abc$36303$new_n3553_
.sym 46509 $abc$36303$new_n3128_
.sym 46512 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 46513 $abc$36303$new_n4316_
.sym 46514 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 46515 $abc$36303$new_n4258_
.sym 46516 alu_i_a[17]
.sym 46517 $abc$36303$new_n3853_
.sym 46519 alu_i_a[21]
.sym 46520 alu_i_a[28]
.sym 46521 alu_i_branch_op[0]
.sym 46522 $abc$36303$new_n3768_
.sym 46523 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 46524 $abc$36303$new_n3636_
.sym 46525 instr[20]
.sym 46526 $abc$36303$new_n4298_
.sym 46527 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 46528 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 46529 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 46530 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 46531 instr[22]
.sym 46539 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 46541 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 46542 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13769[0]_new_inv_
.sym 46543 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 46544 $abc$36303$new_n3681_
.sym 46546 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[15]_new_
.sym 46548 $abc$36303$new_n2012_
.sym 46554 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 46556 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 46557 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 46558 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 46559 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 46560 $abc$36303$new_n2039_
.sym 46562 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 46563 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 46566 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 46567 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 46573 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 46576 $abc$36303$new_n3681_
.sym 46577 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 46578 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13769[0]_new_inv_
.sym 46579 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[15]_new_
.sym 46585 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 46591 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 46596 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 46600 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 46601 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 46602 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 46603 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 46606 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 46612 $abc$36303$new_n2039_
.sym 46613 $abc$36303$new_n2012_
.sym 46614 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 46615 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 46619 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 46620 alu_i_b[26]
.sym 46621 $abc$36303$new_n4020_
.sym 46622 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 46623 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[0]_new_
.sym 46624 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[0]_new_
.sym 46625 $abc$36303$new_n4765_
.sym 46626 $abc$36303$new_n4763_
.sym 46627 alu_i_a[28]
.sym 46629 $abc$36303$new_n3945_
.sym 46631 alu_i_a[24]
.sym 46632 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 46636 $PACKER_VCC_NET
.sym 46637 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 46638 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 46639 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 46640 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 46642 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 46643 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 46644 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 46645 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 46646 $abc$36303$new_n2039_
.sym 46647 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 46648 $abc$36303$new_n4258_
.sym 46649 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 46650 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 46651 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 46652 $abc$36303$new_n2039_
.sym 46653 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46654 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 46660 $abc$36303$new_n4258_
.sym 46662 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 46663 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[0]_new_
.sym 46664 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 46665 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 46666 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 46667 $abc$36303$new_n4302_
.sym 46668 $abc$36303$new_n3077_
.sym 46669 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 46672 $abc$36303$is_alu_imm_instr_new_
.sym 46673 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 46674 instr[21]
.sym 46675 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 46676 $abc$36303$new_n2039_
.sym 46677 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 46678 branch_instr_offset[12]
.sym 46679 $abc$36303$new_n4303_
.sym 46682 $abc$36303$new_n4301_
.sym 46683 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 46685 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 46686 $abc$36303$new_n4298_
.sym 46687 $abc$36303$new_n2012_
.sym 46690 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 46693 $abc$36303$new_n4301_
.sym 46695 $abc$36303$new_n4258_
.sym 46696 $abc$36303$new_n4298_
.sym 46699 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 46700 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 46701 $abc$36303$is_alu_imm_instr_new_
.sym 46702 branch_instr_offset[12]
.sym 46705 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 46706 $abc$36303$is_alu_imm_instr_new_
.sym 46707 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 46708 instr[21]
.sym 46712 $abc$36303$new_n2012_
.sym 46713 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 46714 $abc$36303$new_n2039_
.sym 46717 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 46718 $abc$36303$new_n3077_
.sym 46719 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 46720 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 46723 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[0]_new_
.sym 46724 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 46725 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 46726 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 46730 $abc$36303$new_n4303_
.sym 46732 $abc$36303$new_n4302_
.sym 46736 $abc$36303$new_n2039_
.sym 46737 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 46738 $abc$36303$new_n2012_
.sym 46742 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 46743 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13670[0]_new_inv_
.sym 46744 $abc$36303$new_n3990_
.sym 46745 $abc$36303$new_n3248_
.sym 46746 $abc$36303$new_n3975_
.sym 46747 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 46748 $abc$36303$new_n5164_
.sym 46749 $abc$36303$new_n3650_
.sym 46752 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 46753 $abc$36303$new_n4259_
.sym 46755 alu_i_branch_op[0]
.sym 46756 $abc$36303$new_n2012_
.sym 46757 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 46758 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46760 $abc$36303$new_n2012_
.sym 46761 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 46762 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 46763 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46765 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 46766 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 46767 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46768 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 46769 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 46770 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 46771 $abc$36303$new_n3724_
.sym 46773 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 46774 $abc$36303$new_n3018_
.sym 46775 i_wb_data[19]$SB_IO_IN
.sym 46776 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 46777 branch_instr_offset[5]
.sym 46783 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 46784 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[15]_new_
.sym 46785 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46787 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][3]_new_inv_
.sym 46788 $abc$36303$new_n4262_
.sym 46789 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[16]_new_
.sym 46791 $abc$36303$techmap\u_alu.$logic_not$rtl/alu.v:36$138_Y_new_inv_
.sym 46792 $abc$36303$new_n4295_
.sym 46793 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][9]_new_inv_
.sym 46795 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 46797 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 46798 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 46801 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 46803 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 46804 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 46805 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 46806 $abc$36303$new_n4259_
.sym 46808 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 46810 $abc$36303$new_n4307_
.sym 46812 $abc$36303$new_n4261_
.sym 46813 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46816 $abc$36303$new_n4295_
.sym 46817 $abc$36303$new_n4262_
.sym 46818 $abc$36303$new_n4261_
.sym 46819 $abc$36303$new_n4259_
.sym 46823 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46825 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][3]_new_inv_
.sym 46828 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 46830 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46831 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 46834 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][9]_new_inv_
.sym 46835 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 46837 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46840 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 46841 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 46842 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 46846 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 46848 $abc$36303$techmap\u_alu.$logic_not$rtl/alu.v:36$138_Y_new_inv_
.sym 46849 $abc$36303$new_n4307_
.sym 46852 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 46854 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[16]_new_
.sym 46858 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[15]_new_
.sym 46859 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 46860 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 46861 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[16]_new_
.sym 46865 o_wb_data[20]$SB_IO_OUT
.sym 46866 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 46867 $abc$36303$new_n5165_
.sym 46868 $abc$36303$new_n4061_
.sym 46869 $abc$36303$new_n4825_
.sym 46870 $abc$36303$new_n5166_
.sym 46871 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13760[0]_new_inv_
.sym 46872 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][23]_new_
.sym 46874 branch_instr_offset[12]
.sym 46876 $abc$36303$new_n4040_
.sym 46877 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 46879 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 46880 $abc$36303$new_n2039_
.sym 46881 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 46883 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 46884 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 46885 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 46887 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 46888 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 46889 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 46890 $abc$36303$new_n3018_
.sym 46892 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 46893 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 46894 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 46895 $abc$36303$alu_i_arith_shift_new_
.sym 46897 $abc$36303$new_n3935_
.sym 46898 $abc$36303$new_n3464_
.sym 46899 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 46900 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 46906 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 46908 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][5]_new_inv_
.sym 46909 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 46910 $abc$36303$new_n3975_
.sym 46913 $2\o_wb_we[0:0]
.sym 46914 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[25]_new_
.sym 46915 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 46917 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 46921 $abc$36303$new_n3943_
.sym 46923 alu_i_branch_op[1]
.sym 46924 alu_i_branch_op[0]
.sym 46925 $abc$36303$new_n3558_
.sym 46930 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 46932 $abc$36303$new_n3945_
.sym 46933 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 46934 $abc$36303$new_n3018_
.sym 46935 alu_i_branch_op[2]
.sym 46937 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 46939 $abc$36303$new_n3975_
.sym 46940 $abc$36303$new_n3945_
.sym 46941 $abc$36303$new_n3943_
.sym 46942 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[25]_new_
.sym 46945 $2\o_wb_we[0:0]
.sym 46947 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 46951 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][5]_new_inv_
.sym 46952 $abc$36303$new_n3018_
.sym 46953 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 46954 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 46957 $abc$36303$new_n3558_
.sym 46958 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][5]_new_inv_
.sym 46959 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 46960 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 46963 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 46964 $abc$36303$new_n3018_
.sym 46965 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 46966 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 46970 alu_i_branch_op[2]
.sym 46971 alu_i_branch_op[1]
.sym 46972 alu_i_branch_op[0]
.sym 46976 $2\o_wb_we[0:0]
.sym 46977 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 46981 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 46982 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 46983 $abc$36303$new_n3558_
.sym 46984 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 46986 i_clk$SB_IO_IN_$glb_clk
.sym 46987 i_reset$SB_IO_IN_$glb_sr
.sym 46988 $abc$36303$new_n5168_
.sym 46989 alu_i_branch_op[1]
.sym 46990 branch_instr_offset[8]
.sym 46991 $abc$36303$new_n3558_
.sym 46992 $abc$36303$new_n5173_
.sym 46993 branch_instr_offset[5]
.sym 46994 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 46995 $abc$36303$new_n5175_
.sym 47000 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[25]_new_
.sym 47001 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 47003 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 47004 o_wb_data[31]$SB_IO_OUT
.sym 47005 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 47008 $abc$36303$is_alu_imm_instr_new_
.sym 47009 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 47010 $abc$36303$new_n3775_
.sym 47011 branch_instr_offset[12]
.sym 47012 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 47013 instr[20]
.sym 47014 alu_i_branch_op[0]
.sym 47015 $abc$36303$new_n4069_
.sym 47016 $abc$36303$new_n4825_
.sym 47017 instr[20]
.sym 47018 $abc$36303$new_n5166_
.sym 47019 instr[22]
.sym 47020 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 47021 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 47022 $abc$36303$new_n3768_
.sym 47023 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 47029 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 47030 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 47031 $abc$36303$new_n5190_
.sym 47032 $abc$36303$new_n4061_
.sym 47033 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 47035 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 47036 instr[19]
.sym 47037 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 47038 $abc$36303$new_n5169_
.sym 47039 $abc$36303$new_n3727_
.sym 47040 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 47041 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 47042 $abc$36303$new_n3939_
.sym 47043 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 47045 i_wb_data[19]$SB_IO_IN
.sym 47046 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 47047 branch_instr_offset[8]
.sym 47048 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 47049 $abc$36303$new_n3726_
.sym 47050 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 47051 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 47053 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 47055 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47056 $abc$36303$new_n3558_
.sym 47057 $abc$36303$new_n3935_
.sym 47058 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 47059 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 47060 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47063 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 47064 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 47065 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 47068 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 47069 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 47070 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 47071 branch_instr_offset[8]
.sym 47074 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 47075 instr[19]
.sym 47076 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 47077 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 47080 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 47081 $abc$36303$new_n3558_
.sym 47082 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 47083 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 47086 i_wb_data[19]$SB_IO_IN
.sym 47087 $abc$36303$new_n3727_
.sym 47089 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 47092 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 47093 $abc$36303$new_n5169_
.sym 47094 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 47095 $abc$36303$new_n3726_
.sym 47098 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47099 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47100 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 47101 $abc$36303$new_n4061_
.sym 47104 $abc$36303$new_n3935_
.sym 47105 $abc$36303$new_n3939_
.sym 47106 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 47107 $abc$36303$new_n5190_
.sym 47108 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 47109 i_clk$SB_IO_IN_$glb_clk
.sym 47111 reg_file[31][24]
.sym 47112 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[27]_new_
.sym 47113 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][20]_new_inv_
.sym 47114 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 47115 reg_file[31][17]
.sym 47116 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13724[0]_new_inv_
.sym 47117 $abc$36303$new_n5174_
.sym 47118 $abc$36303$new_n5171_
.sym 47119 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 47122 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 47123 $abc$36303$new_n5116_
.sym 47124 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 47125 $abc$36303$new_n5190_
.sym 47126 $abc$36303$new_n3815_
.sym 47127 $abc$36303$new_n4231_
.sym 47130 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 47131 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 47132 instr[19]
.sym 47134 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 47135 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 47136 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47137 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 47138 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 47139 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 47141 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47142 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 47145 $abc$36303$new_n5169_
.sym 47146 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47152 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 47153 alu_i_branch_op[0]
.sym 47154 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 47155 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47156 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 47158 $abc$36303$is_alu_imm_instr_new_
.sym 47159 $abc$36303$new_n3687_
.sym 47160 $abc$36303$new_n5168_
.sym 47161 alu_i_branch_op[1]
.sym 47162 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 47163 $abc$36303$new_n3940_
.sym 47164 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 47165 alu_i_branch_op[2]
.sym 47166 $abc$36303$new_n4033_
.sym 47167 instr[24]
.sym 47170 branch_instr_offset[12]
.sym 47171 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 47173 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 47174 $abc$36303$new_n5167_
.sym 47175 i_wb_data[24]$SB_IO_IN
.sym 47176 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 47177 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47178 $abc$36303$new_n5166_
.sym 47179 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 47180 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 47181 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47182 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 47183 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 47185 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47186 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 47187 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47188 $abc$36303$new_n4033_
.sym 47191 $abc$36303$new_n5168_
.sym 47192 alu_i_branch_op[2]
.sym 47193 $abc$36303$new_n3687_
.sym 47194 $abc$36303$new_n5167_
.sym 47197 $abc$36303$is_alu_imm_instr_new_
.sym 47198 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 47199 branch_instr_offset[12]
.sym 47203 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 47204 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 47205 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 47206 instr[24]
.sym 47209 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 47210 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 47211 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 47212 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 47215 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 47216 $abc$36303$new_n3940_
.sym 47217 i_wb_data[24]$SB_IO_IN
.sym 47221 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 47222 alu_i_branch_op[0]
.sym 47223 alu_i_branch_op[1]
.sym 47224 $abc$36303$new_n5166_
.sym 47229 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47231 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 47232 i_clk$SB_IO_IN_$glb_clk
.sym 47234 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 47235 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47236 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 47237 $abc$36303$new_n5196_
.sym 47238 reg_file[6][17]
.sym 47239 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47240 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13643[0]_new_inv_
.sym 47241 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 47242 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 47246 $abc$36303$is_alu_imm_instr_new_
.sym 47247 alu_i_branch_op[0]
.sym 47250 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 47251 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47252 $abc$36303$new_n2012_
.sym 47254 $abc$36303$is_alu_imm_instr_new_
.sym 47255 branch_instr_offset[12]
.sym 47256 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 47257 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 47259 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 47261 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47262 reg_file[12][19]
.sym 47263 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 47265 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 47266 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 47267 reg_file[9][19]
.sym 47269 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 47275 $abc$36303$new_n4070_
.sym 47276 $abc$36303$is_alu_imm_instr_new_
.sym 47277 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 47279 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 47280 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 47282 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 47283 $abc$36303$new_n4072_
.sym 47284 $abc$36303$new_n4073_
.sym 47285 $abc$36303$new_n4069_
.sym 47286 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 47287 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 47288 $abc$36303$new_n4825_
.sym 47290 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 47291 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 47292 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47293 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][29]_new_inv_
.sym 47294 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 47296 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47297 $abc$36303$new_n3018_
.sym 47298 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 47299 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][25]_new_inv_
.sym 47300 branch_instr_offset[12]
.sym 47301 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 47302 $abc$36303$new_n5196_
.sym 47303 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13625[0]_new_inv_
.sym 47304 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47305 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47308 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][29]_new_inv_
.sym 47309 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 47310 $abc$36303$new_n3018_
.sym 47311 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 47314 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 47315 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 47316 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47317 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 47321 $abc$36303$is_alu_imm_instr_new_
.sym 47322 branch_instr_offset[12]
.sym 47323 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 47326 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 47327 $abc$36303$new_n4825_
.sym 47328 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13625[0]_new_inv_
.sym 47329 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 47332 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 47333 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 47334 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47335 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47338 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][25]_new_inv_
.sym 47339 $abc$36303$new_n4073_
.sym 47340 $abc$36303$new_n4072_
.sym 47341 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 47344 $abc$36303$new_n4070_
.sym 47345 $abc$36303$new_n4069_
.sym 47346 $abc$36303$new_n5196_
.sym 47352 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47354 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 47355 i_clk$SB_IO_IN_$glb_clk
.sym 47357 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47358 $abc$36303$new_n3697_
.sym 47359 $abc$36303$new_n3699_
.sym 47360 reg_file[15][27]
.sym 47361 reg_file[15][19]
.sym 47362 $abc$36303$new_n2885_
.sym 47363 $abc$36303$new_n3698_
.sym 47364 $abc$36303$new_n2886_
.sym 47369 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 47371 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 47372 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 47375 alu_i_branch_op[2]
.sym 47376 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 47377 $abc$36303$new_n5240_
.sym 47378 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 47379 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 47380 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 47382 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 47383 instr[23]
.sym 47384 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 47385 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47387 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 47388 $abc$36303$new_n2886_
.sym 47389 instr[23]
.sym 47390 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47391 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 47392 reg_file[10][19]
.sym 47398 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 47399 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 47402 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 47403 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 47404 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47405 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 47406 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 47407 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47408 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 47409 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 47411 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47412 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 47413 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[25]_new_
.sym 47414 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47416 i_wb_data[14]$SB_IO_IN
.sym 47418 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 47420 branch_instr_offset[12]
.sym 47421 $abc$36303$new_n3946_
.sym 47422 $abc$36303$is_alu_imm_instr_new_
.sym 47423 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 47424 alu_i_branch_op[2]
.sym 47426 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 47427 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 47431 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 47432 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 47433 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 47434 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 47437 $abc$36303$is_alu_imm_instr_new_
.sym 47438 branch_instr_offset[12]
.sym 47440 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 47443 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47452 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47455 i_wb_data[14]$SB_IO_IN
.sym 47456 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 47457 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 47458 alu_i_branch_op[2]
.sym 47461 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 47462 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 47463 $abc$36303$new_n3946_
.sym 47464 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 47467 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[25]_new_
.sym 47468 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 47469 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 47470 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 47473 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 47474 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 47475 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 47476 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 47477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 47478 i_clk$SB_IO_IN_$glb_clk
.sym 47480 $abc$36303$new_n2887_
.sym 47481 $abc$36303$new_n3700_
.sym 47482 $abc$36303$new_n3696_
.sym 47483 $abc$36303$new_n2884_
.sym 47484 reg_file[3][19]
.sym 47485 $abc$36303$new_n2897_
.sym 47486 reg_file[3][27]
.sym 47487 $abc$36303$new_n3710_
.sym 47488 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 47490 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 47491 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 47492 reg_file[8][24]
.sym 47493 branch_instr_offset[12]
.sym 47494 reg_file[8][19]
.sym 47495 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 47496 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 47498 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47499 reg_file[13][19]
.sym 47500 instr[22]
.sym 47502 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 47504 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 47505 reg_file[3][19]
.sym 47506 reg_file[15][27]
.sym 47507 instr[22]
.sym 47508 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 47509 instr[20]
.sym 47510 instr[17]
.sym 47512 instr[22]
.sym 47513 reg_file[17][27]
.sym 47514 i_wb_data[27]$SB_IO_IN
.sym 47521 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 47524 instr[20]
.sym 47525 reg_file[15][19]
.sym 47526 $abc$36303$is_alu_imm_instr_new_
.sym 47527 instr[17]
.sym 47529 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47530 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 47533 instr[15]
.sym 47534 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 47538 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47539 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 47542 branch_instr_offset[12]
.sym 47543 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 47545 reg_file[11][19]
.sym 47546 instr[22]
.sym 47552 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 47556 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 47560 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47567 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47574 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47578 instr[22]
.sym 47579 instr[20]
.sym 47580 reg_file[15][19]
.sym 47581 reg_file[11][19]
.sym 47584 instr[15]
.sym 47585 instr[17]
.sym 47586 reg_file[11][19]
.sym 47587 reg_file[15][19]
.sym 47590 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 47591 branch_instr_offset[12]
.sym 47592 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 47593 $abc$36303$is_alu_imm_instr_new_
.sym 47596 $abc$36303$is_alu_imm_instr_new_
.sym 47597 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 47598 branch_instr_offset[12]
.sym 47599 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 47600 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 47601 i_clk$SB_IO_IN_$glb_clk
.sym 47603 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 47604 branch_instr_offset[10]
.sym 47605 $abc$36303$new_n2883_
.sym 47606 $abc$36303$new_n3711_
.sym 47607 $abc$36303$new_n3709_
.sym 47608 $abc$36303$new_n2894_
.sym 47609 $abc$36303$new_n3719_
.sym 47610 branch_instr_offset[7]
.sym 47611 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 47615 reg_file[21][24]
.sym 47618 reg_file[6][19]
.sym 47624 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 47628 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47631 instr[21]
.sym 47632 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47638 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47645 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 47646 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 47649 instr[21]
.sym 47650 reg_file[3][27]
.sym 47652 instr[17]
.sym 47653 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47654 instr[17]
.sym 47656 instr[16]
.sym 47657 instr[20]
.sym 47660 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47663 $abc$36303$new_n4051_
.sym 47666 reg_file[6][27]
.sym 47667 reg_file[7][27]
.sym 47669 $abc$36303$new_n4050_
.sym 47671 instr[15]
.sym 47672 instr[22]
.sym 47680 instr[16]
.sym 47683 instr[22]
.sym 47684 instr[20]
.sym 47685 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 47686 reg_file[6][27]
.sym 47691 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47695 instr[22]
.sym 47696 reg_file[3][27]
.sym 47697 reg_file[7][27]
.sym 47698 instr[20]
.sym 47701 instr[15]
.sym 47702 instr[17]
.sym 47703 reg_file[3][27]
.sym 47704 reg_file[7][27]
.sym 47707 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 47708 instr[15]
.sym 47709 instr[17]
.sym 47710 reg_file[6][27]
.sym 47714 instr[21]
.sym 47715 $abc$36303$new_n4050_
.sym 47716 $abc$36303$new_n4051_
.sym 47722 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47723 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 47724 i_clk$SB_IO_IN_$glb_clk
.sym 47726 $abc$36303$new_n5097_
.sym 47727 $abc$36303$new_n3713_
.sym 47728 reg_file[7][19]
.sym 47729 $abc$36303$new_n3718_
.sym 47730 $abc$36303$new_n3708_
.sym 47731 $abc$36303$new_n3712_
.sym 47732 $abc$36303$new_n2900_
.sym 47733 reg_file[7][27]
.sym 47735 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 47741 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 47743 branch_instr_offset[7]
.sym 47746 instr[20]
.sym 47748 i_wb_data[30]$SB_IO_IN
.sym 47749 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 47750 reg_file[27][19]
.sym 47751 $abc$36303$new_n3702_
.sym 47756 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 47757 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 47760 instr[15]
.sym 47767 $abc$36303$new_n4041_
.sym 47769 instr[15]
.sym 47771 $abc$36303$new_n2263_
.sym 47775 instr[16]
.sym 47776 $abc$36303$new_n2269_
.sym 47777 $abc$36303$new_n4037_
.sym 47778 reg_file[15][27]
.sym 47779 $abc$36303$new_n2273_
.sym 47780 $abc$36303$new_n2274_
.sym 47781 reg_file[11][27]
.sym 47782 $abc$36303$new_n2270_
.sym 47783 $abc$36303$new_n4040_
.sym 47784 instr[19]
.sym 47787 $abc$36303$new_n2272_
.sym 47788 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47790 instr[17]
.sym 47791 instr[21]
.sym 47792 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47793 instr[20]
.sym 47795 $abc$36303$new_n2275_
.sym 47796 $abc$36303$new_n2271_
.sym 47797 instr[18]
.sym 47798 instr[22]
.sym 47800 reg_file[15][27]
.sym 47801 reg_file[11][27]
.sym 47802 instr[22]
.sym 47803 instr[20]
.sym 47806 $abc$36303$new_n2273_
.sym 47807 $abc$36303$new_n2274_
.sym 47808 instr[18]
.sym 47809 $abc$36303$new_n2270_
.sym 47812 $abc$36303$new_n4040_
.sym 47813 $abc$36303$new_n4037_
.sym 47814 $abc$36303$new_n4041_
.sym 47815 instr[21]
.sym 47818 instr[16]
.sym 47819 $abc$36303$new_n2269_
.sym 47820 $abc$36303$new_n2275_
.sym 47821 $abc$36303$new_n2263_
.sym 47827 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47830 reg_file[11][27]
.sym 47831 instr[15]
.sym 47832 instr[17]
.sym 47833 reg_file[15][27]
.sym 47836 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47842 instr[19]
.sym 47843 $abc$36303$new_n2271_
.sym 47844 instr[18]
.sym 47845 $abc$36303$new_n2272_
.sym 47846 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 47847 i_clk$SB_IO_IN_$glb_clk
.sym 47849 $abc$36303$new_n5095_
.sym 47850 reg_file[19][19]
.sym 47851 $abc$36303$new_n3703_
.sym 47852 $abc$36303$new_n3704_
.sym 47853 reg_file[19][27]
.sym 47854 $abc$36303$new_n5096_
.sym 47855 reg_file[19][24]
.sym 47856 $abc$36303$new_n3705_
.sym 47865 $abc$36303$new_n3720_
.sym 47868 r_state[0]
.sym 47872 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 47876 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 47878 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47883 reg_file[14][27]
.sym 47884 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 47891 $abc$36303$new_n2267_
.sym 47897 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 47898 instr[22]
.sym 47900 $abc$36303$new_n2268_
.sym 47902 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47903 instr[21]
.sym 47904 instr[15]
.sym 47905 instr[18]
.sym 47906 instr[20]
.sym 47910 reg_file[19][27]
.sym 47912 reg_file[23][27]
.sym 47915 instr[17]
.sym 47917 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 47918 reg_file[19][27]
.sym 47919 $abc$36303$new_n2264_
.sym 47920 reg_file[23][27]
.sym 47929 reg_file[19][27]
.sym 47930 instr[17]
.sym 47931 instr[15]
.sym 47932 reg_file[23][27]
.sym 47936 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 47941 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 47947 instr[18]
.sym 47948 $abc$36303$new_n2267_
.sym 47949 $abc$36303$new_n2264_
.sym 47950 $abc$36303$new_n2268_
.sym 47953 reg_file[23][27]
.sym 47954 reg_file[19][27]
.sym 47955 instr[22]
.sym 47956 instr[20]
.sym 47966 instr[21]
.sym 47969 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 47970 i_clk$SB_IO_IN_$glb_clk
.sym 47972 $abc$36303$new_n3702_
.sym 47974 $abc$36303$new_n5099_
.sym 47975 instr[21]
.sym 47976 $abc$36303$new_n3707_
.sym 47977 reg_file[31][19]
.sym 47978 $abc$36303$new_n5100_
.sym 47979 $abc$36303$new_n3706_
.sym 47987 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 47991 reg_file[26][19]
.sym 48001 instr[17]
.sym 48014 reg_file[10][27]
.sym 48015 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 48017 instr[17]
.sym 48022 reg_file[10][27]
.sym 48026 instr[20]
.sym 48029 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 48032 instr[15]
.sym 48035 instr[22]
.sym 48038 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 48043 reg_file[14][27]
.sym 48058 instr[22]
.sym 48059 reg_file[10][27]
.sym 48060 instr[20]
.sym 48061 reg_file[14][27]
.sym 48067 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 48082 instr[17]
.sym 48083 reg_file[14][27]
.sym 48084 reg_file[10][27]
.sym 48085 instr[15]
.sym 48089 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 48092 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 48093 i_clk$SB_IO_IN_$glb_clk
.sym 48101 reg_file[29][19]
.sym 48102 o_wb_addr[2]$SB_IO_OUT
.sym 48107 reg_file[25][19]
.sym 48108 reg_file[24][19]
.sym 48114 instr[18]
.sym 48143 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 48157 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 48177 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 48187 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 48215 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 48216 i_clk$SB_IO_IN_$glb_clk
.sym 48230 instr[19]
.sym 48263 o_wb_addr[13]$SB_IO_OUT
.sym 48266 o_wb_addr[22]$SB_IO_OUT
.sym 48272 o_wb_addr[13]$SB_IO_OUT
.sym 48275 o_wb_addr[22]$SB_IO_OUT
.sym 48290 i_wb_ack$SB_IO_IN
.sym 48324 reg_file[11][13]
.sym 48326 i_wb_data[12]$SB_IO_IN
.sym 48330 i_wb_data[19]$SB_IO_IN
.sym 48334 reg_file[8][5]
.sym 48337 o_wb_data[20]$SB_IO_OUT
.sym 48339 i_wb_data[19]$SB_IO_IN
.sym 48340 branch_instr_offset[7]
.sym 48341 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 48342 instr[24]
.sym 48353 o_wb_data[20]$SB_IO_OUT
.sym 48362 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 48391 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 48431 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 48439 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 48440 i_clk$SB_IO_IN_$glb_clk
.sym 48447 $abc$36303$new_n5067_
.sym 48452 $abc$36303$new_n3484_
.sym 48453 reg_file[30][13]
.sym 48454 i_reset$SB_IO_IN
.sym 48456 instr[21]
.sym 48457 i_wb_data[12]$SB_IO_IN
.sym 48462 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 48466 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 48468 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451
.sym 48475 reg_file[31][13]
.sym 48484 instr[22]
.sym 48486 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 48487 instr[15]
.sym 48488 i_wb_data[7]$SB_IO_IN
.sym 48491 instr[15]
.sym 48494 reg_file[14][5]
.sym 48502 $abc$36303$new_n3310_
.sym 48506 instr[16]
.sym 48507 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 48511 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48523 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48525 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 48535 reg_file[9][5]
.sym 48539 instr[22]
.sym 48542 instr[17]
.sym 48545 reg_file[13][5]
.sym 48547 instr[20]
.sym 48548 instr[15]
.sym 48562 reg_file[9][5]
.sym 48563 instr[15]
.sym 48564 instr[17]
.sym 48565 reg_file[13][5]
.sym 48586 reg_file[9][5]
.sym 48587 instr[22]
.sym 48588 instr[20]
.sym 48589 reg_file[13][5]
.sym 48592 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48602 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 48603 i_clk$SB_IO_IN_$glb_clk
.sym 48606 reg_file[14][13]
.sym 48607 $abc$36303$new_n3483_
.sym 48608 reg_file[14][5]
.sym 48610 $abc$36303$new_n3482_
.sym 48611 $abc$36303$new_n5068_
.sym 48612 reg_file[14][3]
.sym 48615 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 48621 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 48626 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 48629 reg_file[12][5]
.sym 48630 instr[24]
.sym 48633 instr[20]
.sym 48635 instr[22]
.sym 48637 $abc$36303$new_n3682_
.sym 48638 reg_file[29][5]
.sym 48639 instr[20]
.sym 48646 $abc$36303$new_n3313_
.sym 48648 reg_file[10][5]
.sym 48649 $abc$36303$new_n2496_
.sym 48650 instr[19]
.sym 48651 $abc$36303$new_n3312_
.sym 48653 $abc$36303$new_n2499_
.sym 48654 $abc$36303$new_n2495_
.sym 48655 $abc$36303$new_n2498_
.sym 48657 $abc$36303$new_n3311_
.sym 48659 instr[20]
.sym 48660 reg_file[14][5]
.sym 48661 instr[15]
.sym 48663 reg_file[10][5]
.sym 48665 instr[24]
.sym 48667 instr[21]
.sym 48668 $abc$36303$new_n3310_
.sym 48670 instr[17]
.sym 48671 instr[16]
.sym 48672 instr[16]
.sym 48673 $abc$36303$new_n3309_
.sym 48675 instr[22]
.sym 48676 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48679 reg_file[10][5]
.sym 48680 instr[17]
.sym 48681 instr[15]
.sym 48682 reg_file[14][5]
.sym 48687 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48697 instr[21]
.sym 48698 $abc$36303$new_n3310_
.sym 48699 instr[24]
.sym 48700 $abc$36303$new_n3311_
.sym 48703 instr[16]
.sym 48704 $abc$36303$new_n2496_
.sym 48706 $abc$36303$new_n2495_
.sym 48709 reg_file[14][5]
.sym 48710 instr[22]
.sym 48711 reg_file[10][5]
.sym 48712 instr[20]
.sym 48715 $abc$36303$new_n3313_
.sym 48716 instr[21]
.sym 48717 $abc$36303$new_n3309_
.sym 48718 $abc$36303$new_n3312_
.sym 48721 $abc$36303$new_n2499_
.sym 48722 instr[19]
.sym 48723 instr[16]
.sym 48724 $abc$36303$new_n2498_
.sym 48725 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 48726 i_clk$SB_IO_IN_$glb_clk
.sym 48728 reg_file[16][13]
.sym 48729 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[5]_new_inv_
.sym 48731 $abc$36303$new_n3318_
.sym 48732 $abc$36303$new_n2488_
.sym 48733 $abc$36303$new_n3319_
.sym 48734 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[5]_new_inv_
.sym 48735 $abc$36303$new_n3314_
.sym 48738 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 48739 i_wb_data[21]$SB_IO_IN
.sym 48740 i_wb_data[4]$SB_IO_IN
.sym 48742 reg_file[15][5]
.sym 48744 reg_file[10][5]
.sym 48746 instr[19]
.sym 48747 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 48748 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 48749 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 48750 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 48751 i_wb_data[8]$SB_IO_IN
.sym 48752 reg_file[26][13]
.sym 48753 reg_file[27][13]
.sym 48754 $abc$36303$new_n3317_
.sym 48755 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 48756 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 48757 instr[17]
.sym 48758 $abc$36303$new_n2493_
.sym 48759 instr[16]
.sym 48760 $abc$36303$new_n4453_
.sym 48761 instr[22]
.sym 48762 instr[17]
.sym 48770 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48772 instr[23]
.sym 48773 $abc$36303$new_n2494_
.sym 48775 $abc$36303$auto$maccmap.cc:245:synth$8974[0]
.sym 48776 $abc$36303$new_n2497_
.sym 48780 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 48781 instr[17]
.sym 48782 $abc$36303$new_n2488_
.sym 48783 $abc$36303$new_n3308_
.sym 48785 instr[22]
.sym 48786 pc[0]
.sym 48787 $abc$36303$new_n3320_
.sym 48788 reg_file[8][5]
.sym 48789 reg_file[12][5]
.sym 48793 $abc$36303$procmux$1253_Y[31]_new_
.sym 48794 instr[15]
.sym 48795 $abc$36303$new_n2491_
.sym 48797 $abc$36303$procmux$1178_Y[31]_new_
.sym 48798 $abc$36303$auto$maccmap.cc:245:synth$8981[0]
.sym 48799 instr[20]
.sym 48800 $abc$36303$new_n3314_
.sym 48802 $abc$36303$auto$maccmap.cc:245:synth$8974[0]
.sym 48803 $abc$36303$procmux$1253_Y[31]_new_
.sym 48804 $abc$36303$auto$maccmap.cc:245:synth$8981[0]
.sym 48805 $abc$36303$procmux$1178_Y[31]_new_
.sym 48815 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48820 instr[20]
.sym 48821 reg_file[12][5]
.sym 48822 reg_file[8][5]
.sym 48823 instr[22]
.sym 48826 $abc$36303$new_n2494_
.sym 48827 $abc$36303$new_n2497_
.sym 48828 $abc$36303$new_n2488_
.sym 48829 $abc$36303$new_n2491_
.sym 48834 pc[0]
.sym 48838 $abc$36303$new_n3314_
.sym 48839 $abc$36303$new_n3308_
.sym 48840 $abc$36303$new_n3320_
.sym 48841 instr[23]
.sym 48844 instr[17]
.sym 48845 instr[15]
.sym 48846 reg_file[8][5]
.sym 48847 reg_file[12][5]
.sym 48848 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 48849 i_clk$SB_IO_IN_$glb_clk
.sym 48851 reg_file[17][5]
.sym 48852 $abc$36303$new_n2493_
.sym 48853 $abc$36303$new_n2491_
.sym 48854 $abc$36303$new_n2492_
.sym 48856 $abc$36303$new_n3316_
.sym 48857 $abc$36303$new_n3315_
.sym 48858 $abc$36303$new_n3317_
.sym 48860 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 48861 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 48865 instr[21]
.sym 48866 instr[23]
.sym 48867 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 48868 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 48871 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 48874 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 48875 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 48876 reg_file[31][5]
.sym 48877 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 48879 reg_file[25][5]
.sym 48880 instr[15]
.sym 48882 $abc$36303$new_n2501_
.sym 48883 instr[15]
.sym 48884 instr[19]
.sym 48896 instr[15]
.sym 48897 reg_file[4][5]
.sym 48898 reg_file[0][5]
.sym 48902 $abc$36303$new_n3325_
.sym 48903 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 48905 reg_file[4][5]
.sym 48907 $abc$36303$new_n3326_
.sym 48908 reg_file[1][5]
.sym 48909 instr[21]
.sym 48910 reg_file[0][5]
.sym 48911 instr[20]
.sym 48912 reg_file[5][5]
.sym 48914 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48916 reg_file[1][5]
.sym 48917 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 48918 instr[22]
.sym 48921 $abc$36303$new_n4556_
.sym 48922 instr[17]
.sym 48923 instr[24]
.sym 48925 instr[15]
.sym 48926 instr[17]
.sym 48927 reg_file[5][5]
.sym 48928 reg_file[1][5]
.sym 48931 instr[21]
.sym 48932 $abc$36303$new_n3326_
.sym 48933 $abc$36303$new_n3325_
.sym 48934 instr[24]
.sym 48937 reg_file[0][5]
.sym 48938 instr[20]
.sym 48939 reg_file[4][5]
.sym 48940 instr[22]
.sym 48946 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 48951 $abc$36303$new_n4556_
.sym 48955 reg_file[4][5]
.sym 48956 reg_file[0][5]
.sym 48957 instr[17]
.sym 48958 instr[15]
.sym 48963 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 48967 instr[20]
.sym 48968 reg_file[5][5]
.sym 48969 instr[22]
.sym 48970 reg_file[1][5]
.sym 48971 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 48972 i_clk$SB_IO_IN_$glb_clk
.sym 48974 reg_file[27][13]
.sym 48975 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 48979 $abc$36303$new_n3321_
.sym 48981 reg_file[27][5]
.sym 48983 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 48984 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 48985 o_wb_addr[2]$SB_IO_OUT
.sym 48986 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 48987 pc[4]
.sym 48989 pc[1]
.sym 48990 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 48991 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 48992 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 48995 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 48996 pc[4]
.sym 48998 instr[16]
.sym 49000 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49001 reg_file[24][13]
.sym 49003 instr[16]
.sym 49004 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 49005 instr[21]
.sym 49006 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 49015 reg_file[17][5]
.sym 49016 $abc$36303$new_n3324_
.sym 49017 reg_file[21][5]
.sym 49018 $abc$36303$new_n3327_
.sym 49019 $abc$36303$new_n3332_
.sym 49023 $abc$36303$new_n2502_
.sym 49024 instr[19]
.sym 49025 reg_file[21][5]
.sym 49026 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49027 $abc$36303$new_n3331_
.sym 49028 $abc$36303$new_n2503_
.sym 49029 instr[16]
.sym 49031 instr[17]
.sym 49035 instr[24]
.sym 49036 instr[21]
.sym 49039 instr[20]
.sym 49040 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 49041 instr[22]
.sym 49042 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 49043 instr[15]
.sym 49044 $abc$36303$new_n3321_
.sym 49046 $abc$36303$new_n3330_
.sym 49050 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 49054 instr[16]
.sym 49055 instr[19]
.sym 49056 $abc$36303$new_n2502_
.sym 49057 $abc$36303$new_n2503_
.sym 49060 instr[17]
.sym 49061 instr[15]
.sym 49062 reg_file[17][5]
.sym 49063 reg_file[21][5]
.sym 49072 reg_file[17][5]
.sym 49073 instr[20]
.sym 49074 reg_file[21][5]
.sym 49075 instr[22]
.sym 49078 $abc$36303$new_n3327_
.sym 49079 $abc$36303$new_n3330_
.sym 49080 $abc$36303$new_n3324_
.sym 49081 $abc$36303$new_n3321_
.sym 49086 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49090 instr[21]
.sym 49091 instr[24]
.sym 49092 $abc$36303$new_n3331_
.sym 49093 $abc$36303$new_n3332_
.sym 49094 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 49095 i_clk$SB_IO_IN_$glb_clk
.sym 49097 reg_file[3][5]
.sym 49098 reg_file[3][3]
.sym 49099 $abc$36303$new_n2505_
.sym 49100 $abc$36303$new_n2504_
.sym 49101 reg_file[3][13]
.sym 49102 $abc$36303$new_n2500_
.sym 49103 $abc$36303$new_n3323_
.sym 49104 $abc$36303$new_n3322_
.sym 49107 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 49108 alu_i_b[20]
.sym 49111 pc[5]
.sym 49112 branch_instr_offset[12]
.sym 49113 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49114 instr[23]
.sym 49115 i_wb_data[8]$SB_IO_IN
.sym 49116 pc[14]
.sym 49118 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 49119 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 49120 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 49121 instr[22]
.sym 49122 instr[24]
.sym 49123 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49124 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 49125 instr[20]
.sym 49127 instr[22]
.sym 49129 pc[4]
.sym 49131 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 49132 reg_file[12][5]
.sym 49138 $abc$36303$new_n5024_
.sym 49139 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 49142 reg_file[20][5]
.sym 49143 instr[20]
.sym 49146 instr[18]
.sym 49148 $abc$36303$new_n5261_
.sym 49149 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49150 instr[15]
.sym 49151 $abc$36303$new_n2487_
.sym 49152 $abc$36303$new_n3329_
.sym 49153 instr[22]
.sym 49154 $abc$36303$new_n3328_
.sym 49155 pc[4]
.sym 49156 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 49157 instr[24]
.sym 49158 instr[16]
.sym 49159 $abc$36303$new_n2500_
.sym 49161 instr[19]
.sym 49163 $abc$36303$new_n5263_
.sym 49164 reg_file[16][5]
.sym 49165 reg_file[16][5]
.sym 49167 instr[21]
.sym 49168 $abc$36303$new_n5262_
.sym 49172 pc[4]
.sym 49174 instr[24]
.sym 49177 instr[19]
.sym 49178 $abc$36303$new_n5024_
.sym 49179 $abc$36303$new_n5262_
.sym 49180 instr[16]
.sym 49185 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49189 $abc$36303$new_n3329_
.sym 49190 instr[21]
.sym 49192 $abc$36303$new_n3328_
.sym 49195 instr[22]
.sym 49196 instr[20]
.sym 49197 reg_file[20][5]
.sym 49198 reg_file[16][5]
.sym 49201 instr[18]
.sym 49202 $abc$36303$new_n5263_
.sym 49203 $abc$36303$new_n2500_
.sym 49204 $abc$36303$new_n2487_
.sym 49207 reg_file[16][5]
.sym 49208 instr[15]
.sym 49209 reg_file[20][5]
.sym 49210 $abc$36303$new_n5261_
.sym 49213 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 49217 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 49218 i_clk$SB_IO_IN_$glb_clk
.sym 49222 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 49223 reg_file[7][5]
.sym 49224 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 49226 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 49229 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 49231 i_wb_data[19]$SB_IO_IN
.sym 49233 instr[19]
.sym 49234 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49235 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 49236 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 49238 branch_instr_offset[12]
.sym 49240 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 49242 pc[14]
.sym 49244 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 49245 instr[16]
.sym 49246 instr[16]
.sym 49247 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 49248 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 49249 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49250 reg_file[16][5]
.sym 49251 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 49253 $abc$36303$new_n3469_
.sym 49254 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49262 reg_file[18][5]
.sym 49264 $abc$36303$new_n3469_
.sym 49265 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49267 $abc$36303$new_n5023_
.sym 49268 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 49270 $abc$36303$new_n3338_
.sym 49271 reg_file[22][5]
.sym 49273 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49276 reg_file[18][5]
.sym 49277 i_wb_data[5]$SB_IO_IN
.sym 49279 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 49280 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 49281 instr[22]
.sym 49282 $abc$36303$new_n3294_
.sym 49283 $abc$36303$new_n3335_
.sym 49285 instr[20]
.sym 49286 instr[15]
.sym 49288 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 49289 pc[4]
.sym 49290 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 49291 $abc$36303$new_n5150_
.sym 49292 $abc$36303$new_n3509_
.sym 49294 instr[15]
.sym 49295 reg_file[18][5]
.sym 49296 $abc$36303$new_n5023_
.sym 49297 reg_file[22][5]
.sym 49300 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 49301 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 49302 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49303 i_wb_data[5]$SB_IO_IN
.sym 49307 pc[4]
.sym 49312 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 49313 $abc$36303$new_n3338_
.sym 49314 $abc$36303$new_n3294_
.sym 49315 $abc$36303$new_n3335_
.sym 49318 $abc$36303$new_n3335_
.sym 49319 $abc$36303$new_n3294_
.sym 49320 $abc$36303$new_n3338_
.sym 49321 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 49327 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49330 reg_file[18][5]
.sym 49331 instr[20]
.sym 49332 instr[22]
.sym 49333 reg_file[22][5]
.sym 49336 $abc$36303$new_n3469_
.sym 49337 $abc$36303$new_n3509_
.sym 49338 $abc$36303$new_n5150_
.sym 49339 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 49340 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 49341 i_clk$SB_IO_IN_$glb_clk
.sym 49345 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 49348 reg_file[12][5]
.sym 49349 $abc$36303$new_n3335_
.sym 49353 $abc$36303$new_n3248_
.sym 49354 $abc$36303$new_n3077_
.sym 49356 reg_file[18][5]
.sym 49357 reg_file[2][3]
.sym 49358 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 49359 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 49361 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 49362 instr[24]
.sym 49363 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 49364 instr[21]
.sym 49366 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 49367 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 49368 $abc$36303$new_n3294_
.sym 49369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 49370 pc[1]
.sym 49371 pc[7]
.sym 49372 instr[15]
.sym 49373 $abc$36303$new_n4189_
.sym 49376 alu_i_a[0]
.sym 49377 $abc$36303$new_n5150_
.sym 49386 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 49387 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49390 $abc$36303$new_n4344_
.sym 49391 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49395 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 49396 $abc$36303$add$rtl/cpu.v:137$222_Y[0]
.sym 49398 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[8]
.sym 49399 i_wb_data[8]$SB_IO_IN
.sym 49401 alu_i_a[0]
.sym 49408 instr[20]
.sym 49409 $abc$36303$add$rtl/cpu.v:128$218_Y[0]
.sym 49412 $abc$36303$7\o_wb_we[0:0]_new_
.sym 49414 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49415 branch_instr_offset[11]
.sym 49420 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49423 alu_i_a[0]
.sym 49425 instr[20]
.sym 49432 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49443 branch_instr_offset[11]
.sym 49444 alu_i_a[0]
.sym 49447 $abc$36303$7\o_wb_we[0:0]_new_
.sym 49448 $abc$36303$add$rtl/cpu.v:128$218_Y[0]
.sym 49449 $abc$36303$add$rtl/cpu.v:137$222_Y[0]
.sym 49450 $abc$36303$new_n4344_
.sym 49459 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[8]
.sym 49460 i_wb_data[8]$SB_IO_IN
.sym 49461 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49462 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 49463 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 49464 i_clk$SB_IO_IN_$glb_clk
.sym 49466 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][1]_new_inv_
.sym 49467 $abc$36303$new_n3388_
.sym 49468 $abc$36303$new_n3510_
.sym 49469 $abc$36303$new_n5150_
.sym 49470 $abc$36303$new_n3469_
.sym 49471 $abc$36303$new_n3385_
.sym 49472 reg_file[21][3]
.sym 49473 $abc$36303$new_n3509_
.sym 49474 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49476 instr[21]
.sym 49477 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49478 reg_file[22][3]
.sym 49479 branch_instr_offset[9]
.sym 49480 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 49481 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 49483 $abc$36303$new_n4021_
.sym 49486 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 49487 instr[21]
.sym 49488 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49490 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 49491 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 49492 instr[21]
.sym 49494 $abc$36303$7\o_wb_addr[31:0][2]_new_
.sym 49495 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 49496 $abc$36303$new_n4342_
.sym 49497 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 49498 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 49499 instr[16]
.sym 49501 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 49507 $abc$36303$is_alu_imm_instr_new_
.sym 49509 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 49513 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49514 pc[0]
.sym 49515 $abc$36303$procmux$1178_Y[31]_new_
.sym 49517 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[12]
.sym 49519 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49520 $abc$36303$new_n2012_
.sym 49521 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49524 $abc$36303$new_n3388_
.sym 49525 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13809[1]_new_
.sym 49526 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 49527 $abc$36303$auto$maccmap.cc:245:synth$8981[5]
.sym 49528 $abc$36303$new_n3385_
.sym 49529 $abc$36303$auto$maccmap.cc:245:synth$8974[5]
.sym 49530 $abc$36303$procmux$1253_Y[31]_new_
.sym 49531 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49532 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 49533 branch_instr_offset[7]
.sym 49534 $abc$36303$new_n3390_
.sym 49536 $abc$36303$new_n2039_
.sym 49538 i_wb_data[12]$SB_IO_IN
.sym 49543 pc[0]
.sym 49549 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49552 $abc$36303$new_n2039_
.sym 49554 $abc$36303$new_n2012_
.sym 49555 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 49558 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 49564 i_wb_data[12]$SB_IO_IN
.sym 49565 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[12]
.sym 49566 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 49567 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 49570 $abc$36303$new_n3388_
.sym 49571 $abc$36303$new_n3390_
.sym 49572 $abc$36303$new_n3385_
.sym 49573 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13809[1]_new_
.sym 49577 branch_instr_offset[7]
.sym 49578 $abc$36303$is_alu_imm_instr_new_
.sym 49579 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49582 $abc$36303$procmux$1178_Y[31]_new_
.sym 49583 $abc$36303$auto$maccmap.cc:245:synth$8974[5]
.sym 49584 $abc$36303$procmux$1253_Y[31]_new_
.sym 49585 $abc$36303$auto$maccmap.cc:245:synth$8981[5]
.sym 49586 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 49587 i_clk$SB_IO_IN_$glb_clk
.sym 49589 $abc$36303$new_n3294_
.sym 49590 $abc$36303$new_n3682_
.sym 49591 o_wb_data[2]$SB_IO_OUT
.sym 49592 $abc$36303$new_n3390_
.sym 49593 alu_i_a[0]
.sym 49594 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13895[0]_new_inv_
.sym 49595 $abc$36303$new_n5224_
.sym 49596 alu_i_b[3]
.sym 49597 i_wb_data[13]$SB_IO_IN
.sym 49598 $abc$36303$new_n2426_
.sym 49599 $abc$36303$new_n2426_
.sym 49600 o_wb_data[20]$SB_IO_OUT
.sym 49602 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 49603 $abc$36303$new_n2426_
.sym 49604 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 49605 reg_file[16][3]
.sym 49606 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49607 pc[5]
.sym 49608 pc[14]
.sym 49609 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49610 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49611 $abc$36303$new_n3467_
.sym 49612 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 49614 alu_i_a[0]
.sym 49615 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 49616 $abc$36303$7\o_wb_we[0:0]_new_
.sym 49617 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49618 instr[24]
.sym 49619 instr[22]
.sym 49620 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49621 $abc$36303$7\o_wb_addr[31:0][3]_new_
.sym 49622 $2\o_wb_we[0:0]
.sym 49623 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 49624 alu_i_branch_op[1]
.sym 49632 $abc$36303$7\o_wb_addr[31:0][12]_new_
.sym 49634 pc[2]
.sym 49639 $abc$36303$7\o_wb_addr[31:0][1]_new_
.sym 49640 pc[1]
.sym 49641 pc[3]
.sym 49642 $abc$36303$7\o_wb_addr[31:0][11]_new_
.sym 49643 pc[7]
.sym 49644 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]_new_inv_
.sym 49645 instr[22]
.sym 49647 $abc$36303$7\o_wb_addr[31:0][3]_new_
.sym 49649 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 49650 $abc$36303$7\o_wb_addr[31:0][7]_new_
.sym 49651 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49652 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 49653 pc[12]
.sym 49654 $abc$36303$7\o_wb_addr[31:0][2]_new_
.sym 49655 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 49656 $abc$36303$new_n4342_
.sym 49657 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 49658 $abc$36303$is_alu_imm_instr_new_
.sym 49659 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49660 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 49661 pc[11]
.sym 49663 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 49664 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]_new_inv_
.sym 49665 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 49666 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 49669 $abc$36303$7\o_wb_addr[31:0][3]_new_
.sym 49670 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49671 $abc$36303$new_n4342_
.sym 49672 pc[3]
.sym 49675 $abc$36303$7\o_wb_addr[31:0][12]_new_
.sym 49676 $abc$36303$new_n4342_
.sym 49677 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49678 pc[12]
.sym 49681 $abc$36303$new_n4342_
.sym 49682 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49683 pc[1]
.sym 49684 $abc$36303$7\o_wb_addr[31:0][1]_new_
.sym 49687 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 49688 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 49689 instr[22]
.sym 49690 $abc$36303$is_alu_imm_instr_new_
.sym 49693 $abc$36303$new_n4342_
.sym 49694 pc[11]
.sym 49695 $abc$36303$7\o_wb_addr[31:0][11]_new_
.sym 49696 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49699 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49700 $abc$36303$7\o_wb_addr[31:0][2]_new_
.sym 49701 pc[2]
.sym 49702 $abc$36303$new_n4342_
.sym 49705 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49706 $abc$36303$7\o_wb_addr[31:0][7]_new_
.sym 49707 $abc$36303$new_n4342_
.sym 49708 pc[7]
.sym 49710 i_clk$SB_IO_IN_$glb_clk
.sym 49711 i_reset$SB_IO_IN_$glb_sr
.sym 49712 $abc$36303$new_n3391_
.sym 49713 $abc$36303$new_n5138_
.sym 49714 $abc$36303$new_n4299_
.sym 49715 alu_i_b[2]
.sym 49716 instr[16]
.sym 49717 $abc$36303$new_n3304_
.sym 49718 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[7]_new_
.sym 49719 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13859[0]_new_inv_
.sym 49722 branch_instr_offset[7]
.sym 49723 alu_i_a[30]
.sym 49724 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 49725 $abc$36303$new_n4778_
.sym 49726 instr[19]
.sym 49727 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 49728 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 49729 instr[19]
.sym 49730 o_wb_addr[12]$SB_IO_OUT
.sym 49733 $abc$36303$new_n3018_
.sym 49734 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49735 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 49736 $abc$36303$add$rtl/cpu.v:128$218_Y[9]
.sym 49737 instr[16]
.sym 49738 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 49739 $abc$36303$add$rtl/cpu.v:137$222_Y[9]
.sym 49740 alu_i_a[10]
.sym 49741 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 49743 $abc$36303$new_n3295_
.sym 49744 instr[24]
.sym 49745 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 49746 alu_i_b[3]
.sym 49747 pc[11]
.sym 49755 $abc$36303$new_n3018_
.sym 49757 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 49760 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49761 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 49762 i_wb_data[24]$SB_IO_IN
.sym 49763 $abc$36303$new_n3018_
.sym 49765 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 49766 $abc$36303$is_alu_imm_instr_new_
.sym 49767 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 49768 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49770 $abc$36303$new_n3236_
.sym 49771 $abc$36303$new_n3248_
.sym 49775 branch_instr_offset[7]
.sym 49776 i_wb_data[21]$SB_IO_IN
.sym 49777 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49778 $abc$36303$new_n5138_
.sym 49779 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 49780 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49781 branch_instr_offset[5]
.sym 49783 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 49784 $abc$36303$new_n5139_
.sym 49786 i_wb_data[24]$SB_IO_IN
.sym 49792 i_wb_data[21]$SB_IO_IN
.sym 49798 $abc$36303$is_alu_imm_instr_new_
.sym 49799 branch_instr_offset[5]
.sym 49801 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 49804 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 49805 $abc$36303$new_n3248_
.sym 49806 $abc$36303$new_n3236_
.sym 49807 $abc$36303$new_n5139_
.sym 49810 $abc$36303$is_alu_imm_instr_new_
.sym 49811 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49812 branch_instr_offset[7]
.sym 49813 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 49816 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49817 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 49818 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 49819 $abc$36303$new_n3018_
.sym 49822 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49823 branch_instr_offset[5]
.sym 49824 $abc$36303$is_alu_imm_instr_new_
.sym 49825 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 49828 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 49829 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 49830 $abc$36303$new_n3018_
.sym 49831 $abc$36303$new_n5138_
.sym 49832 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 49833 i_clk$SB_IO_IN_$glb_clk
.sym 49834 i_reset$SB_IO_IN_$glb_sr
.sym 49835 alu_i_a[10]
.sym 49836 alu_i_b[7]
.sym 49837 alu_i_b[1]
.sym 49838 alu_i_a[6]
.sym 49839 alu_i_a[1]
.sym 49840 alu_i_a[3]
.sym 49841 alu_i_b[0]
.sym 49842 alu_i_b[5]
.sym 49844 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49845 o_wb_data[7]$SB_IO_OUT
.sym 49846 instr[24]
.sym 49848 pc[3]
.sym 49849 $abc$36303$new_n3018_
.sym 49851 instr[21]
.sym 49852 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 49853 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 49854 pc[18]
.sym 49855 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 49856 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 49858 $abc$36303$new_n4515_
.sym 49859 $abc$36303$new_n4256_
.sym 49860 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 49861 alu_i_b[2]
.sym 49862 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 49864 alu_i_b[0]
.sym 49865 $abc$36303$new_n4189_
.sym 49866 $abc$36303$new_n3420_
.sym 49867 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 49868 alu_i_a[10]
.sym 49869 alu_i_a[0]
.sym 49870 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 49878 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49879 $abc$36303$add$rtl/cpu.v:137$222_Y[3]
.sym 49880 $abc$36303$add$rtl/cpu.v:137$222_Y[7]
.sym 49881 pc[9]
.sym 49882 $abc$36303$new_n4344_
.sym 49885 $abc$36303$7\o_wb_addr[31:0][9]_new_
.sym 49886 $abc$36303$7\o_wb_we[0:0]_new_
.sym 49887 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 49888 $abc$36303$is_alu_imm_instr_new_
.sym 49889 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49890 $abc$36303$new_n4342_
.sym 49892 $2\o_wb_we[0:0]
.sym 49896 $abc$36303$add$rtl/cpu.v:128$218_Y[9]
.sym 49898 $abc$36303$add$rtl/cpu.v:128$218_Y[3]
.sym 49899 $abc$36303$add$rtl/cpu.v:137$222_Y[9]
.sym 49901 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49905 branch_instr_offset[7]
.sym 49906 $abc$36303$add$rtl/cpu.v:128$218_Y[7]
.sym 49909 $abc$36303$7\o_wb_addr[31:0][9]_new_
.sym 49910 $abc$36303$new_n4342_
.sym 49911 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 49912 pc[9]
.sym 49915 $abc$36303$add$rtl/cpu.v:137$222_Y[9]
.sym 49916 $abc$36303$new_n4344_
.sym 49917 $abc$36303$7\o_wb_we[0:0]_new_
.sym 49918 $abc$36303$add$rtl/cpu.v:128$218_Y[9]
.sym 49921 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 49928 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49930 $2\o_wb_we[0:0]
.sym 49933 $abc$36303$new_n4344_
.sym 49934 $abc$36303$7\o_wb_we[0:0]_new_
.sym 49935 $abc$36303$add$rtl/cpu.v:128$218_Y[3]
.sym 49936 $abc$36303$add$rtl/cpu.v:137$222_Y[3]
.sym 49940 branch_instr_offset[7]
.sym 49941 $abc$36303$is_alu_imm_instr_new_
.sym 49942 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 49945 $abc$36303$new_n4344_
.sym 49946 $abc$36303$7\o_wb_we[0:0]_new_
.sym 49947 $abc$36303$add$rtl/cpu.v:137$222_Y[7]
.sym 49948 $abc$36303$add$rtl/cpu.v:128$218_Y[7]
.sym 49952 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 49956 i_clk$SB_IO_IN_$glb_clk
.sym 49957 i_reset$SB_IO_IN_$glb_sr
.sym 49958 reg_file[16][12]
.sym 49959 alu_i_a[12]
.sym 49960 $abc$36303$new_n3291_
.sym 49961 $abc$36303$new_n4810_
.sym 49962 $abc$36303$new_n3334_
.sym 49963 alu_i_b[15]
.sym 49964 $abc$36303$new_n4796_
.sym 49965 $abc$36303$new_n4783_
.sym 49966 i_reset$SB_IO_IN
.sym 49969 $abc$36303$new_n4105_
.sym 49970 o_wb_addr[9]$SB_IO_OUT
.sym 49972 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 49973 $abc$36303$add$rtl/cpu.v:137$222_Y[3]
.sym 49974 alu_i_b[12]
.sym 49975 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 49977 alu_i_b[6]
.sym 49979 instr[21]
.sym 49980 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 49981 alu_i_branch_op[0]
.sym 49982 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 49983 alu_i_a[2]
.sym 49984 alu_i_a[6]
.sym 49985 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 49987 alu_i_a[8]
.sym 49988 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 49989 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 49990 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 49991 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[10]
.sym 49992 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[21]
.sym 49993 alu_i_a[5]
.sym 50000 alu_i_b[7]
.sym 50001 alu_i_b[1]
.sym 50002 alu_i_a[6]
.sym 50003 alu_i_b[4]
.sym 50005 alu_i_b[0]
.sym 50006 alu_i_b[5]
.sym 50009 alu_i_a[2]
.sym 50011 alu_i_a[1]
.sym 50012 alu_i_a[3]
.sym 50014 alu_i_a[5]
.sym 50015 alu_i_b[6]
.sym 50018 alu_i_b[3]
.sym 50019 alu_i_a[7]
.sym 50021 alu_i_b[2]
.sym 50025 alu_i_a[4]
.sym 50029 alu_i_a[0]
.sym 50031 $auto$alumacc.cc:474:replace_alu$1954.C[1]
.sym 50033 alu_i_a[0]
.sym 50034 alu_i_b[0]
.sym 50037 $auto$alumacc.cc:474:replace_alu$1954.C[2]
.sym 50039 alu_i_b[1]
.sym 50040 alu_i_a[1]
.sym 50041 $auto$alumacc.cc:474:replace_alu$1954.C[1]
.sym 50043 $auto$alumacc.cc:474:replace_alu$1954.C[3]
.sym 50045 alu_i_a[2]
.sym 50046 alu_i_b[2]
.sym 50047 $auto$alumacc.cc:474:replace_alu$1954.C[2]
.sym 50049 $auto$alumacc.cc:474:replace_alu$1954.C[4]
.sym 50051 alu_i_a[3]
.sym 50052 alu_i_b[3]
.sym 50053 $auto$alumacc.cc:474:replace_alu$1954.C[3]
.sym 50055 $auto$alumacc.cc:474:replace_alu$1954.C[5]
.sym 50057 alu_i_a[4]
.sym 50058 alu_i_b[4]
.sym 50059 $auto$alumacc.cc:474:replace_alu$1954.C[4]
.sym 50061 $auto$alumacc.cc:474:replace_alu$1954.C[6]
.sym 50063 alu_i_a[5]
.sym 50064 alu_i_b[5]
.sym 50065 $auto$alumacc.cc:474:replace_alu$1954.C[5]
.sym 50067 $auto$alumacc.cc:474:replace_alu$1954.C[7]
.sym 50069 alu_i_a[6]
.sym 50070 alu_i_b[6]
.sym 50071 $auto$alumacc.cc:474:replace_alu$1954.C[6]
.sym 50073 $auto$alumacc.cc:474:replace_alu$1954.C[8]
.sym 50075 alu_i_a[7]
.sym 50076 alu_i_b[7]
.sym 50077 $auto$alumacc.cc:474:replace_alu$1954.C[7]
.sym 50081 alu_i_b[18]
.sym 50082 alu_i_b[19]
.sym 50083 alu_i_a[4]
.sym 50084 $abc$36303$new_n3420_
.sym 50085 alu_i_a[7]
.sym 50086 $abc$36303$new_n3186_
.sym 50087 $abc$36303$new_n3377_
.sym 50088 alu_i_a[9]
.sym 50089 alu_i_b[20]
.sym 50090 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50091 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50092 alu_i_b[20]
.sym 50093 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 50094 $abc$36303$new_n4796_
.sym 50095 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 50096 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50098 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 50099 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50100 reg_file[16][12]
.sym 50101 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 50102 alu_i_b[14]
.sym 50103 instr[24]
.sym 50104 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 50105 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[12]
.sym 50106 $2\o_wb_we[0:0]
.sym 50107 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 50108 alu_i_branch_op[1]
.sym 50109 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 50110 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 50111 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 50112 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[11]
.sym 50113 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[8]
.sym 50114 alu_i_branch_op[2]
.sym 50116 $abc$36303$alu_i_arith_shift_new_
.sym 50117 $auto$alumacc.cc:474:replace_alu$1954.C[8]
.sym 50122 alu_i_a[15]
.sym 50123 alu_i_a[12]
.sym 50125 alu_i_b[8]
.sym 50127 alu_i_b[15]
.sym 50128 alu_i_b[12]
.sym 50129 alu_i_b[9]
.sym 50132 alu_i_b[13]
.sym 50133 alu_i_a[13]
.sym 50135 alu_i_b[11]
.sym 50136 alu_i_b[10]
.sym 50138 alu_i_a[10]
.sym 50142 alu_i_b[14]
.sym 50143 alu_i_a[11]
.sym 50147 alu_i_a[8]
.sym 50150 alu_i_a[14]
.sym 50153 alu_i_a[9]
.sym 50154 $auto$alumacc.cc:474:replace_alu$1954.C[9]
.sym 50156 alu_i_b[8]
.sym 50157 alu_i_a[8]
.sym 50158 $auto$alumacc.cc:474:replace_alu$1954.C[8]
.sym 50160 $auto$alumacc.cc:474:replace_alu$1954.C[10]
.sym 50162 alu_i_a[9]
.sym 50163 alu_i_b[9]
.sym 50164 $auto$alumacc.cc:474:replace_alu$1954.C[9]
.sym 50166 $auto$alumacc.cc:474:replace_alu$1954.C[11]
.sym 50168 alu_i_b[10]
.sym 50169 alu_i_a[10]
.sym 50170 $auto$alumacc.cc:474:replace_alu$1954.C[10]
.sym 50172 $auto$alumacc.cc:474:replace_alu$1954.C[12]
.sym 50174 alu_i_b[11]
.sym 50175 alu_i_a[11]
.sym 50176 $auto$alumacc.cc:474:replace_alu$1954.C[11]
.sym 50178 $auto$alumacc.cc:474:replace_alu$1954.C[13]
.sym 50180 alu_i_a[12]
.sym 50181 alu_i_b[12]
.sym 50182 $auto$alumacc.cc:474:replace_alu$1954.C[12]
.sym 50184 $auto$alumacc.cc:474:replace_alu$1954.C[14]
.sym 50186 alu_i_a[13]
.sym 50187 alu_i_b[13]
.sym 50188 $auto$alumacc.cc:474:replace_alu$1954.C[13]
.sym 50190 $auto$alumacc.cc:474:replace_alu$1954.C[15]
.sym 50192 alu_i_a[14]
.sym 50193 alu_i_b[14]
.sym 50194 $auto$alumacc.cc:474:replace_alu$1954.C[14]
.sym 50196 $auto$alumacc.cc:474:replace_alu$1954.C[16]
.sym 50198 alu_i_a[15]
.sym 50199 alu_i_b[15]
.sym 50200 $auto$alumacc.cc:474:replace_alu$1954.C[15]
.sym 50205 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[1]
.sym 50206 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[2]
.sym 50207 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[3]
.sym 50208 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[4]
.sym 50209 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[5]
.sym 50210 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[6]
.sym 50211 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[7]
.sym 50212 i_wb_data[21]$SB_IO_IN
.sym 50213 $abc$36303$new_n3186_
.sym 50215 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[26]
.sym 50218 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 50219 alu_i_b[8]
.sym 50220 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 50221 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 50225 alu_i_b[9]
.sym 50226 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 50228 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[20]
.sym 50229 alu_i_a[18]
.sym 50230 branch_instr_offset[8]
.sym 50231 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[31]
.sym 50232 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[22]
.sym 50233 alu_i_b[28]
.sym 50234 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[23]
.sym 50235 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[25]
.sym 50236 alu_i_a[14]
.sym 50237 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[14]
.sym 50238 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 50239 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[15]
.sym 50240 $auto$alumacc.cc:474:replace_alu$1954.C[16]
.sym 50245 alu_i_a[18]
.sym 50246 alu_i_b[19]
.sym 50253 alu_i_b[18]
.sym 50256 alu_i_a[16]
.sym 50257 alu_i_b[17]
.sym 50260 alu_i_b[21]
.sym 50262 alu_i_b[16]
.sym 50263 alu_i_a[19]
.sym 50264 alu_i_a[22]
.sym 50265 alu_i_b[22]
.sym 50271 alu_i_a[21]
.sym 50272 alu_i_a[20]
.sym 50273 alu_i_b[20]
.sym 50274 alu_i_b[23]
.sym 50275 alu_i_a[23]
.sym 50276 alu_i_a[17]
.sym 50277 $auto$alumacc.cc:474:replace_alu$1954.C[17]
.sym 50279 alu_i_b[16]
.sym 50280 alu_i_a[16]
.sym 50281 $auto$alumacc.cc:474:replace_alu$1954.C[16]
.sym 50283 $auto$alumacc.cc:474:replace_alu$1954.C[18]
.sym 50285 alu_i_a[17]
.sym 50286 alu_i_b[17]
.sym 50287 $auto$alumacc.cc:474:replace_alu$1954.C[17]
.sym 50289 $auto$alumacc.cc:474:replace_alu$1954.C[19]
.sym 50291 alu_i_b[18]
.sym 50292 alu_i_a[18]
.sym 50293 $auto$alumacc.cc:474:replace_alu$1954.C[18]
.sym 50295 $auto$alumacc.cc:474:replace_alu$1954.C[20]
.sym 50297 alu_i_a[19]
.sym 50298 alu_i_b[19]
.sym 50299 $auto$alumacc.cc:474:replace_alu$1954.C[19]
.sym 50301 $auto$alumacc.cc:474:replace_alu$1954.C[21]
.sym 50303 alu_i_b[20]
.sym 50304 alu_i_a[20]
.sym 50305 $auto$alumacc.cc:474:replace_alu$1954.C[20]
.sym 50307 $auto$alumacc.cc:474:replace_alu$1954.C[22]
.sym 50309 alu_i_b[21]
.sym 50310 alu_i_a[21]
.sym 50311 $auto$alumacc.cc:474:replace_alu$1954.C[21]
.sym 50313 $auto$alumacc.cc:474:replace_alu$1954.C[23]
.sym 50315 alu_i_a[22]
.sym 50316 alu_i_b[22]
.sym 50317 $auto$alumacc.cc:474:replace_alu$1954.C[22]
.sym 50319 $auto$alumacc.cc:474:replace_alu$1954.C[24]
.sym 50321 alu_i_b[23]
.sym 50322 alu_i_a[23]
.sym 50323 $auto$alumacc.cc:474:replace_alu$1954.C[23]
.sym 50327 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[8]
.sym 50328 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[9]
.sym 50329 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[10]
.sym 50330 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[11]
.sym 50331 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[12]
.sym 50332 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[13]
.sym 50333 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[14]
.sym 50334 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[15]
.sym 50337 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[27]
.sym 50338 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 50339 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[4]
.sym 50342 alu_i_b[12]
.sym 50343 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 50345 $abc$36303$new_n3018_
.sym 50347 alu_i_a[13]
.sym 50349 alu_i_b[31]
.sym 50350 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 50351 $abc$36303$new_n4256_
.sym 50352 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 50353 alu_i_a[29]
.sym 50354 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50355 alu_i_a[25]
.sym 50356 alu_i_b[0]
.sym 50357 alu_i_a[27]
.sym 50358 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50359 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[24]
.sym 50360 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 50361 alu_i_a[0]
.sym 50362 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 50363 $auto$alumacc.cc:474:replace_alu$1954.C[24]
.sym 50371 alu_i_a[29]
.sym 50372 alu_i_b[29]
.sym 50373 alu_i_a[25]
.sym 50374 alu_i_b[24]
.sym 50380 alu_i_a[28]
.sym 50383 alu_i_a[27]
.sym 50384 alu_i_a[31]
.sym 50385 alu_i_a[24]
.sym 50389 alu_i_b[31]
.sym 50391 alu_i_b[27]
.sym 50392 alu_i_a[26]
.sym 50393 alu_i_b[28]
.sym 50395 alu_i_b[30]
.sym 50396 alu_i_a[30]
.sym 50397 alu_i_b[25]
.sym 50399 alu_i_b[26]
.sym 50400 $auto$alumacc.cc:474:replace_alu$1954.C[25]
.sym 50402 alu_i_a[24]
.sym 50403 alu_i_b[24]
.sym 50404 $auto$alumacc.cc:474:replace_alu$1954.C[24]
.sym 50406 $auto$alumacc.cc:474:replace_alu$1954.C[26]
.sym 50408 alu_i_b[25]
.sym 50409 alu_i_a[25]
.sym 50410 $auto$alumacc.cc:474:replace_alu$1954.C[25]
.sym 50412 $auto$alumacc.cc:474:replace_alu$1954.C[27]
.sym 50414 alu_i_a[26]
.sym 50415 alu_i_b[26]
.sym 50416 $auto$alumacc.cc:474:replace_alu$1954.C[26]
.sym 50418 $auto$alumacc.cc:474:replace_alu$1954.C[28]
.sym 50420 alu_i_a[27]
.sym 50421 alu_i_b[27]
.sym 50422 $auto$alumacc.cc:474:replace_alu$1954.C[27]
.sym 50424 $auto$alumacc.cc:474:replace_alu$1954.C[29]
.sym 50426 alu_i_a[28]
.sym 50427 alu_i_b[28]
.sym 50428 $auto$alumacc.cc:474:replace_alu$1954.C[28]
.sym 50430 $auto$alumacc.cc:474:replace_alu$1954.C[30]
.sym 50432 alu_i_b[29]
.sym 50433 alu_i_a[29]
.sym 50434 $auto$alumacc.cc:474:replace_alu$1954.C[29]
.sym 50436 $auto$alumacc.cc:474:replace_alu$1954.C[31]
.sym 50438 alu_i_a[30]
.sym 50439 alu_i_b[30]
.sym 50440 $auto$alumacc.cc:474:replace_alu$1954.C[30]
.sym 50444 alu_i_a[31]
.sym 50445 alu_i_b[31]
.sym 50446 $auto$alumacc.cc:474:replace_alu$1954.C[31]
.sym 50450 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[16]
.sym 50451 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[17]
.sym 50452 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[18]
.sym 50453 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[19]
.sym 50454 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[20]
.sym 50455 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[21]
.sym 50456 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[22]
.sym 50457 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[23]
.sym 50459 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 50460 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 50461 o_wb_addr[2]$SB_IO_OUT
.sym 50462 alu_i_branch_op[0]
.sym 50463 $abc$36303$new_n4298_
.sym 50464 instr[22]
.sym 50465 instr[17]
.sym 50466 instr[20]
.sym 50467 instr[17]
.sym 50468 alu_i_b[17]
.sym 50469 $abc$36303$new_n3466_
.sym 50470 alu_i_b[24]
.sym 50471 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 50472 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 50473 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 50474 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 50475 alu_i_a[31]
.sym 50476 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 50477 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[21]
.sym 50478 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 50479 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[28]
.sym 50480 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[25]
.sym 50482 $abc$36303$auto$rtlil.cc:1864:Xor$1945_new_
.sym 50483 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[30]
.sym 50484 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 50485 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 50491 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[16]
.sym 50494 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 50496 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50498 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[15]
.sym 50500 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[20]
.sym 50502 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50504 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[22]
.sym 50506 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[23]
.sym 50507 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[16]
.sym 50509 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[15]
.sym 50510 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 50511 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[20]
.sym 50513 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 50514 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[23]
.sym 50517 $abc$36303$alu_i_arith_shift_new_
.sym 50521 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[22]
.sym 50522 $2\o_wb_we[0:0]
.sym 50525 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 50530 $abc$36303$alu_i_arith_shift_new_
.sym 50531 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[22]
.sym 50532 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[22]
.sym 50533 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50536 $2\o_wb_we[0:0]
.sym 50539 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 50542 $abc$36303$alu_i_arith_shift_new_
.sym 50543 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[20]
.sym 50544 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50545 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[20]
.sym 50548 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[16]
.sym 50549 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50550 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[16]
.sym 50551 $abc$36303$alu_i_arith_shift_new_
.sym 50555 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 50560 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[23]
.sym 50561 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[23]
.sym 50562 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50563 $abc$36303$alu_i_arith_shift_new_
.sym 50566 $abc$36303$alu_i_arith_shift_new_
.sym 50567 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50568 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[15]
.sym 50569 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[15]
.sym 50571 i_clk$SB_IO_IN_$glb_clk
.sym 50572 i_reset$SB_IO_IN_$glb_sr
.sym 50573 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[24]
.sym 50574 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[25]
.sym 50575 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[26]
.sym 50576 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[27]
.sym 50577 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[28]
.sym 50578 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[29]
.sym 50579 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[30]
.sym 50580 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[31]
.sym 50582 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50583 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50586 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 50588 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50589 $abc$36303$new_n2039_
.sym 50590 alu_i_a[20]
.sym 50592 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50593 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 50594 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 50596 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 50597 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 50598 alu_i_branch_op[2]
.sym 50599 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 50600 alu_i_branch_op[1]
.sym 50601 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 50602 $2\o_wb_we[0:0]
.sym 50603 $abc$36303$alu_i_arith_shift_new_
.sym 50604 $abc$36303$new_n3984_
.sym 50606 $abc$36303$new_n4768_
.sym 50607 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 50608 $2\o_wb_we[0:0]
.sym 50616 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 50617 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[19]
.sym 50620 $PACKER_VCC_NET
.sym 50622 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 50624 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[29]
.sym 50625 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[19]
.sym 50626 alu_i_b[0]
.sym 50628 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[0]
.sym 50631 $abc$36303$alu_i_arith_shift_new_
.sym 50632 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[0]
.sym 50633 alu_i_a[0]
.sym 50636 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50637 $abc$36303$auto$rtlil.cc:1832:Not$1953_new_
.sym 50638 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 50639 $abc$36303$new_n4258_
.sym 50641 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 50642 $abc$36303$auto$rtlil.cc:1864:Xor$1945_new_
.sym 50643 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[29]
.sym 50644 $abc$36303$new_n4301_
.sym 50645 $abc$36303$new_n4298_
.sym 50648 $abc$36303$auto$rtlil.cc:1832:Not$1953_new_
.sym 50649 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 50650 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 50653 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[0]
.sym 50654 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[0]
.sym 50655 $abc$36303$alu_i_arith_shift_new_
.sym 50656 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50660 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 50661 $PACKER_VCC_NET
.sym 50662 alu_i_a[0]
.sym 50665 alu_i_a[0]
.sym 50667 alu_i_b[0]
.sym 50673 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 50677 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[19]
.sym 50678 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[19]
.sym 50679 $abc$36303$alu_i_arith_shift_new_
.sym 50680 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50683 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[29]
.sym 50684 $abc$36303$alu_i_arith_shift_new_
.sym 50685 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50686 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[29]
.sym 50689 $abc$36303$new_n4301_
.sym 50690 $abc$36303$new_n4298_
.sym 50691 $abc$36303$auto$rtlil.cc:1864:Xor$1945_new_
.sym 50692 $abc$36303$new_n4258_
.sym 50696 $abc$36303$new_n4227_
.sym 50697 $abc$36303$alu_i_arith_shift_new_
.sym 50698 $abc$36303$new_n4756_
.sym 50699 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][0]_new_
.sym 50700 $abc$36303$new_n4757_
.sym 50701 $abc$36303$new_n4148_
.sym 50702 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7766_new_
.sym 50703 $abc$36303$new_n3810_
.sym 50707 i_wb_data[19]$SB_IO_IN
.sym 50709 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 50710 $abc$36303$new_n3724_
.sym 50711 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50712 alu_i_a[26]
.sym 50713 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 50714 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 50715 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 50716 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 50718 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 50719 $abc$36303$new_n3018_
.sym 50721 branch_instr_offset[8]
.sym 50722 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[27]
.sym 50723 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[31]
.sym 50725 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 50727 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[25]
.sym 50728 $abc$36303$new_n2426_
.sym 50730 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[31]
.sym 50731 $abc$36303$new_n3558_
.sym 50737 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 50739 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50740 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[0]_new_
.sym 50742 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[0]_new_
.sym 50743 $abc$36303$new_n4765_
.sym 50744 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 50746 $abc$36303$new_n4766_
.sym 50747 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[26]
.sym 50749 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[0]_new_
.sym 50751 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 50752 $abc$36303$new_n2012_
.sym 50753 $abc$36303$new_n3077_
.sym 50755 $abc$36303$new_n2039_
.sym 50756 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50757 $abc$36303$new_n3018_
.sym 50758 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 50759 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50760 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[26]
.sym 50761 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 50762 $abc$36303$alu_i_arith_shift_new_
.sym 50764 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 50765 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 50766 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 50767 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50768 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 50770 $abc$36303$new_n3077_
.sym 50771 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 50773 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 50777 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 50782 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50783 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[26]
.sym 50784 $abc$36303$alu_i_arith_shift_new_
.sym 50785 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[26]
.sym 50788 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 50789 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 50790 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50791 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 50794 $abc$36303$new_n2012_
.sym 50795 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50796 $abc$36303$new_n2039_
.sym 50797 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 50802 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[0]_new_
.sym 50803 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 50806 $abc$36303$new_n4766_
.sym 50807 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[0]_new_
.sym 50808 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50809 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 50812 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 50813 $abc$36303$new_n4765_
.sym 50814 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[0]_new_
.sym 50815 $abc$36303$new_n3018_
.sym 50819 $abc$36303$new_n5307_
.sym 50820 reg_file[14][26]
.sym 50821 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13836[1]_new_
.sym 50822 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 50823 $abc$36303$new_n4768_
.sym 50824 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 50825 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][0]_new_
.sym 50826 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 50829 $abc$36303$new_n3248_
.sym 50831 $abc$36303$new_n3018_
.sym 50835 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 50838 $abc$36303$new_n4227_
.sym 50839 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 50840 $abc$36303$alu_i_arith_shift_new_
.sym 50841 $abc$36303$new_n3464_
.sym 50842 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 50843 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 50844 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[24]
.sym 50845 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50846 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 50847 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 50848 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 50849 $abc$36303$new_n3558_
.sym 50850 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50851 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 50852 $abc$36303$new_n5165_
.sym 50853 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50854 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 50860 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 50861 $abc$36303$alu_i_arith_shift_new_
.sym 50862 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 50863 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 50864 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 50865 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 50866 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 50867 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][23]_new_
.sym 50868 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 50870 $abc$36303$new_n4020_
.sym 50871 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50872 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 50873 $abc$36303$new_n3636_
.sym 50874 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[16]_new_
.sym 50875 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 50876 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50877 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 50878 $abc$36303$new_n2426_
.sym 50881 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50882 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[25]
.sym 50884 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50885 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13670[0]_new_inv_
.sym 50886 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50887 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[25]
.sym 50889 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 50891 $abc$36303$new_n3558_
.sym 50893 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 50895 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 50899 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50900 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 50901 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 50902 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 50905 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13670[0]_new_inv_
.sym 50906 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 50907 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 50908 $abc$36303$new_n4020_
.sym 50911 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][23]_new_
.sym 50912 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 50913 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50914 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 50917 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[25]
.sym 50918 $abc$36303$alu_i_arith_shift_new_
.sym 50919 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[25]
.sym 50920 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50923 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 50924 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 50925 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 50926 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50929 $abc$36303$new_n3558_
.sym 50930 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[16]_new_
.sym 50931 $abc$36303$new_n3636_
.sym 50932 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 50935 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][23]_new_
.sym 50936 $abc$36303$new_n2426_
.sym 50937 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50942 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][22]_new_inv_
.sym 50943 $abc$36303$new_n3900_
.sym 50944 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 50945 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$7\buffer[31:0][16]_new_inv_
.sym 50946 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[25]_new_
.sym 50947 reg_file[17][17]
.sym 50948 $abc$36303$new_n3722_
.sym 50949 $abc$36303$new_n3932_
.sym 50951 instr[21]
.sym 50952 instr[21]
.sym 50953 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 50954 $abc$36303$new_n3018_
.sym 50955 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 50956 instr[22]
.sym 50957 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 50960 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 50961 $2\o_wb_we[0:0]
.sym 50962 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 50964 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 50965 $abc$36303$new_n5306_
.sym 50966 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 50968 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[25]
.sym 50969 reg_file[17][17]
.sym 50972 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 50973 alu_i_branch_op[1]
.sym 50974 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 50975 branch_instr_offset[8]
.sym 50976 branch_instr_offset[10]
.sym 50977 $abc$36303$new_n3650_
.sym 50983 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 50984 alu_i_branch_op[1]
.sym 50985 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 50986 $abc$36303$is_alu_imm_instr_new_
.sym 50987 branch_instr_offset[12]
.sym 50988 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 50989 $abc$36303$new_n5164_
.sym 50990 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 50993 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[31]
.sym 50994 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[27]
.sym 50995 $abc$36303$new_n3018_
.sym 50997 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13760[0]_new_inv_
.sym 50999 $abc$36303$new_n3464_
.sym 51000 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51001 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 51003 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 51004 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 51005 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51006 $abc$36303$alu_i_arith_shift_new_
.sym 51007 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 51008 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[31]
.sym 51009 $2\o_wb_we[0:0]
.sym 51010 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$7\buffer[31:0][16]_new_inv_
.sym 51011 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 51012 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[27]
.sym 51013 $abc$36303$new_n3722_
.sym 51014 $abc$36303$alu_i_arith_shift_new_
.sym 51017 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 51019 $2\o_wb_we[0:0]
.sym 51022 $abc$36303$is_alu_imm_instr_new_
.sym 51023 branch_instr_offset[12]
.sym 51024 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 51025 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51028 $abc$36303$new_n5164_
.sym 51029 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13760[0]_new_inv_
.sym 51030 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$7\buffer[31:0][16]_new_inv_
.sym 51031 $abc$36303$new_n3018_
.sym 51034 $abc$36303$alu_i_arith_shift_new_
.sym 51035 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[27]
.sym 51036 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 51037 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[27]
.sym 51040 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[31]
.sym 51041 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[31]
.sym 51042 $abc$36303$alu_i_arith_shift_new_
.sym 51043 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 51046 $abc$36303$new_n3722_
.sym 51047 $abc$36303$new_n3464_
.sym 51048 alu_i_branch_op[1]
.sym 51049 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 51052 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 51053 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 51054 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51055 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51058 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 51059 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 51063 i_clk$SB_IO_IN_$glb_clk
.sym 51064 i_reset$SB_IO_IN_$glb_sr
.sym 51065 reg_file[12][19]
.sym 51066 $abc$36303$new_n5190_
.sym 51067 $abc$36303$new_n5170_
.sym 51068 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 51069 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][16]_new_inv_
.sym 51070 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][16]_new_inv_
.sym 51071 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[24]_new_
.sym 51072 reg_file[12][17]
.sym 51073 i_wb_data[13]$SB_IO_IN
.sym 51076 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51077 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51080 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 51081 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 51083 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 51085 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 51086 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 51087 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 51088 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 51089 instr[22]
.sym 51090 $abc$36303$new_n5165_
.sym 51091 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51092 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 51093 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 51094 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 51095 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51097 alu_i_branch_op[2]
.sym 51098 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 51099 alu_i_branch_op[1]
.sym 51100 $abc$36303$alu_i_arith_shift_new_
.sym 51109 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 51110 $abc$36303$new_n3724_
.sym 51111 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51112 $abc$36303$new_n5174_
.sym 51113 $abc$36303$new_n5171_
.sym 51114 i_wb_data[25]$SB_IO_IN
.sym 51116 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 51117 $abc$36303$new_n3558_
.sym 51118 i_wb_data[28]$SB_IO_IN
.sym 51119 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51120 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 51125 $abc$36303$new_n3768_
.sym 51126 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 51128 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 51132 $abc$36303$new_n5170_
.sym 51133 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 51134 i_wb_data[13]$SB_IO_IN
.sym 51136 $abc$36303$new_n2902_
.sym 51137 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 51139 $abc$36303$new_n3558_
.sym 51140 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 51141 $abc$36303$new_n3724_
.sym 51142 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51147 i_wb_data[13]$SB_IO_IN
.sym 51152 i_wb_data[28]$SB_IO_IN
.sym 51157 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 51159 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 51163 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 51164 $abc$36303$new_n3768_
.sym 51165 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 51169 i_wb_data[25]$SB_IO_IN
.sym 51175 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 51176 $abc$36303$new_n2902_
.sym 51177 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 51178 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51181 $abc$36303$new_n5170_
.sym 51182 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51183 $abc$36303$new_n5171_
.sym 51184 $abc$36303$new_n5174_
.sym 51185 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 51186 i_clk$SB_IO_IN_$glb_clk
.sym 51187 i_reset$SB_IO_IN_$glb_sr
.sym 51188 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][20]_new_inv_
.sym 51189 reg_file[24][24]
.sym 51190 $abc$36303$new_n3935_
.sym 51191 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][24]_new_inv_
.sym 51192 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][22]_new_inv_
.sym 51193 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][20]_new_inv_
.sym 51194 reg_file[24][17]
.sym 51195 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][22]_new_inv_
.sym 51196 i_wb_data[25]$SB_IO_IN
.sym 51198 branch_instr_offset[7]
.sym 51200 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51204 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 51205 reg_file[12][17]
.sym 51206 branch_instr_offset[8]
.sym 51207 reg_file[12][19]
.sym 51208 $abc$36303$new_n3558_
.sym 51209 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51210 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 51212 reg_file[31][17]
.sym 51213 branch_instr_offset[8]
.sym 51214 reg_file[0][19]
.sym 51215 $abc$36303$new_n3558_
.sym 51217 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 51218 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 51219 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51220 i_wb_data[13]$SB_IO_IN
.sym 51221 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 51222 $abc$36303$new_n2902_
.sym 51230 $abc$36303$new_n2012_
.sym 51231 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 51232 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 51233 $abc$36303$new_n5173_
.sym 51234 $abc$36303$is_alu_imm_instr_new_
.sym 51237 $abc$36303$new_n3018_
.sym 51238 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51239 branch_instr_offset[12]
.sym 51240 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 51241 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 51242 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51244 $abc$36303$new_n2902_
.sym 51245 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][20]_new_inv_
.sym 51247 $abc$36303$new_n2039_
.sym 51248 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51249 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 51251 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 51253 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 51255 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51256 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 51258 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13724[0]_new_inv_
.sym 51264 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 51269 $abc$36303$new_n2902_
.sym 51270 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51271 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 51274 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 51275 $abc$36303$new_n2012_
.sym 51276 $abc$36303$new_n2039_
.sym 51277 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51280 branch_instr_offset[12]
.sym 51281 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 51282 $abc$36303$is_alu_imm_instr_new_
.sym 51287 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 51292 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 51293 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51294 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 51295 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51298 $abc$36303$new_n5173_
.sym 51300 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13724[0]_new_inv_
.sym 51304 $abc$36303$new_n3018_
.sym 51306 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51307 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][20]_new_inv_
.sym 51308 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 51309 i_clk$SB_IO_IN_$glb_clk
.sym 51311 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][28]_new_inv_
.sym 51312 $abc$36303$new_n4193_
.sym 51313 reg_file[0][17]
.sym 51314 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 51315 reg_file[0][30]
.sym 51316 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][24]_new_inv_
.sym 51317 reg_file[0][24]
.sym 51318 reg_file[0][19]
.sym 51319 instr[24]
.sym 51321 o_wb_data[7]$SB_IO_OUT
.sym 51322 instr[24]
.sym 51323 reg_file[31][24]
.sym 51324 reg_file[24][17]
.sym 51325 $abc$36303$new_n4151_
.sym 51326 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 51328 instr[23]
.sym 51329 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 51330 $abc$36303$new_n3018_
.sym 51334 $abc$36303$new_n3935_
.sym 51335 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 51336 $abc$36303$new_n3726_
.sym 51337 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51338 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 51340 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51341 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 51342 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 51343 reg_file[14][19]
.sym 51344 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 51345 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51346 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 51353 alu_i_branch_op[2]
.sym 51357 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 51359 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 51360 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 51362 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 51363 alu_i_branch_op[0]
.sym 51365 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51366 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 51368 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 51369 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 51370 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 51371 alu_i_branch_op[1]
.sym 51372 $abc$36303$is_alu_imm_instr_new_
.sym 51376 $abc$36303$new_n4105_
.sym 51377 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51378 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 51379 branch_instr_offset[12]
.sym 51381 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 51382 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13643[0]_new_inv_
.sym 51383 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 51385 $abc$36303$is_alu_imm_instr_new_
.sym 51386 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 51387 branch_instr_offset[12]
.sym 51388 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 51391 alu_i_branch_op[2]
.sym 51392 alu_i_branch_op[0]
.sym 51393 alu_i_branch_op[1]
.sym 51397 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 51398 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 51400 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 51403 $abc$36303$new_n4105_
.sym 51404 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 51405 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13643[0]_new_inv_
.sym 51406 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 51410 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 51415 alu_i_branch_op[1]
.sym 51417 alu_i_branch_op[2]
.sym 51418 alu_i_branch_op[0]
.sym 51421 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51422 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 51423 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51424 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 51427 alu_i_branch_op[1]
.sym 51429 alu_i_branch_op[2]
.sym 51430 alu_i_branch_op[0]
.sym 51431 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 51432 i_clk$SB_IO_IN_$glb_clk
.sym 51434 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][24]_new_inv_
.sym 51435 reg_file[8][19]
.sym 51436 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][26]_new_inv_
.sym 51437 reg_file[8][17]
.sym 51438 reg_file[8][24]
.sym 51439 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][30]_new_inv_
.sym 51440 $abc$36303$new_n4195_
.sym 51441 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][26]_new_inv_
.sym 51442 i_reset$SB_IO_IN
.sym 51445 $abc$36303$new_n5100_
.sym 51446 instr[20]
.sym 51447 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 51448 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 51449 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 51450 instr[17]
.sym 51452 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 51454 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 51456 $abc$36303$new_n3018_
.sym 51457 reg_file[0][17]
.sym 51459 instr[16]
.sym 51460 branch_instr_offset[10]
.sym 51461 $abc$36303$new_n3939_
.sym 51464 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51465 instr[20]
.sym 51466 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51475 reg_file[13][19]
.sym 51477 $abc$36303$new_n3699_
.sym 51478 $abc$36303$new_n5169_
.sym 51480 reg_file[9][19]
.sym 51481 instr[22]
.sym 51483 reg_file[12][19]
.sym 51484 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 51489 instr[20]
.sym 51490 reg_file[8][19]
.sym 51491 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 51492 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51493 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 51496 $abc$36303$new_n3726_
.sym 51497 $abc$36303$new_n3698_
.sym 51499 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51500 instr[15]
.sym 51501 instr[17]
.sym 51503 instr[24]
.sym 51505 instr[21]
.sym 51508 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 51509 $abc$36303$new_n5169_
.sym 51510 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 51511 $abc$36303$new_n3726_
.sym 51514 instr[24]
.sym 51515 $abc$36303$new_n3699_
.sym 51516 instr[21]
.sym 51517 $abc$36303$new_n3698_
.sym 51520 reg_file[8][19]
.sym 51521 reg_file[12][19]
.sym 51522 instr[22]
.sym 51523 instr[20]
.sym 51528 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51535 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51538 instr[17]
.sym 51539 reg_file[13][19]
.sym 51540 reg_file[9][19]
.sym 51541 instr[15]
.sym 51544 instr[22]
.sym 51545 instr[20]
.sym 51546 reg_file[13][19]
.sym 51547 reg_file[9][19]
.sym 51550 instr[17]
.sym 51551 instr[15]
.sym 51552 reg_file[12][19]
.sym 51553 reg_file[8][19]
.sym 51554 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 51555 i_clk$SB_IO_IN_$glb_clk
.sym 51558 reg_file[27][19]
.sym 51560 instr[15]
.sym 51561 reg_file[27][24]
.sym 51569 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51570 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 51571 instr[23]
.sym 51573 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 51574 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 51576 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 51578 instr[23]
.sym 51581 instr[19]
.sym 51582 reg_file[27][24]
.sym 51583 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 51586 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 51587 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51588 alu_i_branch_op[2]
.sym 51589 instr[22]
.sym 51598 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51599 $abc$36303$new_n3697_
.sym 51600 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 51601 $abc$36303$new_n2886_
.sym 51604 reg_file[6][19]
.sym 51605 reg_file[10][19]
.sym 51607 instr[19]
.sym 51608 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 51610 $abc$36303$new_n3701_
.sym 51611 $abc$36303$new_n2885_
.sym 51613 instr[15]
.sym 51615 reg_file[14][19]
.sym 51618 instr[22]
.sym 51619 instr[16]
.sym 51621 instr[17]
.sym 51623 $abc$36303$new_n3700_
.sym 51624 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51625 instr[20]
.sym 51626 instr[20]
.sym 51627 instr[21]
.sym 51629 instr[17]
.sym 51631 instr[15]
.sym 51632 reg_file[10][19]
.sym 51633 instr[17]
.sym 51634 reg_file[14][19]
.sym 51637 reg_file[10][19]
.sym 51638 instr[20]
.sym 51639 reg_file[14][19]
.sym 51640 instr[22]
.sym 51643 $abc$36303$new_n3700_
.sym 51644 $abc$36303$new_n3697_
.sym 51645 instr[21]
.sym 51646 $abc$36303$new_n3701_
.sym 51649 $abc$36303$new_n2886_
.sym 51650 $abc$36303$new_n2885_
.sym 51651 instr[16]
.sym 51652 instr[19]
.sym 51655 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51661 instr[17]
.sym 51662 reg_file[6][19]
.sym 51663 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 51664 instr[15]
.sym 51670 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51673 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 51674 reg_file[6][19]
.sym 51675 instr[20]
.sym 51676 instr[22]
.sym 51677 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 51678 i_clk$SB_IO_IN_$glb_clk
.sym 51680 reg_file[5][17]
.sym 51681 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 51682 $abc$36303$new_n2896_
.sym 51683 $abc$36303$new_n2901_
.sym 51684 $abc$36303$new_n2898_
.sym 51685 reg_file[5][24]
.sym 51686 $abc$36303$new_n3714_
.sym 51687 reg_file[5][19]
.sym 51694 instr[23]
.sym 51696 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 51697 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 51699 instr[15]
.sym 51700 instr[18]
.sym 51701 reg_file[27][19]
.sym 51702 i_wb_data[27]$SB_IO_IN
.sym 51709 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 51711 reg_file[0][19]
.sym 51714 branch_instr_offset[10]
.sym 51715 instr[17]
.sym 51721 $abc$36303$new_n2887_
.sym 51723 reg_file[7][19]
.sym 51724 instr[15]
.sym 51725 instr[22]
.sym 51726 reg_file[3][19]
.sym 51727 i_wb_data[27]$SB_IO_IN
.sym 51728 reg_file[17][19]
.sym 51729 instr[16]
.sym 51730 instr[23]
.sym 51731 $abc$36303$new_n3696_
.sym 51732 $abc$36303$new_n2884_
.sym 51733 $abc$36303$new_n3708_
.sym 51734 i_wb_data[30]$SB_IO_IN
.sym 51735 instr[20]
.sym 51736 $abc$36303$new_n3710_
.sym 51737 instr[17]
.sym 51740 $abc$36303$new_n3711_
.sym 51742 $abc$36303$new_n2888_
.sym 51747 instr[21]
.sym 51748 reg_file[21][19]
.sym 51750 $abc$36303$new_n3702_
.sym 51754 $abc$36303$new_n3702_
.sym 51755 $abc$36303$new_n3696_
.sym 51756 instr[23]
.sym 51757 $abc$36303$new_n3708_
.sym 51763 i_wb_data[30]$SB_IO_IN
.sym 51766 $abc$36303$new_n2884_
.sym 51767 $abc$36303$new_n2888_
.sym 51768 $abc$36303$new_n2887_
.sym 51769 instr[16]
.sym 51772 instr[20]
.sym 51773 instr[22]
.sym 51774 reg_file[3][19]
.sym 51775 reg_file[7][19]
.sym 51778 $abc$36303$new_n3710_
.sym 51779 $abc$36303$new_n3711_
.sym 51781 instr[21]
.sym 51784 reg_file[17][19]
.sym 51785 instr[17]
.sym 51786 instr[15]
.sym 51787 reg_file[21][19]
.sym 51790 reg_file[21][19]
.sym 51791 reg_file[17][19]
.sym 51792 instr[22]
.sym 51793 instr[20]
.sym 51797 i_wb_data[27]$SB_IO_IN
.sym 51800 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 51801 i_clk$SB_IO_IN_$glb_clk
.sym 51802 i_reset$SB_IO_IN_$glb_sr
.sym 51803 reg_file[18][30]
.sym 51804 $abc$36303$new_n2899_
.sym 51805 $abc$36303$new_n2893_
.sym 51806 $abc$36303$new_n2895_
.sym 51807 instr[19]
.sym 51808 $abc$36303$new_n3720_
.sym 51809 reg_file[18][24]
.sym 51810 $abc$36303$new_n2889_
.sym 51818 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 51819 instr[18]
.sym 51820 instr[23]
.sym 51827 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 51828 reg_file[19][24]
.sym 51830 instr[22]
.sym 51833 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 51834 o_wb_data[2]$SB_IO_OUT
.sym 51838 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 51845 instr[22]
.sym 51848 instr[20]
.sym 51849 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51850 $abc$36303$new_n3714_
.sym 51851 instr[17]
.sym 51855 $abc$36303$new_n3718_
.sym 51856 $abc$36303$new_n3709_
.sym 51857 $abc$36303$new_n5096_
.sym 51858 $abc$36303$new_n3719_
.sym 51859 $abc$36303$new_n3720_
.sym 51860 $abc$36303$new_n5100_
.sym 51861 $abc$36303$new_n3713_
.sym 51862 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 51865 $abc$36303$new_n3712_
.sym 51866 reg_file[4][19]
.sym 51867 instr[24]
.sym 51868 instr[16]
.sym 51869 instr[21]
.sym 51870 instr[15]
.sym 51871 reg_file[0][19]
.sym 51872 instr[19]
.sym 51873 $abc$36303$new_n3715_
.sym 51874 reg_file[4][19]
.sym 51875 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51877 $abc$36303$new_n5096_
.sym 51878 instr[16]
.sym 51879 $abc$36303$new_n5100_
.sym 51880 instr[19]
.sym 51883 reg_file[4][19]
.sym 51884 reg_file[0][19]
.sym 51885 instr[22]
.sym 51886 instr[20]
.sym 51892 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51895 instr[24]
.sym 51896 instr[21]
.sym 51897 $abc$36303$new_n3719_
.sym 51898 $abc$36303$new_n3720_
.sym 51901 $abc$36303$new_n3718_
.sym 51902 $abc$36303$new_n3709_
.sym 51903 $abc$36303$new_n3715_
.sym 51904 $abc$36303$new_n3712_
.sym 51907 instr[24]
.sym 51908 $abc$36303$new_n3714_
.sym 51909 $abc$36303$new_n3713_
.sym 51910 instr[21]
.sym 51913 reg_file[4][19]
.sym 51914 instr[15]
.sym 51915 reg_file[0][19]
.sym 51916 instr[17]
.sym 51920 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51923 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 51924 i_clk$SB_IO_IN_$glb_clk
.sym 51926 reg_file[20][19]
.sym 51927 $abc$36303$new_n3716_
.sym 51928 instr[16]
.sym 51929 $abc$36303$new_n2891_
.sym 51930 reg_file[20][24]
.sym 51931 $abc$36303$new_n3715_
.sym 51932 $abc$36303$new_n2890_
.sym 51937 o_wb_addr[2]$SB_IO_OUT
.sym 51942 instr[22]
.sym 51944 instr[17]
.sym 51946 i_wb_data[27]$SB_IO_IN
.sym 51947 instr[17]
.sym 51948 instr[18]
.sym 51951 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51954 instr[16]
.sym 51959 instr[20]
.sym 51967 reg_file[26][19]
.sym 51969 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 51970 instr[20]
.sym 51971 reg_file[27][19]
.sym 51972 reg_file[31][19]
.sym 51973 instr[15]
.sym 51975 reg_file[26][19]
.sym 51978 reg_file[30][19]
.sym 51980 reg_file[31][19]
.sym 51981 instr[22]
.sym 51982 $abc$36303$new_n3705_
.sym 51983 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 51984 instr[17]
.sym 51985 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 51986 $abc$36303$new_n3704_
.sym 51987 instr[24]
.sym 51991 $abc$36303$new_n5095_
.sym 51993 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 51997 instr[21]
.sym 52000 instr[15]
.sym 52001 reg_file[31][19]
.sym 52002 reg_file[27][19]
.sym 52003 instr[17]
.sym 52007 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 52012 $abc$36303$new_n3705_
.sym 52013 $abc$36303$new_n3704_
.sym 52014 instr[24]
.sym 52015 instr[21]
.sym 52018 instr[22]
.sym 52019 reg_file[27][19]
.sym 52020 instr[20]
.sym 52021 reg_file[31][19]
.sym 52026 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 52030 $abc$36303$new_n5095_
.sym 52031 reg_file[30][19]
.sym 52032 reg_file[26][19]
.sym 52033 instr[15]
.sym 52039 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 52042 instr[20]
.sym 52043 reg_file[26][19]
.sym 52044 instr[22]
.sym 52045 reg_file[30][19]
.sym 52046 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 52047 i_clk$SB_IO_IN_$glb_clk
.sym 52050 reg_file[22][19]
.sym 52051 $abc$36303$new_n2892_
.sym 52055 reg_file[22][24]
.sym 52056 $abc$36303$new_n3717_
.sym 52066 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 52068 instr[21]
.sym 52069 reg_file[26][24]
.sym 52071 instr[23]
.sym 52072 instr[24]
.sym 52092 $abc$36303$new_n3703_
.sym 52093 instr[15]
.sym 52094 reg_file[24][19]
.sym 52096 reg_file[29][19]
.sym 52097 reg_file[28][19]
.sym 52100 instr[22]
.sym 52101 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 52103 reg_file[25][19]
.sym 52104 reg_file[29][19]
.sym 52108 $abc$36303$new_n5099_
.sym 52110 $abc$36303$new_n3707_
.sym 52111 instr[21]
.sym 52113 $abc$36303$new_n3706_
.sym 52118 instr[17]
.sym 52119 instr[20]
.sym 52121 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 52123 $abc$36303$new_n3707_
.sym 52124 $abc$36303$new_n3706_
.sym 52125 $abc$36303$new_n3703_
.sym 52126 instr[21]
.sym 52135 reg_file[29][19]
.sym 52136 instr[17]
.sym 52137 reg_file[25][19]
.sym 52138 instr[15]
.sym 52143 instr[21]
.sym 52147 reg_file[25][19]
.sym 52148 instr[22]
.sym 52149 instr[20]
.sym 52150 reg_file[29][19]
.sym 52156 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 52159 $abc$36303$new_n5099_
.sym 52160 reg_file[28][19]
.sym 52161 reg_file[24][19]
.sym 52162 instr[15]
.sym 52165 reg_file[28][19]
.sym 52166 instr[20]
.sym 52167 instr[22]
.sym 52168 reg_file[24][19]
.sym 52169 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 52170 i_clk$SB_IO_IN_$glb_clk
.sym 52172 i_wb_data[16]$SB_IO_IN
.sym 52179 reg_file[18][19]
.sym 52192 instr[21]
.sym 52193 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 52224 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 52240 o_wb_addr[2]$SB_IO_OUT
.sym 52241 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 52283 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 52289 o_wb_addr[2]$SB_IO_OUT
.sym 52292 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 52293 i_clk$SB_IO_IN_$glb_clk
.sym 52308 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 52340 o_wb_data[7]$SB_IO_OUT
.sym 52355 o_wb_data[7]$SB_IO_OUT
.sym 52370 o_wb_addr[4]$SB_IO_OUT
.sym 52373 o_wb_data[20]$SB_IO_OUT
.sym 52386 o_wb_data[20]$SB_IO_OUT
.sym 52392 o_wb_addr[4]$SB_IO_OUT
.sym 52399 reg_file[9][13]
.sym 52418 $abc$36303$new_n3682_
.sym 52427 i_wb_data[7]$SB_IO_IN
.sym 52444 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52507 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52516 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 52517 i_clk$SB_IO_IN_$glb_clk
.sym 52519 i_wb_data[5]$SB_IO_IN
.sym 52523 $abc$36303$new_n3491_
.sym 52525 $abc$36303$new_n2721_
.sym 52526 $abc$36303$new_n3485_
.sym 52528 reg_file[28][5]
.sym 52529 $abc$36303$new_n5071_
.sym 52530 reg_file[28][13]
.sym 52533 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 52534 o_wb_data[2]$SB_IO_OUT
.sym 52545 reg_file[29][5]
.sym 52562 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52564 i_wb_data[5]$SB_IO_IN
.sym 52565 o_wb_data[19]$SB_IO_OUT
.sym 52578 $abc$36303$new_n5068_
.sym 52580 reg_file[28][5]
.sym 52582 i_wb_data[5]$SB_IO_IN
.sym 52583 instr[21]
.sym 52587 reg_file[11][13]
.sym 52600 reg_file[31][13]
.sym 52601 instr[22]
.sym 52604 instr[17]
.sym 52608 reg_file[27][13]
.sym 52609 instr[15]
.sym 52610 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52611 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 52616 instr[20]
.sym 52630 reg_file[31][13]
.sym 52639 reg_file[27][13]
.sym 52640 instr[17]
.sym 52641 reg_file[31][13]
.sym 52642 instr[15]
.sym 52669 reg_file[31][13]
.sym 52670 instr[22]
.sym 52671 instr[20]
.sym 52672 reg_file[27][13]
.sym 52677 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52679 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 52680 i_clk$SB_IO_IN_$glb_clk
.sym 52682 $abc$36303$new_n3481_
.sym 52683 reg_file[15][5]
.sym 52684 $abc$36303$new_n2717_
.sym 52685 $abc$36303$new_n3492_
.sym 52686 $abc$36303$new_n2722_
.sym 52687 $abc$36303$new_n3487_
.sym 52688 reg_file[15][3]
.sym 52689 reg_file[15][13]
.sym 52692 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 52693 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 52694 reg_file[27][13]
.sym 52695 instr[22]
.sym 52697 instr[17]
.sym 52698 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52699 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 52700 instr[17]
.sym 52703 reg_file[10][13]
.sym 52709 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 52711 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 52713 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 52716 reg_file[28][13]
.sym 52723 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 52725 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 52729 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 52731 instr[15]
.sym 52732 $abc$36303$new_n5067_
.sym 52737 $abc$36303$new_n3484_
.sym 52738 reg_file[30][13]
.sym 52741 $abc$36303$new_n3483_
.sym 52742 instr[20]
.sym 52747 instr[24]
.sym 52748 instr[21]
.sym 52751 reg_file[26][13]
.sym 52752 instr[22]
.sym 52754 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52765 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52768 instr[22]
.sym 52769 reg_file[26][13]
.sym 52770 reg_file[30][13]
.sym 52771 instr[20]
.sym 52777 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 52786 $abc$36303$new_n3484_
.sym 52787 $abc$36303$new_n3483_
.sym 52788 instr[24]
.sym 52789 instr[21]
.sym 52792 reg_file[30][13]
.sym 52793 reg_file[26][13]
.sym 52794 $abc$36303$new_n5067_
.sym 52795 instr[15]
.sym 52799 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 52802 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 52803 i_clk$SB_IO_IN_$glb_clk
.sym 52805 reg_file[30][10]
.sym 52806 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 52807 $abc$36303$new_n2735_
.sym 52808 $abc$36303$new_n3505_
.sym 52809 reg_file[30][5]
.sym 52810 $abc$36303$new_n5069_
.sym 52811 $abc$36303$new_n3486_
.sym 52812 $abc$36303$new_n5072_
.sym 52817 instr[20]
.sym 52818 instr[19]
.sym 52820 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 52830 instr[20]
.sym 52831 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52832 instr[20]
.sym 52837 reg_file[15][3]
.sym 52840 reg_file[14][3]
.sym 52846 instr[20]
.sym 52848 instr[22]
.sym 52849 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52851 $abc$36303$new_n3319_
.sym 52852 $abc$36303$new_n3315_
.sym 52854 instr[20]
.sym 52855 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[5]_new_inv_
.sym 52856 reg_file[28][5]
.sym 52859 reg_file[29][5]
.sym 52860 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[5]_new_inv_
.sym 52861 instr[21]
.sym 52862 reg_file[25][5]
.sym 52863 instr[15]
.sym 52865 $abc$36303$new_n3318_
.sym 52866 instr[17]
.sym 52867 instr[16]
.sym 52870 instr[22]
.sym 52873 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 52876 reg_file[24][5]
.sym 52880 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52885 instr[15]
.sym 52886 reg_file[25][5]
.sym 52887 reg_file[24][5]
.sym 52897 reg_file[24][5]
.sym 52898 instr[20]
.sym 52899 reg_file[28][5]
.sym 52900 instr[22]
.sym 52903 instr[17]
.sym 52904 instr[16]
.sym 52905 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[5]_new_inv_
.sym 52906 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[5]_new_inv_
.sym 52909 instr[20]
.sym 52910 reg_file[25][5]
.sym 52911 instr[22]
.sym 52912 reg_file[29][5]
.sym 52915 reg_file[29][5]
.sym 52916 instr[15]
.sym 52918 reg_file[28][5]
.sym 52921 $abc$36303$new_n3318_
.sym 52922 $abc$36303$new_n3315_
.sym 52923 $abc$36303$new_n3319_
.sym 52924 instr[21]
.sym 52925 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 52926 i_clk$SB_IO_IN_$glb_clk
.sym 52928 reg_file[5][10]
.sym 52929 $abc$36303$new_n3500_
.sym 52930 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 52931 reg_file[5][3]
.sym 52932 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52934 $abc$36303$new_n3501_
.sym 52935 reg_file[5][13]
.sym 52936 instr[16]
.sym 52938 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 52939 instr[16]
.sym 52940 reg_file[16][13]
.sym 52943 instr[21]
.sym 52945 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 52946 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 52949 reg_file[24][13]
.sym 52950 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 52953 instr[16]
.sym 52957 instr[16]
.sym 52959 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 52960 instr[17]
.sym 52961 instr[15]
.sym 52963 o_wb_data[19]$SB_IO_OUT
.sym 52969 instr[24]
.sym 52971 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 52973 reg_file[30][5]
.sym 52975 $abc$36303$new_n3317_
.sym 52976 reg_file[27][5]
.sym 52977 instr[22]
.sym 52979 $abc$36303$new_n2493_
.sym 52980 $abc$36303$new_n2492_
.sym 52981 reg_file[30][5]
.sym 52982 instr[20]
.sym 52983 instr[17]
.sym 52984 reg_file[27][5]
.sym 52985 reg_file[31][5]
.sym 52990 $abc$36303$new_n3316_
.sym 52991 reg_file[26][5]
.sym 52993 instr[19]
.sym 52994 instr[16]
.sym 52995 instr[21]
.sym 52997 instr[15]
.sym 52999 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53005 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53008 instr[15]
.sym 53009 reg_file[26][5]
.sym 53010 instr[17]
.sym 53011 reg_file[30][5]
.sym 53014 instr[16]
.sym 53015 instr[19]
.sym 53016 $abc$36303$new_n2492_
.sym 53017 $abc$36303$new_n2493_
.sym 53020 instr[15]
.sym 53021 reg_file[31][5]
.sym 53022 instr[17]
.sym 53023 reg_file[27][5]
.sym 53032 instr[22]
.sym 53033 instr[20]
.sym 53034 reg_file[27][5]
.sym 53035 reg_file[31][5]
.sym 53038 instr[24]
.sym 53039 instr[21]
.sym 53040 $abc$36303$new_n3317_
.sym 53041 $abc$36303$new_n3316_
.sym 53044 instr[22]
.sym 53045 reg_file[26][5]
.sym 53046 reg_file[30][5]
.sym 53047 instr[20]
.sym 53048 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 53049 i_clk$SB_IO_IN_$glb_clk
.sym 53051 $abc$36303$new_n2425_
.sym 53052 $abc$36303$new_n2924_
.sym 53053 $abc$36303$new_n2732_
.sym 53054 $abc$36303$new_n5101_
.sym 53055 $abc$36303$new_n3502_
.sym 53056 $abc$36303$new_n2409_
.sym 53057 reg_file[1][3]
.sym 53058 $abc$36303$new_n2730_
.sym 53059 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 53061 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[1]
.sym 53062 alu_i_a[1]
.sym 53063 instr[22]
.sym 53064 pc[2]
.sym 53065 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 53066 instr[20]
.sym 53067 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 53068 pc[4]
.sym 53070 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 53072 instr[22]
.sym 53073 $abc$36303$new_n4464_
.sym 53074 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 53075 pc[0]
.sym 53076 reg_file[6][13]
.sym 53077 $abc$36303$new_n3509_
.sym 53079 instr[24]
.sym 53080 instr[21]
.sym 53081 instr[21]
.sym 53082 pc[3]
.sym 53084 i_wb_data[5]$SB_IO_IN
.sym 53085 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 53093 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 53095 $abc$36303$new_n3509_
.sym 53098 $abc$36303$new_n3323_
.sym 53101 $abc$36303$new_n3469_
.sym 53102 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 53104 instr[21]
.sym 53107 $abc$36303$new_n3322_
.sym 53110 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 53111 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53112 $abc$36303$new_n5150_
.sym 53126 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 53131 $abc$36303$new_n3509_
.sym 53132 $abc$36303$new_n5150_
.sym 53133 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 53134 $abc$36303$new_n3469_
.sym 53156 $abc$36303$new_n3323_
.sym 53157 instr[21]
.sym 53158 $abc$36303$new_n3322_
.sym 53167 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53171 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 53172 i_clk$SB_IO_IN_$glb_clk
.sym 53174 reg_file[20][13]
.sym 53175 $abc$36303$new_n5279_
.sym 53176 reg_file[20][4]
.sym 53177 $abc$36303$new_n2424_
.sym 53178 reg_file[20][5]
.sym 53179 $abc$36303$new_n2422_
.sym 53180 $abc$36303$new_n2731_
.sym 53181 $abc$36303$new_n5102_
.sym 53184 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 53185 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[2]
.sym 53186 instr[16]
.sym 53187 $abc$36303$new_n3469_
.sym 53188 instr[17]
.sym 53190 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 53193 alu_i_branch_op[0]
.sym 53194 instr[17]
.sym 53195 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 53196 instr[22]
.sym 53197 $abc$36303$new_n4453_
.sym 53199 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 53200 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 53205 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 53206 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 53209 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 53216 instr[16]
.sym 53217 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 53218 $abc$36303$new_n2504_
.sym 53219 instr[15]
.sym 53221 $abc$36303$new_n2501_
.sym 53224 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 53226 reg_file[7][5]
.sym 53233 $abc$36303$new_n2505_
.sym 53234 reg_file[6][5]
.sym 53235 $abc$36303$auto$ice40_ffinit.cc:141:execute$36213
.sym 53236 instr[17]
.sym 53237 instr[17]
.sym 53238 instr[22]
.sym 53239 reg_file[3][5]
.sym 53242 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53243 $abc$36303$auto$ice40_ffinit.cc:141:execute$36213
.sym 53244 instr[20]
.sym 53245 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 53250 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53256 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 53260 instr[17]
.sym 53261 reg_file[6][5]
.sym 53262 instr[15]
.sym 53263 $abc$36303$auto$ice40_ffinit.cc:141:execute$36213
.sym 53266 instr[17]
.sym 53267 instr[15]
.sym 53268 reg_file[3][5]
.sym 53269 reg_file[7][5]
.sym 53272 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 53278 instr[16]
.sym 53279 $abc$36303$new_n2505_
.sym 53280 $abc$36303$new_n2504_
.sym 53281 $abc$36303$new_n2501_
.sym 53284 instr[20]
.sym 53285 reg_file[3][5]
.sym 53286 reg_file[7][5]
.sym 53287 instr[22]
.sym 53290 reg_file[6][5]
.sym 53291 $abc$36303$auto$ice40_ffinit.cc:141:execute$36213
.sym 53292 instr[22]
.sym 53293 instr[20]
.sym 53294 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 53295 i_clk$SB_IO_IN_$glb_clk
.sym 53297 reg_file[6][13]
.sym 53298 $abc$36303$new_n5280_
.sym 53299 $abc$36303$new_n2420_
.sym 53300 reg_file[6][5]
.sym 53301 reg_file[6][3]
.sym 53302 instr[20]
.sym 53303 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 53304 $abc$36303$new_n2421_
.sym 53307 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[3]
.sym 53310 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 53311 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 53312 pc[7]
.sym 53313 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 53315 instr[15]
.sym 53316 instr[19]
.sym 53319 pc[1]
.sym 53322 instr[20]
.sym 53323 instr[22]
.sym 53324 instr[20]
.sym 53325 reg_file[0][3]
.sym 53326 branch_instr_offset[12]
.sym 53327 $abc$36303$new_n5150_
.sym 53328 instr[22]
.sym 53329 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 53330 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 53331 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 53332 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 53340 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 53345 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 53349 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53353 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 53356 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 53384 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 53390 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53397 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 53409 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 53417 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 53418 i_clk$SB_IO_IN_$glb_clk
.sym 53420 reg_file[0][3]
.sym 53424 reg_file[0][10]
.sym 53425 $abc$36303$new_n4811_
.sym 53427 i_wb_stall$SB_IO_IN
.sym 53431 i_wb_data[16]$SB_IO_IN
.sym 53433 instr[16]
.sym 53434 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 53435 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 53437 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 53442 instr[21]
.sym 53443 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 53445 reg_file[21][3]
.sym 53448 instr[15]
.sym 53449 instr[16]
.sym 53450 instr[16]
.sym 53451 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 53452 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 53454 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 53455 $abc$36303$new_n4783_
.sym 53464 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 53472 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 53480 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53481 $abc$36303$new_n3335_
.sym 53507 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 53524 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 53530 $abc$36303$new_n3335_
.sym 53540 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 53541 i_clk$SB_IO_IN_$glb_clk
.sym 53543 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][1]_new_inv_
.sym 53544 o_wb_sel[1]$SB_IO_OUT
.sym 53545 o_wb_sel[0]$SB_IO_OUT
.sym 53546 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 53547 $abc$36303$new_n3335_
.sym 53548 $abc$36303$new_n3475_
.sym 53549 $abc$36303$new_n5236_
.sym 53550 $abc$36303$new_n4774_
.sym 53553 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[5]
.sym 53554 alu_i_a[10]
.sym 53555 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 53557 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 53558 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 53559 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 53561 instr[22]
.sym 53562 instr[20]
.sym 53564 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 53565 instr[20]
.sym 53566 instr[24]
.sym 53567 $abc$36303$new_n3236_
.sym 53570 instr[24]
.sym 53571 reg_file[0][10]
.sym 53572 instr[21]
.sym 53573 $abc$36303$new_n3509_
.sym 53574 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 53575 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 53576 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 53577 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 53578 $abc$36303$new_n2902_
.sym 53585 $abc$36303$new_n2902_
.sym 53586 $abc$36303$new_n3077_
.sym 53587 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 53588 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 53591 $abc$36303$new_n2426_
.sym 53592 $abc$36303$new_n5149_
.sym 53593 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53594 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 53595 i_wb_data[13]$SB_IO_IN
.sym 53596 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 53600 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 53601 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 53602 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13791[1]_new_
.sym 53603 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 53606 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 53607 alu_i_branch_op[1]
.sym 53609 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 53610 $abc$36303$new_n3510_
.sym 53611 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 53612 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 53613 $abc$36303$new_n3475_
.sym 53614 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 53617 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 53618 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 53619 $abc$36303$new_n3077_
.sym 53623 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 53624 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53625 $abc$36303$new_n2426_
.sym 53629 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 53630 alu_i_branch_op[1]
.sym 53631 i_wb_data[13]$SB_IO_IN
.sym 53632 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 53636 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13791[1]_new_
.sym 53637 $abc$36303$new_n5149_
.sym 53638 $abc$36303$new_n3475_
.sym 53642 $abc$36303$new_n2426_
.sym 53644 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 53647 $abc$36303$new_n2902_
.sym 53648 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 53649 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 53650 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53656 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 53659 $abc$36303$new_n3510_
.sym 53661 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 53662 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 53663 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 53664 i_clk$SB_IO_IN_$glb_clk
.sym 53666 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[21]_new_
.sym 53667 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13899[1]_new_
.sym 53668 $abc$36303$new_n4772_
.sym 53669 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][15]_new_inv_
.sym 53670 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 53671 reg_file[11][3]
.sym 53672 $abc$36303$new_n3236_
.sym 53673 $abc$36303$new_n5225_
.sym 53676 alu_i_a[9]
.sym 53678 $abc$36303$new_n3295_
.sym 53680 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 53681 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 53682 instr[24]
.sym 53683 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 53684 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53685 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 53686 $abc$36303$new_n2902_
.sym 53687 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 53688 $abc$36303$new_n5149_
.sym 53689 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53690 alu_i_a[0]
.sym 53691 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 53693 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53694 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 53696 alu_i_b[3]
.sym 53698 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 53699 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53701 alu_i_b[2]
.sym 53707 $abc$36303$new_n3391_
.sym 53709 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 53711 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 53712 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53716 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 53717 $abc$36303$new_n3018_
.sym 53719 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 53720 $abc$36303$new_n3304_
.sym 53722 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 53724 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 53725 $abc$36303$new_n4783_
.sym 53726 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 53727 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 53728 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 53730 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 53731 $2\o_wb_we[0:0]
.sym 53734 $abc$36303$new_n3295_
.sym 53735 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 53736 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13895[0]_new_inv_
.sym 53737 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 53738 $abc$36303$new_n2902_
.sym 53740 $abc$36303$new_n3295_
.sym 53741 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 53742 $abc$36303$new_n3304_
.sym 53743 $abc$36303$new_n3018_
.sym 53746 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 53747 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 53748 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53749 $abc$36303$new_n2902_
.sym 53754 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 53755 $2\o_wb_we[0:0]
.sym 53759 $abc$36303$new_n3391_
.sym 53760 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 53761 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 53765 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 53770 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 53771 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 53772 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 53773 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 53776 $abc$36303$new_n4783_
.sym 53777 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 53778 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13895[0]_new_inv_
.sym 53779 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 53782 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 53787 i_clk$SB_IO_IN_$glb_clk
.sym 53788 i_reset$SB_IO_IN_$glb_sr
.sym 53799 alu_i_a[12]
.sym 53803 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 53804 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 53805 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 53806 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 53807 instr[15]
.sym 53808 $abc$36303$is_alu_imm_instr_new_
.sym 53809 o_wb_addr[1]$SB_IO_OUT
.sym 53812 $abc$36303$is_alu_imm_instr_new_
.sym 53813 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 53814 instr[20]
.sym 53815 instr[22]
.sym 53816 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 53817 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 53818 branch_instr_offset[12]
.sym 53819 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 53820 instr[20]
.sym 53821 $abc$36303$new_n3334_
.sym 53822 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 53823 $abc$36303$new_n2039_
.sym 53824 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 53831 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 53832 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 53833 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 53834 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 53836 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[5]_new_
.sym 53837 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 53841 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 53842 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[7]_new_
.sym 53844 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[7]_new_
.sym 53845 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13859[0]_new_inv_
.sym 53846 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13841[0]_new_inv_
.sym 53847 $abc$36303$new_n3334_
.sym 53848 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 53849 $abc$36303$new_n3420_
.sym 53852 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 53853 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 53854 i_wb_data[16]$SB_IO_IN
.sym 53856 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 53859 $abc$36303$new_n3291_
.sym 53861 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 53863 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 53864 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 53865 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 53866 $abc$36303$new_n3420_
.sym 53869 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[7]_new_
.sym 53870 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13841[0]_new_inv_
.sym 53872 $abc$36303$new_n3291_
.sym 53875 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[5]_new_
.sym 53876 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 53877 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 53878 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[7]_new_
.sym 53884 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 53890 i_wb_data[16]$SB_IO_IN
.sym 53893 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 53894 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[5]_new_
.sym 53895 $abc$36303$new_n3334_
.sym 53896 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13859[0]_new_inv_
.sym 53899 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 53900 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[7]_new_
.sym 53905 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 53906 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 53907 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 53908 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 53909 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 53910 i_clk$SB_IO_IN_$glb_clk
.sym 53911 i_reset$SB_IO_IN_$glb_sr
.sym 53920 pc[3]
.sym 53924 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 53925 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 53926 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 53927 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 53928 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 53929 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 53930 $abc$36303$new_n4299_
.sym 53931 $abc$36303$new_n4022_
.sym 53933 $abc$36303$new_n4342_
.sym 53934 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 53935 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 53936 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 53937 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 53939 $abc$36303$new_n4783_
.sym 53940 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 53941 instr[16]
.sym 53942 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 53943 $abc$36303$new_n2012_
.sym 53944 $abc$36303$is_alu_imm_instr_new_
.sym 53945 $abc$36303$new_n3291_
.sym 53946 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 53947 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 53956 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 53958 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 53960 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 53966 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 53971 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 53976 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 53981 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 53982 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 53987 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 53994 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 54001 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54007 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 54013 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 54016 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 54024 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 54029 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 54045 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 54046 o_wb_data[2]$SB_IO_OUT
.sym 54047 instr[19]
.sym 54048 alu_i_branch_op[2]
.sym 54049 instr[24]
.sym 54050 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 54051 alu_i_branch_op[1]
.sym 54052 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 54054 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 54055 alu_i_a[6]
.sym 54056 alu_i_branch_op[1]
.sym 54057 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 54058 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 54059 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 54060 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 54061 instr[21]
.sym 54062 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 54063 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[7]
.sym 54064 alu_i_b[26]
.sym 54065 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 54066 alu_i_a[3]
.sym 54067 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 54068 alu_i_b[21]
.sym 54069 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 54077 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54078 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 54081 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[5]
.sym 54082 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54083 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 54084 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 54085 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[1]
.sym 54086 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[2]
.sym 54087 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[3]
.sym 54089 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[7]
.sym 54091 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[7]
.sym 54092 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[2]
.sym 54094 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[3]
.sym 54098 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[5]
.sym 54099 $abc$36303$alu_i_arith_shift_new_
.sym 54100 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 54106 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[1]
.sym 54107 $abc$36303$alu_i_arith_shift_new_
.sym 54110 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 54117 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 54121 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[7]
.sym 54122 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54123 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[7]
.sym 54124 $abc$36303$alu_i_arith_shift_new_
.sym 54127 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54128 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[3]
.sym 54129 $abc$36303$alu_i_arith_shift_new_
.sym 54130 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[3]
.sym 54133 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[5]
.sym 54134 $abc$36303$alu_i_arith_shift_new_
.sym 54135 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54136 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[5]
.sym 54141 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 54145 $abc$36303$alu_i_arith_shift_new_
.sym 54146 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54147 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[2]
.sym 54148 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[2]
.sym 54151 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[1]
.sym 54152 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[1]
.sym 54153 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54154 $abc$36303$alu_i_arith_shift_new_
.sym 54155 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 54156 i_clk$SB_IO_IN_$glb_clk
.sym 54165 $auto$alumacc.cc:474:replace_alu$1939.C[31]
.sym 54169 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 54170 instr[16]
.sym 54172 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 54174 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 54175 instr[24]
.sym 54176 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 54178 $abc$36303$new_n4810_
.sym 54180 instr[17]
.sym 54181 alu_i_a[14]
.sym 54183 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 54184 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[9]
.sym 54186 $abc$36303$new_n3377_
.sym 54187 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 54188 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 54189 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 54190 alu_i_a[0]
.sym 54191 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 54193 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 54200 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 54202 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[11]
.sym 54204 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54205 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 54208 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[9]
.sym 54210 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[9]
.sym 54211 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 54212 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54213 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[6]
.sym 54217 $abc$36303$alu_i_arith_shift_new_
.sym 54220 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 54221 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[11]
.sym 54225 $abc$36303$alu_i_arith_shift_new_
.sym 54229 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[6]
.sym 54230 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 54233 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 54241 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 54246 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 54250 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[11]
.sym 54251 $abc$36303$alu_i_arith_shift_new_
.sym 54252 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54253 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[11]
.sym 54259 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 54262 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[6]
.sym 54263 $abc$36303$alu_i_arith_shift_new_
.sym 54264 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[6]
.sym 54265 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54268 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[9]
.sym 54269 $abc$36303$alu_i_arith_shift_new_
.sym 54270 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[9]
.sym 54271 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54274 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 54281 $abc$36303$auto$alumacc.cc:415:extract_cmp_alu$1912[31]
.sym 54282 $abc$36303$auto$alumacc.cc:491:replace_alu$1941[31]
.sym 54283 $abc$36303$auto$rtlil.cc:1864:Xor$1945_new_
.sym 54284 alu_i_a[8]
.sym 54285 alu_i_b[21]
.sym 54286 reg_file[6][26]
.sym 54287 $abc$36303$new_n3232_
.sym 54288 alu_i_a[13]
.sym 54292 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[24]
.sym 54293 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 54294 $abc$36303$new_n4189_
.sym 54297 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 54298 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 54299 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 54301 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 54302 instr[22]
.sym 54303 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 54305 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 54306 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 54307 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 54308 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 54309 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 54310 branch_instr_offset[12]
.sym 54311 $abc$36303$new_n2902_
.sym 54312 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 54313 reg_file[5][26]
.sym 54314 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 54315 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54316 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 54323 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 54324 alu_i_a[5]
.sym 54325 alu_i_a[6]
.sym 54328 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 54330 alu_i_a[2]
.sym 54332 alu_i_a[4]
.sym 54334 alu_i_a[7]
.sym 54336 alu_i_a[3]
.sym 54337 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 54338 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 54341 alu_i_a[1]
.sym 54347 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 54349 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54350 alu_i_a[0]
.sym 54351 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 54353 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 54354 $auto$alumacc.cc:474:replace_alu$1923.C[1]
.sym 54356 alu_i_a[0]
.sym 54357 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 54360 $auto$alumacc.cc:474:replace_alu$1923.C[2]
.sym 54362 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54363 alu_i_a[1]
.sym 54364 $auto$alumacc.cc:474:replace_alu$1923.C[1]
.sym 54366 $auto$alumacc.cc:474:replace_alu$1923.C[3]
.sym 54368 alu_i_a[2]
.sym 54369 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 54370 $auto$alumacc.cc:474:replace_alu$1923.C[2]
.sym 54372 $auto$alumacc.cc:474:replace_alu$1923.C[4]
.sym 54374 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 54375 alu_i_a[3]
.sym 54376 $auto$alumacc.cc:474:replace_alu$1923.C[3]
.sym 54378 $auto$alumacc.cc:474:replace_alu$1923.C[5]
.sym 54380 alu_i_a[4]
.sym 54381 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 54382 $auto$alumacc.cc:474:replace_alu$1923.C[4]
.sym 54384 $auto$alumacc.cc:474:replace_alu$1923.C[6]
.sym 54386 alu_i_a[5]
.sym 54387 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 54388 $auto$alumacc.cc:474:replace_alu$1923.C[5]
.sym 54390 $auto$alumacc.cc:474:replace_alu$1923.C[7]
.sym 54392 alu_i_a[6]
.sym 54393 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 54394 $auto$alumacc.cc:474:replace_alu$1923.C[6]
.sym 54396 $auto$alumacc.cc:474:replace_alu$1923.C[8]
.sym 54398 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 54399 alu_i_a[7]
.sym 54400 $auto$alumacc.cc:474:replace_alu$1923.C[7]
.sym 54404 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 54405 $abc$36303$new_n4188_
.sym 54406 reg_file[5][26]
.sym 54407 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54408 $abc$36303$new_n5206_
.sym 54409 $abc$36303$new_n5205_
.sym 54410 alu_i_b[17]
.sym 54411 alu_i_b[24]
.sym 54412 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[4]
.sym 54414 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 54415 instr[16]
.sym 54417 $abc$36303$new_n3232_
.sym 54418 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 54419 alu_i_a[8]
.sym 54420 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[10]
.sym 54421 alu_i_a[13]
.sym 54423 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 54424 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 54425 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 54426 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 54427 $abc$36303$auto$rtlil.cc:1864:Xor$1945_new_
.sym 54428 alu_i_b[30]
.sym 54429 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[21]_new_
.sym 54430 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[13]
.sym 54431 alu_i_a[22]
.sym 54432 $abc$36303$is_alu_imm_instr_new_
.sym 54433 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 54434 alu_i_a[18]
.sym 54435 $abc$36303$new_n2012_
.sym 54436 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 54437 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 54438 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 54439 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 54440 $auto$alumacc.cc:474:replace_alu$1923.C[8]
.sym 54448 alu_i_a[15]
.sym 54449 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 54450 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 54453 alu_i_a[11]
.sym 54456 alu_i_a[8]
.sym 54457 alu_i_a[14]
.sym 54458 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 54459 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 54460 alu_i_a[13]
.sym 54461 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 54465 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 54467 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 54468 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 54469 alu_i_a[10]
.sym 54471 alu_i_a[9]
.sym 54474 alu_i_a[12]
.sym 54477 $auto$alumacc.cc:474:replace_alu$1923.C[9]
.sym 54479 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 54480 alu_i_a[8]
.sym 54481 $auto$alumacc.cc:474:replace_alu$1923.C[8]
.sym 54483 $auto$alumacc.cc:474:replace_alu$1923.C[10]
.sym 54485 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 54486 alu_i_a[9]
.sym 54487 $auto$alumacc.cc:474:replace_alu$1923.C[9]
.sym 54489 $auto$alumacc.cc:474:replace_alu$1923.C[11]
.sym 54491 alu_i_a[10]
.sym 54492 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 54493 $auto$alumacc.cc:474:replace_alu$1923.C[10]
.sym 54495 $auto$alumacc.cc:474:replace_alu$1923.C[12]
.sym 54497 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 54498 alu_i_a[11]
.sym 54499 $auto$alumacc.cc:474:replace_alu$1923.C[11]
.sym 54501 $auto$alumacc.cc:474:replace_alu$1923.C[13]
.sym 54503 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 54504 alu_i_a[12]
.sym 54505 $auto$alumacc.cc:474:replace_alu$1923.C[12]
.sym 54507 $auto$alumacc.cc:474:replace_alu$1923.C[14]
.sym 54509 alu_i_a[13]
.sym 54510 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 54511 $auto$alumacc.cc:474:replace_alu$1923.C[13]
.sym 54513 $auto$alumacc.cc:474:replace_alu$1923.C[15]
.sym 54515 alu_i_a[14]
.sym 54516 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 54517 $auto$alumacc.cc:474:replace_alu$1923.C[14]
.sym 54519 $auto$alumacc.cc:474:replace_alu$1923.C[16]
.sym 54521 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 54522 alu_i_a[15]
.sym 54523 $auto$alumacc.cc:474:replace_alu$1923.C[15]
.sym 54527 $abc$36303$new_n3552_
.sym 54528 alu_i_a[18]
.sym 54529 $abc$36303$new_n3128_
.sym 54530 alu_i_b[28]
.sym 54531 reg_file[19][26]
.sym 54532 $abc$36303$new_n2039_
.sym 54533 alu_i_b[30]
.sym 54534 $abc$36303$new_n3591_
.sym 54535 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[12]
.sym 54540 instr[22]
.sym 54541 instr[20]
.sym 54542 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54543 alu_i_branch_op[1]
.sym 54544 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 54545 $2\o_wb_we[0:0]
.sym 54546 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 54547 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 54548 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[12]
.sym 54550 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[8]
.sym 54551 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 54552 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 54553 $abc$36303$alu_i_arith_shift_new_
.sym 54554 $abc$36303$new_n2039_
.sym 54556 alu_i_b[26]
.sym 54557 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 54558 instr[21]
.sym 54559 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 54561 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 54562 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[17]
.sym 54563 $auto$alumacc.cc:474:replace_alu$1923.C[16]
.sym 54572 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 54573 alu_i_a[19]
.sym 54574 alu_i_a[20]
.sym 54575 alu_i_a[18]
.sym 54581 alu_i_a[23]
.sym 54583 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 54585 alu_i_a[21]
.sym 54586 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 54587 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 54589 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 54590 alu_i_a[16]
.sym 54591 alu_i_a[22]
.sym 54592 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 54597 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 54598 alu_i_a[17]
.sym 54599 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 54600 $auto$alumacc.cc:474:replace_alu$1923.C[17]
.sym 54602 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 54603 alu_i_a[16]
.sym 54604 $auto$alumacc.cc:474:replace_alu$1923.C[16]
.sym 54606 $auto$alumacc.cc:474:replace_alu$1923.C[18]
.sym 54608 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 54609 alu_i_a[17]
.sym 54610 $auto$alumacc.cc:474:replace_alu$1923.C[17]
.sym 54612 $auto$alumacc.cc:474:replace_alu$1923.C[19]
.sym 54614 alu_i_a[18]
.sym 54615 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 54616 $auto$alumacc.cc:474:replace_alu$1923.C[18]
.sym 54618 $auto$alumacc.cc:474:replace_alu$1923.C[20]
.sym 54620 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 54621 alu_i_a[19]
.sym 54622 $auto$alumacc.cc:474:replace_alu$1923.C[19]
.sym 54624 $auto$alumacc.cc:474:replace_alu$1923.C[21]
.sym 54626 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 54627 alu_i_a[20]
.sym 54628 $auto$alumacc.cc:474:replace_alu$1923.C[20]
.sym 54630 $auto$alumacc.cc:474:replace_alu$1923.C[22]
.sym 54632 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 54633 alu_i_a[21]
.sym 54634 $auto$alumacc.cc:474:replace_alu$1923.C[21]
.sym 54636 $auto$alumacc.cc:474:replace_alu$1923.C[23]
.sym 54638 alu_i_a[22]
.sym 54639 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 54640 $auto$alumacc.cc:474:replace_alu$1923.C[22]
.sym 54642 $auto$alumacc.cc:474:replace_alu$1923.C[24]
.sym 54644 alu_i_a[23]
.sym 54645 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 54646 $auto$alumacc.cc:474:replace_alu$1923.C[23]
.sym 54650 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 54651 $abc$36303$new_n2934_
.sym 54652 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 54653 $PACKER_VCC_NET
.sym 54654 reg_file[17][26]
.sym 54655 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][2]_new_inv_
.sym 54656 $abc$36303$new_n2961_
.sym 54657 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][14]_new_inv_
.sym 54659 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 54660 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 54664 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 54665 alu_i_b[28]
.sym 54666 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[14]
.sym 54667 $abc$36303$new_n2426_
.sym 54668 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 54669 instr[17]
.sym 54671 alu_i_a[18]
.sym 54672 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 54674 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 54675 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 54676 reg_file[14][26]
.sym 54677 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 54678 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 54679 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 54680 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 54681 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[21]
.sym 54682 alu_i_b[30]
.sym 54683 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 54684 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 54685 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 54686 $auto$alumacc.cc:474:replace_alu$1923.C[24]
.sym 54692 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 54694 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 54695 alu_i_a[30]
.sym 54696 alu_i_a[31]
.sym 54697 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 54700 alu_i_a[25]
.sym 54703 alu_i_a[28]
.sym 54704 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 54706 alu_i_a[26]
.sym 54708 alu_i_a[29]
.sym 54709 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 54710 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 54713 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 54714 alu_i_a[27]
.sym 54715 alu_i_a[24]
.sym 54716 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 54723 $auto$alumacc.cc:474:replace_alu$1923.C[25]
.sym 54725 alu_i_a[24]
.sym 54726 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 54727 $auto$alumacc.cc:474:replace_alu$1923.C[24]
.sym 54729 $auto$alumacc.cc:474:replace_alu$1923.C[26]
.sym 54731 alu_i_a[25]
.sym 54732 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 54733 $auto$alumacc.cc:474:replace_alu$1923.C[25]
.sym 54735 $auto$alumacc.cc:474:replace_alu$1923.C[27]
.sym 54737 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 54738 alu_i_a[26]
.sym 54739 $auto$alumacc.cc:474:replace_alu$1923.C[26]
.sym 54741 $auto$alumacc.cc:474:replace_alu$1923.C[28]
.sym 54743 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 54744 alu_i_a[27]
.sym 54745 $auto$alumacc.cc:474:replace_alu$1923.C[27]
.sym 54747 $auto$alumacc.cc:474:replace_alu$1923.C[29]
.sym 54749 alu_i_a[28]
.sym 54750 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 54751 $auto$alumacc.cc:474:replace_alu$1923.C[28]
.sym 54753 $auto$alumacc.cc:474:replace_alu$1923.C[30]
.sym 54755 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 54756 alu_i_a[29]
.sym 54757 $auto$alumacc.cc:474:replace_alu$1923.C[29]
.sym 54759 $auto$alumacc.cc:474:replace_alu$1923.C[31]
.sym 54761 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 54762 alu_i_a[30]
.sym 54763 $auto$alumacc.cc:474:replace_alu$1923.C[30]
.sym 54766 alu_i_a[31]
.sym 54767 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 54769 $auto$alumacc.cc:474:replace_alu$1923.C[31]
.sym 54773 reg_file[16][26]
.sym 54774 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 54775 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][0]_new_inv_
.sym 54776 $abc$36303$new_n4758_
.sym 54777 $abc$36303$new_n4762_
.sym 54778 $abc$36303$new_n4759_
.sym 54779 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 54780 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][0]_new_inv_
.sym 54781 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 54782 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 54783 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 54785 pc[18]
.sym 54786 alu_i_a[25]
.sym 54787 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 54788 $abc$36303$new_n2012_
.sym 54789 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 54791 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 54793 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 54794 $abc$36303$new_n3558_
.sym 54795 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 54796 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 54797 o_wb_data[1]$SB_IO_OUT
.sym 54798 instr[15]
.sym 54799 $abc$36303$new_n2902_
.sym 54800 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 54801 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 54802 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 54803 branch_instr_offset[12]
.sym 54804 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 54805 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 54806 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 54808 $abc$36303$new_n2902_
.sym 54814 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[30]
.sym 54818 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[28]
.sym 54819 alu_i_branch_op[2]
.sym 54821 $abc$36303$new_n4763_
.sym 54822 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 54824 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[21]
.sym 54825 branch_instr_offset[10]
.sym 54826 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[28]
.sym 54827 $abc$36303$new_n4768_
.sym 54828 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[30]
.sym 54829 alu_i_branch_op[1]
.sym 54831 alu_i_branch_op[0]
.sym 54832 $abc$36303$new_n2902_
.sym 54833 $abc$36303$new_n4758_
.sym 54834 $abc$36303$new_n4762_
.sym 54838 $abc$36303$is_alu_imm_instr_new_
.sym 54839 $abc$36303$alu_i_arith_shift_new_
.sym 54840 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54841 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[21]
.sym 54842 $abc$36303$new_n4757_
.sym 54843 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54844 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7766_new_
.sym 54845 $abc$36303$auto$rtlil.cc:1832:Not$1953_new_
.sym 54847 $abc$36303$alu_i_arith_shift_new_
.sym 54848 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[28]
.sym 54849 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[28]
.sym 54850 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54853 $abc$36303$is_alu_imm_instr_new_
.sym 54856 branch_instr_offset[10]
.sym 54859 $abc$36303$new_n4768_
.sym 54860 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7766_new_
.sym 54861 $abc$36303$auto$rtlil.cc:1832:Not$1953_new_
.sym 54862 $abc$36303$new_n4757_
.sym 54865 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 54868 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 54871 $abc$36303$new_n2902_
.sym 54872 $abc$36303$new_n4758_
.sym 54873 $abc$36303$new_n4762_
.sym 54874 $abc$36303$new_n4763_
.sym 54877 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54878 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[30]
.sym 54879 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[30]
.sym 54880 $abc$36303$alu_i_arith_shift_new_
.sym 54883 alu_i_branch_op[1]
.sym 54884 alu_i_branch_op[0]
.sym 54886 alu_i_branch_op[2]
.sym 54889 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 54890 $abc$36303$alu_i_arith_shift_new_
.sym 54891 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[21]
.sym 54892 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[21]
.sym 54896 o_wb_data[19]$SB_IO_OUT
.sym 54897 o_wb_data[13]$SB_IO_OUT
.sym 54898 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 54899 $abc$36303$new_n4157_
.sym 54900 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 54901 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 54902 o_wb_data[1]$SB_IO_OUT
.sym 54903 $abc$36303$new_n4155_
.sym 54906 $abc$36303$new_n5190_
.sym 54907 i_wb_data[16]$SB_IO_IN
.sym 54908 $abc$36303$new_n4303_
.sym 54909 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 54910 $abc$36303$new_n4148_
.sym 54911 branch_instr_offset[10]
.sym 54914 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 54915 reg_file[16][26]
.sym 54916 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 54920 $abc$36303$is_alu_imm_instr_new_
.sym 54921 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[21]_new_
.sym 54922 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 54923 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 54924 $abc$36303$is_alu_imm_instr_new_
.sym 54925 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 54926 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 54927 $abc$36303$new_n2012_
.sym 54928 $abc$36303$new_n2012_
.sym 54929 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 54930 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 54931 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 54937 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 54938 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 54939 $abc$36303$new_n3464_
.sym 54941 $abc$36303$new_n2426_
.sym 54942 $abc$36303$new_n3018_
.sym 54943 $abc$36303$new_n3722_
.sym 54944 $abc$36303$is_alu_imm_instr_new_
.sym 54945 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 54947 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 54948 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][0]_new_
.sym 54949 $abc$36303$new_n5306_
.sym 54950 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 54952 $abc$36303$new_n3810_
.sym 54957 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 54959 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][0]_new_
.sym 54960 $abc$36303$new_n3558_
.sym 54962 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 54963 branch_instr_offset[12]
.sym 54964 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 54966 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 54968 $abc$36303$new_n2902_
.sym 54970 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 54971 $abc$36303$new_n3558_
.sym 54972 $abc$36303$new_n3810_
.sym 54973 $abc$36303$new_n5306_
.sym 54976 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 54982 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 54983 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 54984 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][0]_new_
.sym 54985 $abc$36303$new_n3018_
.sym 54988 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 54989 $abc$36303$new_n2902_
.sym 54990 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 54991 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 54994 $abc$36303$new_n2426_
.sym 54995 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 54996 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 54997 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55000 branch_instr_offset[12]
.sym 55001 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 55002 $abc$36303$is_alu_imm_instr_new_
.sym 55006 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][0]_new_
.sym 55008 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55013 $abc$36303$new_n3722_
.sym 55015 $abc$36303$new_n3464_
.sym 55016 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 55017 i_clk$SB_IO_IN_$glb_clk
.sym 55019 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][20]_new_inv_
.sym 55020 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 55021 reg_file[18][17]
.sym 55022 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 55023 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][24]_new_inv_
.sym 55024 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][24]_new_inv_
.sym 55025 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][20]_new_inv_
.sym 55026 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][14]_new_inv_
.sym 55031 $2\o_wb_we[0:0]
.sym 55032 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 55033 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 55035 $abc$36303$new_n3464_
.sym 55036 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 55037 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 55039 $abc$36303$new_n3984_
.sym 55040 instr[19]
.sym 55041 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 55042 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 55043 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 55044 instr[17]
.sym 55045 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 55046 $abc$36303$new_n2039_
.sym 55047 instr[17]
.sym 55048 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 55049 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 55050 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 55051 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 55052 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 55054 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 55060 $abc$36303$new_n5307_
.sym 55061 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 55062 $abc$36303$new_n2039_
.sym 55063 $abc$36303$new_n2902_
.sym 55064 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][16]_new_inv_
.sym 55065 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[24]
.sym 55066 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][0]_new_
.sym 55067 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 55068 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55070 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 55071 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 55072 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 55074 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 55075 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 55076 $abc$36303$new_n3775_
.sym 55079 $abc$36303$new_n3558_
.sym 55080 $abc$36303$is_alu_imm_instr_new_
.sym 55081 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[21]_new_
.sym 55082 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55085 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 55087 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[24]
.sym 55088 $abc$36303$new_n2012_
.sym 55091 $abc$36303$alu_i_arith_shift_new_
.sym 55093 $abc$36303$new_n2039_
.sym 55094 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 55095 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 55096 $abc$36303$new_n2012_
.sym 55099 $abc$36303$new_n3558_
.sym 55100 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55101 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 55102 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][0]_new_
.sym 55105 $abc$36303$new_n3775_
.sym 55106 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 55107 $abc$36303$new_n5307_
.sym 55108 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[21]_new_
.sym 55111 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 55112 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][16]_new_inv_
.sym 55114 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55118 $abc$36303$new_n2902_
.sym 55119 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55120 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 55123 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55129 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 55131 $abc$36303$is_alu_imm_instr_new_
.sym 55135 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[24]
.sym 55136 $abc$36303$alu_i_arith_shift_new_
.sym 55137 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 55138 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[24]
.sym 55139 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 55140 i_clk$SB_IO_IN_$glb_clk
.sym 55142 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][26]_new_inv_
.sym 55143 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 55144 reg_file[14][19]
.sym 55145 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][16]_new_inv_
.sym 55146 reg_file[14][17]
.sym 55147 $abc$36303$new_n3817_
.sym 55148 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][28]_new_inv_
.sym 55149 $abc$36303$new_n3815_
.sym 55156 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 55157 $abc$36303$new_n2902_
.sym 55159 i_wb_data[13]$SB_IO_IN
.sym 55160 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 55162 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 55166 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 55167 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 55168 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55169 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55170 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55171 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55172 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 55173 reg_file[24][24]
.sym 55174 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 55175 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 55176 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 55177 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 55184 $abc$36303$new_n3900_
.sym 55187 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55188 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55190 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 55191 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55192 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 55194 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 55195 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55197 $abc$36303$new_n2012_
.sym 55198 $abc$36303$new_n3932_
.sym 55200 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 55201 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 55202 $abc$36303$new_n5189_
.sym 55203 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 55204 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 55205 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[24]_new_
.sym 55206 $abc$36303$new_n2039_
.sym 55208 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 55210 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][16]_new_inv_
.sym 55211 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 55213 $abc$36303$new_n2902_
.sym 55214 $abc$36303$new_n3558_
.sym 55217 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55222 $abc$36303$new_n3900_
.sym 55223 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[24]_new_
.sym 55224 $abc$36303$new_n5189_
.sym 55225 $abc$36303$new_n3932_
.sym 55228 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 55229 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55230 $abc$36303$new_n3558_
.sym 55231 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 55234 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 55236 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 55237 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55240 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][16]_new_inv_
.sym 55242 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55243 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 55246 $abc$36303$new_n2012_
.sym 55247 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 55248 $abc$36303$new_n2039_
.sym 55249 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 55252 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 55253 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55255 $abc$36303$new_n2902_
.sym 55260 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55262 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 55263 i_clk$SB_IO_IN_$glb_clk
.sym 55265 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][22]_new_inv_
.sym 55266 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][18]_new_inv_
.sym 55267 reg_file[28][17]
.sym 55268 $abc$36303$new_n5189_
.sym 55269 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][30]_new_inv_
.sym 55270 $abc$36303$new_n5188_
.sym 55271 $abc$36303$new_n2067_
.sym 55272 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][18]_new_inv_
.sym 55277 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55278 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 55279 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 55280 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 55282 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 55283 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55285 $abc$36303$new_n3558_
.sym 55286 i_wb_data[25]$SB_IO_IN
.sym 55288 reg_file[14][19]
.sym 55289 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 55290 $abc$36303$new_n3816_
.sym 55291 instr[15]
.sym 55292 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55295 branch_instr_offset[12]
.sym 55297 i_wb_data[16]$SB_IO_IN
.sym 55298 instr[15]
.sym 55299 reg_file[13][17]
.sym 55300 $abc$36303$new_n2011_
.sym 55308 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][20]_new_inv_
.sym 55309 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][16]_new_inv_
.sym 55310 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][16]_new_inv_
.sym 55311 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][24]_new_inv_
.sym 55314 $abc$36303$new_n3018_
.sym 55316 $abc$36303$new_n2039_
.sym 55317 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55319 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][20]_new_inv_
.sym 55324 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 55325 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][24]_new_inv_
.sym 55326 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 55327 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 55328 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55329 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55330 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55331 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][18]_new_inv_
.sym 55333 $abc$36303$new_n2012_
.sym 55334 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][22]_new_inv_
.sym 55335 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55339 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][20]_new_inv_
.sym 55340 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][16]_new_inv_
.sym 55342 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55346 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55351 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55352 $abc$36303$new_n3018_
.sym 55353 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][16]_new_inv_
.sym 55354 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][24]_new_inv_
.sym 55357 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55358 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][20]_new_inv_
.sym 55359 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][24]_new_inv_
.sym 55363 $abc$36303$new_n2012_
.sym 55364 $abc$36303$new_n2039_
.sym 55365 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 55366 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 55369 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55370 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][18]_new_inv_
.sym 55372 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][20]_new_inv_
.sym 55375 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55381 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55382 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][20]_new_inv_
.sym 55383 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][22]_new_inv_
.sym 55385 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 55386 i_clk$SB_IO_IN_$glb_clk
.sym 55388 $abc$36303$new_n4110_
.sym 55389 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 55390 $abc$36303$new_n4196_
.sym 55391 reg_file[13][17]
.sym 55392 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][26]_new_inv_
.sym 55393 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 55394 reg_file[13][19]
.sym 55395 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][30]_new_inv_
.sym 55398 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55400 alu_i_branch_op[1]
.sym 55403 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 55404 reg_file[17][17]
.sym 55405 branch_instr_offset[10]
.sym 55406 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 55407 $abc$36303$new_n3114_
.sym 55410 instr[17]
.sym 55412 reg_file[0][30]
.sym 55414 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55415 instr[17]
.sym 55416 instr[22]
.sym 55417 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 55418 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 55419 $abc$36303$new_n2012_
.sym 55429 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][20]_new_inv_
.sym 55430 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55431 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 55432 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55433 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][22]_new_inv_
.sym 55434 $abc$36303$new_n3018_
.sym 55437 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][24]_new_inv_
.sym 55438 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 55439 $abc$36303$new_n3935_
.sym 55441 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55442 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55443 $abc$36303$new_n4195_
.sym 55445 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][28]_new_inv_
.sym 55447 $abc$36303$new_n4196_
.sym 55448 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 55451 $abc$36303$new_n5190_
.sym 55453 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55456 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55458 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][24]_new_inv_
.sym 55460 $abc$36303$new_n3939_
.sym 55462 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][24]_new_inv_
.sym 55463 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 55464 $abc$36303$new_n4196_
.sym 55465 $abc$36303$new_n4195_
.sym 55468 $abc$36303$new_n3018_
.sym 55469 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][20]_new_inv_
.sym 55470 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 55471 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][28]_new_inv_
.sym 55477 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55480 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 55481 $abc$36303$new_n5190_
.sym 55482 $abc$36303$new_n3935_
.sym 55483 $abc$36303$new_n3939_
.sym 55488 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 55493 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][22]_new_inv_
.sym 55494 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][24]_new_inv_
.sym 55495 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55498 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55504 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 55509 i_clk$SB_IO_IN_$glb_clk
.sym 55511 $abc$36303$new_n5285_
.sym 55512 reg_file[29][24]
.sym 55513 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][30]_new_inv_
.sym 55514 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][28]_new_inv_
.sym 55515 $abc$36303$new_n5121_
.sym 55516 $abc$36303$new_n2011_
.sym 55517 $abc$36303$new_n2839_
.sym 55518 reg_file[29][17]
.sym 55522 o_wb_data[2]$SB_IO_OUT
.sym 55524 instr[22]
.sym 55526 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 55527 $abc$36303$new_n4193_
.sym 55530 $abc$36303$new_n4110_
.sym 55531 alu_i_branch_op[2]
.sym 55535 instr[17]
.sym 55536 instr[17]
.sym 55537 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 55538 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55539 instr[17]
.sym 55540 instr[20]
.sym 55544 reg_file[0][24]
.sym 55546 $abc$36303$new_n2039_
.sym 55552 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55553 $abc$36303$new_n2039_
.sym 55555 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55557 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 55560 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 55563 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 55565 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55567 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 55570 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 55574 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55575 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][26]_new_inv_
.sym 55576 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][24]_new_inv_
.sym 55577 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 55578 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 55579 $abc$36303$new_n2012_
.sym 55585 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 55586 $abc$36303$new_n2039_
.sym 55587 $abc$36303$new_n2012_
.sym 55588 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 55592 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55597 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55598 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][24]_new_inv_
.sym 55600 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][26]_new_inv_
.sym 55606 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55612 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55615 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 55616 $abc$36303$new_n2012_
.sym 55617 $abc$36303$new_n2039_
.sym 55618 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 55622 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][26]_new_inv_
.sym 55623 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 55627 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 55628 $abc$36303$new_n2012_
.sym 55629 $abc$36303$new_n2039_
.sym 55630 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 55631 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 55632 i_clk$SB_IO_IN_$glb_clk
.sym 55634 $abc$36303$new_n2836_
.sym 55635 reg_file[3][17]
.sym 55637 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55639 $abc$36303$new_n3123_
.sym 55640 $abc$36303$new_n2838_
.sym 55641 reg_file[3][24]
.sym 55647 instr[17]
.sym 55648 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 55649 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 55652 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 55653 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 55654 reg_file[8][17]
.sym 55655 reg_file[31][17]
.sym 55656 reg_file[8][24]
.sym 55659 reg_file[16][19]
.sym 55660 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55661 reg_file[24][24]
.sym 55662 reg_file[6][17]
.sym 55663 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 55669 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 55683 instr[15]
.sym 55691 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55698 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55702 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 55715 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55726 instr[15]
.sym 55735 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55754 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 55755 i_clk$SB_IO_IN_$glb_clk
.sym 55757 reg_file[1][17]
.sym 55758 $abc$36303$new_n2198_
.sym 55759 reg_file[1][30]
.sym 55760 reg_file[1][19]
.sym 55761 $abc$36303$new_n3928_
.sym 55762 $abc$36303$new_n2199_
.sym 55763 reg_file[1][24]
.sym 55764 $abc$36303$new_n3927_
.sym 55774 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 55776 instr[22]
.sym 55778 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 55780 instr[22]
.sym 55781 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55783 instr[15]
.sym 55788 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 55789 i_wb_data[16]$SB_IO_IN
.sym 55799 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55801 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55802 $abc$36303$new_n2898_
.sym 55805 $abc$36303$new_n2889_
.sym 55807 instr[20]
.sym 55808 $abc$36303$new_n2883_
.sym 55809 instr[15]
.sym 55810 instr[22]
.sym 55811 instr[17]
.sym 55813 instr[18]
.sym 55814 $abc$36303$new_n5097_
.sym 55815 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55817 reg_file[1][19]
.sym 55821 reg_file[5][19]
.sym 55822 instr[16]
.sym 55824 reg_file[7][19]
.sym 55825 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 55826 reg_file[3][19]
.sym 55827 $abc$36303$new_n2897_
.sym 55829 reg_file[5][19]
.sym 55832 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 55837 $abc$36303$new_n2889_
.sym 55838 instr[18]
.sym 55839 $abc$36303$new_n2883_
.sym 55840 $abc$36303$new_n5097_
.sym 55843 $abc$36303$new_n2897_
.sym 55845 $abc$36303$new_n2898_
.sym 55846 instr[16]
.sym 55849 reg_file[5][19]
.sym 55850 instr[17]
.sym 55851 reg_file[1][19]
.sym 55852 instr[15]
.sym 55855 instr[17]
.sym 55856 reg_file[3][19]
.sym 55857 instr[15]
.sym 55858 reg_file[7][19]
.sym 55861 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55867 instr[20]
.sym 55868 reg_file[1][19]
.sym 55869 reg_file[5][19]
.sym 55870 instr[22]
.sym 55875 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55877 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 55878 i_clk$SB_IO_IN_$glb_clk
.sym 55880 reg_file[16][19]
.sym 55881 $abc$36303$new_n2196_
.sym 55882 reg_file[16][24]
.sym 55884 $abc$36303$new_n2194_
.sym 55885 $abc$36303$new_n3931_
.sym 55886 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 55887 $abc$36303$new_n2195_
.sym 55888 instr[16]
.sym 55891 instr[16]
.sym 55892 instr[16]
.sym 55894 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 55895 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 55897 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 55898 reg_file[10][28]
.sym 55899 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 55902 instr[20]
.sym 55904 instr[15]
.sym 55905 instr[16]
.sym 55906 instr[17]
.sym 55907 instr[17]
.sym 55908 reg_file[18][24]
.sym 55909 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 55912 reg_file[18][30]
.sym 55913 reg_file[6][24]
.sym 55914 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 55915 reg_file[21][24]
.sym 55921 reg_file[20][19]
.sym 55922 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 55923 $abc$36303$new_n2896_
.sym 55924 $abc$36303$new_n2901_
.sym 55925 instr[19]
.sym 55927 $abc$36303$new_n2900_
.sym 55928 instr[20]
.sym 55929 reg_file[16][19]
.sym 55931 instr[17]
.sym 55932 $abc$36303$new_n2895_
.sym 55935 $abc$36303$new_n2890_
.sym 55936 instr[22]
.sym 55937 reg_file[16][19]
.sym 55938 $abc$36303$new_n2899_
.sym 55939 $abc$36303$new_n2893_
.sym 55942 $abc$36303$new_n2894_
.sym 55943 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55944 instr[16]
.sym 55947 instr[15]
.sym 55948 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 55955 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 55960 instr[16]
.sym 55961 instr[19]
.sym 55962 $abc$36303$new_n2901_
.sym 55963 $abc$36303$new_n2900_
.sym 55966 instr[19]
.sym 55967 instr[16]
.sym 55968 $abc$36303$new_n2895_
.sym 55969 $abc$36303$new_n2894_
.sym 55972 instr[15]
.sym 55973 reg_file[20][19]
.sym 55974 instr[17]
.sym 55975 reg_file[16][19]
.sym 55980 instr[19]
.sym 55984 instr[20]
.sym 55985 reg_file[20][19]
.sym 55986 reg_file[16][19]
.sym 55987 instr[22]
.sym 55992 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 55996 $abc$36303$new_n2899_
.sym 55997 $abc$36303$new_n2896_
.sym 55998 $abc$36303$new_n2890_
.sym 55999 $abc$36303$new_n2893_
.sym 56000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 56001 i_clk$SB_IO_IN_$glb_clk
.sym 56003 $abc$36303$new_n5250_
.sym 56004 $abc$36303$new_n3923_
.sym 56005 $abc$36303$new_n3925_
.sym 56006 $abc$36303$new_n5249_
.sym 56007 reg_file[26][19]
.sym 56008 $abc$36303$new_n5251_
.sym 56009 $abc$36303$new_n3924_
.sym 56010 reg_file[26][24]
.sym 56015 reg_file[27][24]
.sym 56016 instr[19]
.sym 56020 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 56021 instr[19]
.sym 56024 instr[20]
.sym 56025 alu_i_branch_op[2]
.sym 56028 instr[17]
.sym 56031 instr[17]
.sym 56035 instr[17]
.sym 56036 reg_file[23][19]
.sym 56038 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 56044 instr[21]
.sym 56045 reg_file[19][19]
.sym 56047 reg_file[23][19]
.sym 56051 $abc$36303$new_n3717_
.sym 56053 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 56054 $abc$36303$new_n2892_
.sym 56055 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 56057 instr[17]
.sym 56059 instr[22]
.sym 56060 instr[20]
.sym 56061 $abc$36303$new_n3716_
.sym 56064 instr[15]
.sym 56071 $abc$36303$new_n2891_
.sym 56072 instr[16]
.sym 56073 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 56079 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 56083 reg_file[19][19]
.sym 56084 instr[20]
.sym 56085 reg_file[23][19]
.sym 56086 instr[22]
.sym 56092 instr[16]
.sym 56095 reg_file[19][19]
.sym 56096 instr[17]
.sym 56097 reg_file[23][19]
.sym 56098 instr[15]
.sym 56101 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 56107 $abc$36303$new_n3717_
.sym 56108 instr[21]
.sym 56109 $abc$36303$new_n3716_
.sym 56114 instr[16]
.sym 56115 $abc$36303$new_n2891_
.sym 56116 $abc$36303$new_n2892_
.sym 56123 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 56124 i_clk$SB_IO_IN_$glb_clk
.sym 56126 $abc$36303$new_n4981_
.sym 56127 $abc$36303$new_n4980_
.sym 56128 $abc$36303$new_n3921_
.sym 56129 $abc$36303$new_n3922_
.sym 56131 $abc$36303$new_n3920_
.sym 56132 reg_file[17][24]
.sym 56141 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 56143 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 56144 instr[17]
.sym 56148 reg_file[20][24]
.sym 56149 instr[16]
.sym 56168 instr[22]
.sym 56169 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 56172 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 56176 instr[15]
.sym 56180 instr[20]
.sym 56182 reg_file[18][19]
.sym 56184 reg_file[22][19]
.sym 56185 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 56195 instr[17]
.sym 56208 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 56212 reg_file[18][19]
.sym 56213 instr[17]
.sym 56214 instr[15]
.sym 56215 reg_file[22][19]
.sym 56238 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 56242 reg_file[22][19]
.sym 56243 instr[20]
.sym 56244 instr[22]
.sym 56245 reg_file[18][19]
.sym 56246 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 56247 i_clk$SB_IO_IN_$glb_clk
.sym 56251 reg_file[23][24]
.sym 56253 reg_file[23][19]
.sym 56261 o_wb_data[2]$SB_IO_OUT
.sym 56269 reg_file[19][24]
.sym 56270 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 56271 instr[22]
.sym 56272 instr[22]
.sym 56281 i_wb_data[16]$SB_IO_IN
.sym 56298 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 56316 i_wb_data[16]$SB_IO_IN
.sym 56317 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 56324 i_wb_data[16]$SB_IO_IN
.sym 56365 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 56369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 56370 i_clk$SB_IO_IN_$glb_clk
.sym 56374 i_wb_data[16]$SB_IO_IN
.sym 56388 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 56417 o_wb_addr[2]$SB_IO_OUT
.sym 56441 o_wb_addr[2]$SB_IO_OUT
.sym 56442 o_wb_addr[13]$SB_IO_OUT
.sym 56450 o_wb_data[5]$SB_IO_OUT
.sym 56459 o_wb_data[5]$SB_IO_OUT
.sym 56472 reg_file[29][5]
.sym 56474 reg_file[29][10]
.sym 56479 reg_file[29][13]
.sym 56504 o_wb_data[19]$SB_IO_OUT
.sym 56506 i_wb_data[10]$SB_IO_IN
.sym 56507 o_wb_data[5]$SB_IO_OUT
.sym 56520 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56573 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56593 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 56594 i_clk$SB_IO_IN_$glb_clk
.sym 56602 $abc$36303$new_n2719_
.sym 56603 reg_file[19][13]
.sym 56605 reg_file[19][10]
.sym 56606 $abc$36303$new_n3489_
.sym 56607 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56610 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 56613 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 56635 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 56637 o_wb_sel[0]$SB_IO_OUT
.sym 56646 instr[15]
.sym 56652 reg_file[25][13]
.sym 56657 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56659 $abc$36303$new_n5071_
.sym 56660 reg_file[4][13]
.sym 56661 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56664 instr[20]
.sym 56665 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56678 instr[17]
.sym 56679 reg_file[10][13]
.sym 56680 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56684 reg_file[29][13]
.sym 56689 instr[22]
.sym 56690 instr[20]
.sym 56691 instr[17]
.sym 56692 reg_file[29][13]
.sym 56694 reg_file[14][13]
.sym 56695 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 56696 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56701 instr[15]
.sym 56702 reg_file[14][13]
.sym 56708 reg_file[25][13]
.sym 56710 reg_file[10][13]
.sym 56711 instr[22]
.sym 56712 instr[20]
.sym 56713 reg_file[14][13]
.sym 56722 reg_file[10][13]
.sym 56723 instr[17]
.sym 56724 reg_file[14][13]
.sym 56725 instr[15]
.sym 56728 reg_file[29][13]
.sym 56729 instr[20]
.sym 56730 instr[22]
.sym 56731 reg_file[25][13]
.sym 56742 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56746 reg_file[25][13]
.sym 56747 instr[15]
.sym 56748 reg_file[29][13]
.sym 56749 instr[17]
.sym 56752 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56756 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 56757 i_clk$SB_IO_IN_$glb_clk
.sym 56759 reg_file[18][13]
.sym 56763 $abc$36303$new_n3488_
.sym 56764 $abc$36303$new_n3490_
.sym 56765 $abc$36303$new_n2718_
.sym 56766 $abc$36303$new_n2720_
.sym 56773 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 56775 reg_file[22][10]
.sym 56776 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56778 instr[20]
.sym 56781 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56783 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 56785 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 56786 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 56794 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 56800 $abc$36303$new_n3491_
.sym 56802 $abc$36303$new_n2721_
.sym 56803 $abc$36303$new_n3485_
.sym 56805 reg_file[11][13]
.sym 56806 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56808 instr[15]
.sym 56809 instr[21]
.sym 56810 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 56811 instr[17]
.sym 56812 instr[16]
.sym 56813 $abc$36303$new_n3482_
.sym 56814 $abc$36303$new_n3486_
.sym 56818 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 56819 $abc$36303$new_n3492_
.sym 56820 $abc$36303$new_n2722_
.sym 56822 instr[22]
.sym 56823 reg_file[15][13]
.sym 56826 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56828 $abc$36303$new_n3488_
.sym 56829 instr[20]
.sym 56830 $abc$36303$new_n2718_
.sym 56831 reg_file[15][13]
.sym 56833 $abc$36303$new_n3482_
.sym 56834 $abc$36303$new_n3485_
.sym 56835 instr[21]
.sym 56836 $abc$36303$new_n3486_
.sym 56839 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56845 $abc$36303$new_n2721_
.sym 56846 $abc$36303$new_n2718_
.sym 56847 $abc$36303$new_n2722_
.sym 56848 instr[16]
.sym 56851 reg_file[15][13]
.sym 56852 instr[22]
.sym 56853 reg_file[11][13]
.sym 56854 instr[20]
.sym 56857 instr[17]
.sym 56858 reg_file[11][13]
.sym 56859 reg_file[15][13]
.sym 56860 instr[15]
.sym 56863 $abc$36303$new_n3488_
.sym 56864 $abc$36303$new_n3491_
.sym 56865 $abc$36303$new_n3492_
.sym 56866 instr[21]
.sym 56870 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 56878 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56879 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 56880 i_clk$SB_IO_IN_$glb_clk
.sym 56882 $abc$36303$new_n3493_
.sym 56883 $abc$36303$new_n2733_
.sym 56884 reg_file[0][6]
.sym 56885 reg_file[0][13]
.sym 56886 $abc$36303$new_n2734_
.sym 56887 $abc$36303$new_n3503_
.sym 56888 $abc$36303$new_n3504_
.sym 56889 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 56892 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 56893 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 56897 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56899 instr[17]
.sym 56900 instr[16]
.sym 56901 instr[16]
.sym 56902 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 56903 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 56904 instr[15]
.sym 56905 reg_file[12][13]
.sym 56906 o_wb_sel[0]$SB_IO_OUT
.sym 56908 instr[22]
.sym 56912 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 56914 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 56916 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 56923 $abc$36303$new_n5068_
.sym 56924 reg_file[1][13]
.sym 56928 $abc$36303$new_n3487_
.sym 56929 reg_file[28][13]
.sym 56931 $abc$36303$new_n3481_
.sym 56933 reg_file[24][13]
.sym 56934 instr[22]
.sym 56936 $abc$36303$new_n5071_
.sym 56937 reg_file[28][13]
.sym 56938 reg_file[5][13]
.sym 56939 $abc$36303$new_n3493_
.sym 56940 instr[16]
.sym 56941 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 56942 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56943 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 56944 instr[19]
.sym 56946 reg_file[1][13]
.sym 56947 instr[20]
.sym 56950 instr[23]
.sym 56951 instr[17]
.sym 56952 instr[15]
.sym 56954 $abc$36303$new_n5072_
.sym 56958 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 56962 $abc$36303$new_n3487_
.sym 56963 $abc$36303$new_n3493_
.sym 56964 $abc$36303$new_n3481_
.sym 56965 instr[23]
.sym 56968 reg_file[5][13]
.sym 56969 instr[17]
.sym 56970 instr[15]
.sym 56971 reg_file[1][13]
.sym 56974 reg_file[1][13]
.sym 56975 reg_file[5][13]
.sym 56976 instr[20]
.sym 56977 instr[22]
.sym 56983 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 56986 instr[19]
.sym 56987 $abc$36303$new_n5068_
.sym 56988 instr[16]
.sym 56989 $abc$36303$new_n5072_
.sym 56992 reg_file[28][13]
.sym 56993 instr[20]
.sym 56994 instr[22]
.sym 56995 reg_file[24][13]
.sym 56998 reg_file[28][13]
.sym 56999 $abc$36303$new_n5071_
.sym 57000 reg_file[24][13]
.sym 57001 instr[15]
.sym 57002 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 57003 i_clk$SB_IO_IN_$glb_clk
.sym 57007 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 57008 reg_file[17][3]
.sym 57011 reg_file[17][13]
.sym 57012 reg_file[17][10]
.sym 57014 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 57015 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 57017 reg_file[30][10]
.sym 57019 instr[24]
.sym 57021 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 57022 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 57023 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57024 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 57027 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 57028 instr[21]
.sym 57030 instr[19]
.sym 57033 instr[15]
.sym 57034 reg_file[11][3]
.sym 57035 reg_file[11][3]
.sym 57036 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 57037 reg_file[8][13]
.sym 57039 reg_file[10][3]
.sym 57049 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 57050 pc[2]
.sym 57052 $abc$36303$new_n3501_
.sym 57053 instr[20]
.sym 57058 $abc$36303$new_n3502_
.sym 57061 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 57063 instr[21]
.sym 57064 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 57065 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57067 reg_file[6][13]
.sym 57068 instr[22]
.sym 57071 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57073 pc[3]
.sym 57080 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 57085 $abc$36303$new_n3502_
.sym 57087 instr[21]
.sym 57088 $abc$36303$new_n3501_
.sym 57091 pc[2]
.sym 57093 pc[3]
.sym 57097 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57103 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57115 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 57116 reg_file[6][13]
.sym 57117 instr[22]
.sym 57118 instr[20]
.sym 57122 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57125 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 57126 i_clk$SB_IO_IN_$glb_clk
.sym 57128 $abc$36303$new_n2923_
.sym 57129 reg_file[7][10]
.sym 57130 reg_file[7][3]
.sym 57131 reg_file[7][4]
.sym 57132 $abc$36303$new_n2407_
.sym 57133 $abc$36303$new_n2408_
.sym 57134 $abc$36303$new_n2922_
.sym 57135 reg_file[7][13]
.sym 57137 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 57138 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 57139 o_wb_data[19]$SB_IO_OUT
.sym 57140 reg_file[5][10]
.sym 57141 pc[1]
.sym 57142 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 57143 $abc$36303$new_n4472_
.sym 57144 instr[20]
.sym 57145 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 57146 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 57152 reg_file[4][13]
.sym 57153 instr[20]
.sym 57154 reg_file[17][3]
.sym 57156 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 57157 reg_file[20][13]
.sym 57158 $abc$36303$new_n2730_
.sym 57159 reg_file[23][3]
.sym 57160 instr[21]
.sym 57161 reg_file[20][4]
.sym 57162 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 57169 instr[22]
.sym 57170 reg_file[15][3]
.sym 57171 instr[20]
.sym 57172 reg_file[5][3]
.sym 57174 instr[16]
.sym 57175 reg_file[1][3]
.sym 57177 instr[20]
.sym 57179 instr[22]
.sym 57180 instr[17]
.sym 57182 instr[15]
.sym 57183 $abc$36303$new_n2731_
.sym 57184 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57187 $abc$36303$new_n2732_
.sym 57192 reg_file[7][13]
.sym 57194 reg_file[11][3]
.sym 57195 reg_file[11][3]
.sym 57196 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 57197 reg_file[3][13]
.sym 57199 reg_file[1][3]
.sym 57202 reg_file[1][3]
.sym 57203 instr[20]
.sym 57204 instr[22]
.sym 57205 reg_file[5][3]
.sym 57208 reg_file[15][3]
.sym 57209 instr[17]
.sym 57210 reg_file[11][3]
.sym 57211 instr[15]
.sym 57214 instr[17]
.sym 57215 reg_file[3][13]
.sym 57216 instr[15]
.sym 57217 reg_file[7][13]
.sym 57220 reg_file[1][3]
.sym 57221 instr[17]
.sym 57222 reg_file[5][3]
.sym 57223 instr[15]
.sym 57226 instr[22]
.sym 57227 reg_file[7][13]
.sym 57228 instr[20]
.sym 57229 reg_file[3][13]
.sym 57232 reg_file[15][3]
.sym 57233 reg_file[11][3]
.sym 57234 instr[22]
.sym 57235 instr[20]
.sym 57240 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57244 $abc$36303$new_n2731_
.sym 57245 $abc$36303$new_n2732_
.sym 57246 instr[16]
.sym 57248 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 57249 i_clk$SB_IO_IN_$glb_clk
.sym 57251 $abc$36303$new_n5281_
.sym 57252 $abc$36303$new_n2423_
.sym 57253 $abc$36303$new_n2918_
.sym 57254 $abc$36303$new_n2418_
.sym 57257 reg_file[4][13]
.sym 57258 reg_file[4][3]
.sym 57261 alu_i_b[25]
.sym 57263 instr[20]
.sym 57264 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 57265 reg_file[14][3]
.sym 57266 reg_file[7][4]
.sym 57267 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 57268 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 57269 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 57270 instr[20]
.sym 57271 instr[22]
.sym 57272 branch_instr_offset[12]
.sym 57273 instr[22]
.sym 57274 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 57275 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 57276 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 57277 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 57278 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57279 $abc$36303$procmux$1178_Y[31]_new_
.sym 57281 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 57282 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 57283 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 57284 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 57285 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 57286 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 57292 reg_file[6][13]
.sym 57293 instr[15]
.sym 57295 $abc$36303$new_n5101_
.sym 57296 instr[17]
.sym 57297 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 57301 reg_file[3][3]
.sym 57302 reg_file[7][3]
.sym 57303 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 57308 reg_file[0][3]
.sym 57315 instr[20]
.sym 57316 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 57317 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57320 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 57321 instr[20]
.sym 57322 instr[22]
.sym 57323 reg_file[4][3]
.sym 57325 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57331 reg_file[7][3]
.sym 57332 instr[17]
.sym 57333 instr[15]
.sym 57334 reg_file[3][3]
.sym 57338 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 57343 instr[20]
.sym 57344 reg_file[0][3]
.sym 57345 instr[22]
.sym 57346 reg_file[4][3]
.sym 57350 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 57355 reg_file[7][3]
.sym 57356 reg_file[3][3]
.sym 57357 instr[22]
.sym 57358 instr[20]
.sym 57361 instr[17]
.sym 57362 instr[15]
.sym 57363 reg_file[6][13]
.sym 57364 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 57367 $abc$36303$new_n5101_
.sym 57368 reg_file[0][3]
.sym 57369 instr[15]
.sym 57370 reg_file[4][3]
.sym 57371 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 57372 i_clk$SB_IO_IN_$glb_clk
.sym 57374 $abc$36303$new_n2417_
.sym 57375 reg_file[9][3]
.sym 57376 reg_file[9][12]
.sym 57377 $abc$36303$new_n2413_
.sym 57378 $abc$36303$new_n2920_
.sym 57379 $abc$36303$new_n2416_
.sym 57380 $abc$36303$new_n2415_
.sym 57381 $abc$36303$new_n2414_
.sym 57385 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[21]_new_
.sym 57386 instr[16]
.sym 57387 pc[5]
.sym 57388 $abc$36303$new_n4475_
.sym 57389 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 57392 instr[17]
.sym 57393 reg_file[21][3]
.sym 57394 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57397 instr[16]
.sym 57400 alu_i_branch_op[0]
.sym 57401 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 57402 o_wb_sel[0]$SB_IO_OUT
.sym 57403 instr[22]
.sym 57404 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 57406 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 57407 pc[17]
.sym 57408 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 57416 $abc$36303$new_n5279_
.sym 57417 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 57422 $abc$36303$new_n2421_
.sym 57425 instr[20]
.sym 57426 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57428 $abc$36303$new_n2422_
.sym 57431 instr[15]
.sym 57435 reg_file[6][3]
.sym 57438 instr[21]
.sym 57439 instr[20]
.sym 57440 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57441 reg_file[2][3]
.sym 57442 instr[22]
.sym 57445 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 57450 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 57454 reg_file[2][3]
.sym 57455 reg_file[6][3]
.sym 57456 $abc$36303$new_n5279_
.sym 57457 instr[15]
.sym 57460 $abc$36303$new_n2422_
.sym 57461 instr[21]
.sym 57463 $abc$36303$new_n2421_
.sym 57466 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 57474 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57478 instr[20]
.sym 57486 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57490 instr[20]
.sym 57491 reg_file[6][3]
.sym 57492 reg_file[2][3]
.sym 57493 instr[22]
.sym 57494 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 57495 i_clk$SB_IO_IN_$glb_clk
.sym 57498 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57501 reg_file[19][3]
.sym 57503 $abc$36303$new_n5237_
.sym 57504 $abc$36303$new_n5235_
.sym 57507 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 57508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 57509 pc[13]
.sym 57510 $abc$36303$procmux$1618_Y[3]_new_
.sym 57511 reg_file[0][10]
.sym 57516 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 57517 pc[3]
.sym 57519 pc[0]
.sym 57521 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 57522 instr[19]
.sym 57523 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 57525 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 57526 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 57529 instr[15]
.sym 57531 reg_file[11][3]
.sym 57544 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 57545 i_wb_data[3]$SB_IO_IN
.sym 57546 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 57550 i_wb_stall$SB_IO_IN
.sym 57554 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 57555 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57563 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 57565 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 57572 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57595 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 57601 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 57602 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 57603 i_wb_data[3]$SB_IO_IN
.sym 57604 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 57613 i_wb_stall$SB_IO_IN
.sym 57617 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 57618 i_clk$SB_IO_IN_$glb_clk
.sym 57620 reg_file[13][12]
.sym 57621 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 57622 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][3]_new_inv_
.sym 57623 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][3]_new_
.sym 57624 $abc$36303$new_n3295_
.sym 57625 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][7]_new_inv_
.sym 57626 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][5]_new_inv_
.sym 57627 $abc$36303$new_n4801_
.sym 57630 alu_i_b[28]
.sym 57631 $abc$36303$new_n5206_
.sym 57633 $abc$36303$new_n4514_
.sym 57634 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 57635 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 57639 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 57640 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 57642 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57643 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 57644 instr[21]
.sym 57645 $abc$36303$new_n2902_
.sym 57647 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 57649 $abc$36303$new_n4806_
.sym 57650 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 57651 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 57652 alu_i_branch_op[1]
.sym 57653 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 57655 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 57661 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][1]_new_inv_
.sym 57662 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57663 alu_i_branch_op[1]
.sym 57665 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 57666 $abc$36303$new_n2426_
.sym 57667 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 57668 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 57669 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][1]_new_inv_
.sym 57670 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57671 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 57672 alu_i_branch_op[0]
.sym 57673 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 57674 $abc$36303$new_n2426_
.sym 57675 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 57676 i_wb_stall$SB_IO_IN
.sym 57679 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][3]_new_inv_
.sym 57680 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 57683 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][5]_new_inv_
.sym 57684 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57685 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 57687 $abc$36303$new_n2902_
.sym 57690 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 57694 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][3]_new_inv_
.sym 57695 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][1]_new_inv_
.sym 57697 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 57700 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 57701 i_wb_stall$SB_IO_IN
.sym 57702 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 57703 alu_i_branch_op[1]
.sym 57706 alu_i_branch_op[0]
.sym 57707 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 57708 i_wb_stall$SB_IO_IN
.sym 57709 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 57713 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 57715 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57718 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 57719 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57720 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 57721 $abc$36303$new_n2426_
.sym 57724 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57725 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][5]_new_inv_
.sym 57726 $abc$36303$new_n2902_
.sym 57727 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 57730 $abc$36303$new_n2426_
.sym 57731 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 57732 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 57733 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57736 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 57737 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][1]_new_inv_
.sym 57738 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 57739 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57741 i_clk$SB_IO_IN_$glb_clk
.sym 57742 i_reset$SB_IO_IN_$glb_sr
.sym 57743 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 57744 reg_file[15][12]
.sym 57745 $abc$36303$new_n4778_
.sym 57746 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 57747 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][15]_new_inv_
.sym 57748 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 57749 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][5]_new_inv_
.sym 57750 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][13]_new_inv_
.sym 57753 $PACKER_VCC_NET
.sym 57755 instr[20]
.sym 57756 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 57758 instr[20]
.sym 57759 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 57760 instr[22]
.sym 57761 $abc$36303$new_n2039_
.sym 57763 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 57764 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 57765 instr[22]
.sym 57766 $abc$36303$new_n4476_
.sym 57767 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 57768 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 57770 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 57771 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 57772 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 57773 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 57775 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 57776 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 57777 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 57778 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 57785 $abc$36303$new_n2039_
.sym 57787 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 57788 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 57789 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][7]_new_inv_
.sym 57790 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 57791 $abc$36303$new_n2902_
.sym 57792 $abc$36303$is_alu_imm_instr_new_
.sym 57795 $abc$36303$new_n2012_
.sym 57796 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 57798 $abc$36303$new_n5224_
.sym 57799 $abc$36303$new_n4774_
.sym 57800 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 57801 $abc$36303$new_n4778_
.sym 57802 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57803 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 57806 instr[22]
.sym 57807 $abc$36303$new_n3018_
.sym 57809 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13899[1]_new_
.sym 57811 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57812 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 57813 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 57815 $abc$36303$new_n2426_
.sym 57817 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 57818 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 57819 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57820 $abc$36303$new_n2902_
.sym 57823 $abc$36303$new_n3018_
.sym 57824 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 57826 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57830 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 57831 $abc$36303$new_n2426_
.sym 57835 $abc$36303$new_n2039_
.sym 57836 $abc$36303$new_n2012_
.sym 57837 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 57838 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 57841 instr[22]
.sym 57842 $abc$36303$is_alu_imm_instr_new_
.sym 57844 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 57848 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 57853 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 57854 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][7]_new_inv_
.sym 57855 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 57856 $abc$36303$new_n2902_
.sym 57859 $abc$36303$new_n5224_
.sym 57860 $abc$36303$new_n4774_
.sym 57861 $abc$36303$new_n4778_
.sym 57862 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13899[1]_new_
.sym 57863 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 57864 i_clk$SB_IO_IN_$glb_clk
.sym 57866 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 57867 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][9]_new_inv_
.sym 57868 $abc$36303$new_n4806_
.sym 57869 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 57870 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 57871 $abc$36303$new_n3342_
.sym 57872 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][17]_new_inv_
.sym 57873 reg_file[28][12]
.sym 57875 $abc$36303$new_n2039_
.sym 57876 $abc$36303$new_n2039_
.sym 57877 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 57878 $abc$36303$is_alu_imm_instr_new_
.sym 57879 o_wb_addr[3]$SB_IO_OUT
.sym 57880 $abc$36303$new_n2902_
.sym 57881 $abc$36303$new_n2012_
.sym 57884 instr[16]
.sym 57885 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 57886 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 57888 $abc$36303$new_n3378_
.sym 57889 instr[16]
.sym 57890 alu_i_b[11]
.sym 57891 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 57892 alu_i_b[17]
.sym 57893 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 57894 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 57895 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 57896 alu_i_b[8]
.sym 57897 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 57898 alu_i_b[4]
.sym 57900 pc[13]
.sym 57901 $abc$36303$new_n2426_
.sym 57910 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 57911 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 57912 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 57914 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 57917 alu_i_b[3]
.sym 57918 alu_i_b[2]
.sym 57919 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 57920 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 57922 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 57924 alu_i_b[7]
.sym 57925 alu_i_b[4]
.sym 57927 alu_i_b[6]
.sym 57929 alu_i_b[0]
.sym 57930 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 57933 alu_i_b[1]
.sym 57938 alu_i_b[5]
.sym 57939 $auto$alumacc.cc:474:replace_alu$1939.C[1]
.sym 57941 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 57942 alu_i_b[0]
.sym 57945 $auto$alumacc.cc:474:replace_alu$1939.C[2]
.sym 57947 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 57948 alu_i_b[1]
.sym 57951 $auto$alumacc.cc:474:replace_alu$1939.C[3]
.sym 57953 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 57954 alu_i_b[2]
.sym 57957 $auto$alumacc.cc:474:replace_alu$1939.C[4]
.sym 57959 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 57960 alu_i_b[3]
.sym 57963 $auto$alumacc.cc:474:replace_alu$1939.C[5]
.sym 57965 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 57966 alu_i_b[4]
.sym 57969 $auto$alumacc.cc:474:replace_alu$1939.C[6]
.sym 57971 alu_i_b[5]
.sym 57972 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 57975 $auto$alumacc.cc:474:replace_alu$1939.C[7]
.sym 57977 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 57978 alu_i_b[6]
.sym 57981 $auto$alumacc.cc:474:replace_alu$1939.C[8]
.sym 57983 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 57984 alu_i_b[7]
.sym 57989 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 57990 reg_file[19][12]
.sym 57991 alu_i_b[4]
.sym 57992 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][21]_new_inv_
.sym 57993 alu_i_b[6]
.sym 57994 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13827[1]_new_
.sym 57995 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][19]_new_inv_
.sym 57996 alu_i_b[9]
.sym 58000 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 58002 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 58003 instr[21]
.sym 58004 instr[24]
.sym 58005 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 58007 instr[24]
.sym 58008 $abc$36303$new_n2902_
.sym 58009 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 58011 instr[24]
.sym 58014 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 58015 alu_i_b[10]
.sym 58016 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 58017 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 58019 alu_i_b[13]
.sym 58020 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 58021 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 58022 instr[15]
.sym 58023 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 58024 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 58025 $auto$alumacc.cc:474:replace_alu$1939.C[8]
.sym 58030 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 58033 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 58040 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 58044 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 58046 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 58048 alu_i_b[12]
.sym 58049 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 58050 alu_i_b[11]
.sym 58051 alu_i_b[14]
.sym 58053 alu_i_b[10]
.sym 58055 alu_i_b[13]
.sym 58056 alu_i_b[8]
.sym 58057 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 58059 alu_i_b[15]
.sym 58060 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 58061 alu_i_b[9]
.sym 58062 $auto$alumacc.cc:474:replace_alu$1939.C[9]
.sym 58064 alu_i_b[8]
.sym 58065 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 58068 $auto$alumacc.cc:474:replace_alu$1939.C[10]
.sym 58070 alu_i_b[9]
.sym 58071 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 58074 $auto$alumacc.cc:474:replace_alu$1939.C[11]
.sym 58076 alu_i_b[10]
.sym 58077 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 58080 $auto$alumacc.cc:474:replace_alu$1939.C[12]
.sym 58082 alu_i_b[11]
.sym 58083 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 58086 $auto$alumacc.cc:474:replace_alu$1939.C[13]
.sym 58088 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 58089 alu_i_b[12]
.sym 58092 $auto$alumacc.cc:474:replace_alu$1939.C[14]
.sym 58094 alu_i_b[13]
.sym 58095 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 58098 $auto$alumacc.cc:474:replace_alu$1939.C[15]
.sym 58100 alu_i_b[14]
.sym 58101 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 58104 $auto$alumacc.cc:474:replace_alu$1939.C[16]
.sym 58106 alu_i_b[15]
.sym 58107 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 58112 reg_file[24][12]
.sym 58113 alu_i_b[13]
.sym 58114 reg_file[24][3]
.sym 58115 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13886[0]_new_inv_
.sym 58116 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][21]_new_inv_
.sym 58117 alu_i_b[14]
.sym 58118 $abc$36303$new_n5233_
.sym 58119 alu_i_b[10]
.sym 58122 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 58123 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 58126 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 58127 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 58128 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 58131 $abc$36303$new_n3377_
.sym 58134 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 58136 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 58137 instr[16]
.sym 58138 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 58139 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 58140 instr[24]
.sym 58141 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 58142 alu_i_b[29]
.sym 58144 alu_i_b[21]
.sym 58145 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 58146 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 58147 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 58148 $auto$alumacc.cc:474:replace_alu$1939.C[16]
.sym 58157 alu_i_b[20]
.sym 58158 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 58160 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 58164 alu_i_b[17]
.sym 58169 alu_i_b[21]
.sym 58170 alu_i_b[19]
.sym 58171 alu_i_b[16]
.sym 58174 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 58176 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 58177 alu_i_b[18]
.sym 58178 alu_i_b[23]
.sym 58179 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 58180 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 58181 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 58182 alu_i_b[22]
.sym 58184 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 58185 $auto$alumacc.cc:474:replace_alu$1939.C[17]
.sym 58187 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 58188 alu_i_b[16]
.sym 58191 $auto$alumacc.cc:474:replace_alu$1939.C[18]
.sym 58193 alu_i_b[17]
.sym 58194 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 58197 $auto$alumacc.cc:474:replace_alu$1939.C[19]
.sym 58199 alu_i_b[18]
.sym 58200 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 58203 $auto$alumacc.cc:474:replace_alu$1939.C[20]
.sym 58205 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 58206 alu_i_b[19]
.sym 58209 $auto$alumacc.cc:474:replace_alu$1939.C[21]
.sym 58211 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 58212 alu_i_b[20]
.sym 58215 $auto$alumacc.cc:474:replace_alu$1939.C[22]
.sym 58217 alu_i_b[21]
.sym 58218 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 58221 $auto$alumacc.cc:474:replace_alu$1939.C[23]
.sym 58223 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 58224 alu_i_b[22]
.sym 58227 $auto$alumacc.cc:474:replace_alu$1939.C[24]
.sym 58229 alu_i_b[23]
.sym 58230 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 58235 $abc$36303$new_n3018_
.sym 58236 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 58237 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 58238 $abc$36303$new_n3507_
.sym 58239 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 58240 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 58241 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 58242 alu_i_b[8]
.sym 58247 instr[22]
.sym 58248 $abc$36303$new_n2902_
.sym 58249 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 58250 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58251 instr[20]
.sym 58252 alu_i_b[10]
.sym 58253 instr[15]
.sym 58254 reg_file[24][12]
.sym 58256 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 58257 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 58258 instr[20]
.sym 58259 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 58260 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 58261 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 58262 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 58263 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 58264 alu_i_b[23]
.sym 58265 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58266 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 58267 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58268 alu_i_b[22]
.sym 58269 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 58270 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 58271 $auto$alumacc.cc:474:replace_alu$1939.C[24]
.sym 58277 alu_i_b[26]
.sym 58280 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 58285 alu_i_b[30]
.sym 58289 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 58291 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 58292 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 58293 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 58294 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 58295 alu_i_b[27]
.sym 58298 $PACKER_VCC_NET
.sym 58299 alu_i_b[24]
.sym 58302 alu_i_b[29]
.sym 58304 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 58305 alu_i_b[28]
.sym 58306 alu_i_b[25]
.sym 58308 $auto$alumacc.cc:474:replace_alu$1939.C[25]
.sym 58310 alu_i_b[24]
.sym 58311 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 58314 $auto$alumacc.cc:474:replace_alu$1939.C[26]
.sym 58316 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 58317 alu_i_b[25]
.sym 58320 $auto$alumacc.cc:474:replace_alu$1939.C[27]
.sym 58322 alu_i_b[26]
.sym 58323 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 58326 $auto$alumacc.cc:474:replace_alu$1939.C[28]
.sym 58328 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 58329 alu_i_b[27]
.sym 58332 $auto$alumacc.cc:474:replace_alu$1939.C[29]
.sym 58334 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 58335 alu_i_b[28]
.sym 58338 $auto$alumacc.cc:474:replace_alu$1939.C[30]
.sym 58340 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 58341 alu_i_b[29]
.sym 58344 $nextpnr_ICESTORM_LC_0$I3
.sym 58346 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 58347 alu_i_b[30]
.sym 58350 $nextpnr_ICESTORM_LC_0$COUT
.sym 58352 $PACKER_VCC_NET
.sym 58354 $nextpnr_ICESTORM_LC_0$I3
.sym 58358 reg_file[31][8]
.sym 58359 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 58360 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 58361 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][27]_new_inv_
.sym 58362 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 58363 $abc$36303$new_n3029_
.sym 58364 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 58365 alu_i_b[12]
.sym 58368 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 58369 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58370 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 58371 alu_i_b[30]
.sym 58372 instr[16]
.sym 58373 instr[17]
.sym 58374 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 58375 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[13]
.sym 58376 instr[16]
.sym 58377 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[13]
.sym 58378 $abc$36303$new_n2012_
.sym 58379 pc[17]
.sym 58380 instr[17]
.sym 58381 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 58382 $abc$36303$new_n2426_
.sym 58383 alu_i_b[17]
.sym 58384 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 58385 alu_i_b[24]
.sym 58386 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 58387 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58388 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 58389 $abc$36303$is_alu_imm_instr_new_
.sym 58390 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 58391 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 58392 alu_i_b[8]
.sym 58393 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58394 $nextpnr_ICESTORM_LC_0$COUT
.sym 58404 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 58406 $auto$alumacc.cc:474:replace_alu$1939.C[31]
.sym 58407 $abc$36303$alu_i_arith_shift_new_
.sym 58408 $abc$36303$auto$alumacc.cc:491:replace_alu$1941[31]
.sym 58409 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58410 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 58414 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[10]
.sym 58415 alu_i_b[31]
.sym 58417 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[10]
.sym 58420 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 58423 $abc$36303$auto$alumacc.cc:415:extract_cmp_alu$1912[31]
.sym 58425 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58429 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 58430 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 58431 $nextpnr_ICESTORM_LC_1$I3
.sym 58433 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 58434 alu_i_b[31]
.sym 58435 $nextpnr_ICESTORM_LC_0$COUT
.sym 58441 $nextpnr_ICESTORM_LC_1$I3
.sym 58445 $auto$alumacc.cc:474:replace_alu$1939.C[31]
.sym 58446 $abc$36303$auto$alumacc.cc:491:replace_alu$1941[31]
.sym 58447 $abc$36303$auto$alumacc.cc:415:extract_cmp_alu$1912[31]
.sym 58452 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 58459 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 58462 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58468 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[10]
.sym 58469 $abc$36303$alu_i_arith_shift_new_
.sym 58470 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[10]
.sym 58471 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58475 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 58478 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 58479 i_clk$SB_IO_IN_$glb_clk
.sym 58481 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][29]_new_inv_
.sym 58482 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 58483 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][4]_new_inv_
.sym 58484 reg_file[0][26]
.sym 58485 $abc$36303$new_n3466_
.sym 58486 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 58487 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][10]_new_inv_
.sym 58488 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 58491 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58492 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 58494 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 58495 reg_file[6][26]
.sym 58498 pc[13]
.sym 58499 instr[17]
.sym 58500 instr[20]
.sym 58502 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 58503 $abc$36303$alu_i_arith_shift_new_
.sym 58507 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 58508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 58509 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 58510 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 58511 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 58512 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 58514 instr[15]
.sym 58515 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 58516 alu_i_b[28]
.sym 58525 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 58526 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[8]
.sym 58527 $abc$36303$new_n5205_
.sym 58528 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 58529 alu_i_branch_op[1]
.sym 58530 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[8]
.sym 58531 $abc$36303$new_n4188_
.sym 58533 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 58535 $abc$36303$new_n2039_
.sym 58540 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 58541 instr[21]
.sym 58542 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58543 alu_i_branch_op[2]
.sym 58544 $abc$36303$new_n2012_
.sym 58546 alu_i_branch_op[0]
.sym 58547 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58548 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 58549 $abc$36303$is_alu_imm_instr_new_
.sym 58551 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 58552 $abc$36303$alu_i_arith_shift_new_
.sym 58555 $abc$36303$new_n2039_
.sym 58557 $abc$36303$new_n2012_
.sym 58561 $abc$36303$alu_i_arith_shift_new_
.sym 58562 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[8]
.sym 58563 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[8]
.sym 58564 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58569 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58573 instr[21]
.sym 58574 $abc$36303$is_alu_imm_instr_new_
.sym 58575 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 58580 alu_i_branch_op[2]
.sym 58581 $abc$36303$new_n4188_
.sym 58582 $abc$36303$new_n5205_
.sym 58585 alu_i_branch_op[1]
.sym 58586 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 58587 alu_i_branch_op[0]
.sym 58588 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 58593 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 58599 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 58601 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 58602 i_clk$SB_IO_IN_$glb_clk
.sym 58604 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][6]_new_inv_
.sym 58605 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][10]_new_inv_
.sym 58606 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][4]_new_inv_
.sym 58607 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 58608 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][4]_new_inv_
.sym 58609 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 58610 reg_file[8][8]
.sym 58611 reg_file[8][26]
.sym 58615 o_wb_data[19]$SB_IO_OUT
.sym 58617 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 58618 reg_file[1][14]
.sym 58619 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 58620 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 58621 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 58623 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 58624 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 58625 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 58626 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 58627 pc[18]
.sym 58628 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58629 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 58630 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 58631 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58632 alu_i_b[30]
.sym 58633 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58635 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 58636 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[18]
.sym 58637 instr[16]
.sym 58638 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 58639 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 58646 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58647 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[18]
.sym 58651 instr[20]
.sym 58653 $abc$36303$is_alu_imm_instr_new_
.sym 58654 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[17]
.sym 58655 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[18]
.sym 58657 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58658 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 58660 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[14]
.sym 58663 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 58664 $abc$36303$alu_i_arith_shift_new_
.sym 58667 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[14]
.sym 58668 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 58670 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 58671 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[17]
.sym 58672 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58678 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[14]
.sym 58679 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58680 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[14]
.sym 58681 $abc$36303$alu_i_arith_shift_new_
.sym 58684 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 58690 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[17]
.sym 58691 $abc$36303$alu_i_arith_shift_new_
.sym 58692 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58693 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[17]
.sym 58699 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 58703 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58709 instr[20]
.sym 58710 $abc$36303$is_alu_imm_instr_new_
.sym 58714 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 58720 $abc$36303$alu_i_arith_shift_new_
.sym 58721 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 58722 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[18]
.sym 58723 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[18]
.sym 58724 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 58725 i_clk$SB_IO_IN_$glb_clk
.sym 58727 reg_file[21][26]
.sym 58728 $abc$36303$new_n3520_
.sym 58729 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13778[0]_new_inv_
.sym 58730 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 58731 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 58732 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 58733 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 58734 $abc$36303$new_n5161_
.sym 58739 instr[15]
.sym 58740 reg_file[8][8]
.sym 58741 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 58742 $abc$36303$new_n2012_
.sym 58743 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58744 reg_file[5][26]
.sym 58745 $abc$36303$new_n2012_
.sym 58747 instr[20]
.sym 58749 reg_file[19][26]
.sym 58750 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 58752 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 58753 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58754 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 58755 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58756 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 58757 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 58758 $abc$36303$new_n2039_
.sym 58759 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 58760 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 58761 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 58762 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 58774 $abc$36303$new_n2012_
.sym 58775 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 58777 $abc$36303$new_n2934_
.sym 58778 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][4]_new_inv_
.sym 58779 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 58781 $abc$36303$new_n2039_
.sym 58782 $abc$36303$new_n2012_
.sym 58787 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 58789 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 58790 $abc$36303$new_n2961_
.sym 58792 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 58793 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58794 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58795 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 58796 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 58802 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 58803 $abc$36303$new_n2039_
.sym 58804 $abc$36303$new_n2012_
.sym 58807 $abc$36303$new_n2012_
.sym 58808 $abc$36303$new_n2039_
.sym 58810 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 58813 $abc$36303$new_n2961_
.sym 58814 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][4]_new_inv_
.sym 58815 $abc$36303$new_n2934_
.sym 58816 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58825 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58831 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 58832 $abc$36303$new_n2934_
.sym 58833 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58834 $abc$36303$new_n2961_
.sym 58838 $abc$36303$new_n2012_
.sym 58839 $abc$36303$new_n2039_
.sym 58840 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 58843 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 58844 $abc$36303$new_n2039_
.sym 58845 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 58846 $abc$36303$new_n2012_
.sym 58847 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 58848 i_clk$SB_IO_IN_$glb_clk
.sym 58850 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 58851 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][8]_new_inv_
.sym 58852 reg_file[13][18]
.sym 58853 $abc$36303$new_n3518_
.sym 58854 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][16]_new_inv_
.sym 58855 reg_file[13][26]
.sym 58856 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 58857 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][8]_new_inv_
.sym 58858 reg_file[17][26]
.sym 58864 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 58865 $abc$36303$is_alu_imm_instr_new_
.sym 58866 instr[22]
.sym 58867 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 58869 reg_file[21][26]
.sym 58870 $abc$36303$new_n2012_
.sym 58871 instr[22]
.sym 58872 reg_file[17][26]
.sym 58873 $abc$36303$new_n2012_
.sym 58874 $abc$36303$new_n3128_
.sym 58875 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 58876 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 58878 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 58879 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 58880 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58881 $abc$36303$is_alu_imm_instr_new_
.sym 58882 $abc$36303$new_n2426_
.sym 58884 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 58885 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58891 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 58892 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 58893 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 58894 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][0]_new_
.sym 58895 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 58896 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58899 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 58900 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 58901 $abc$36303$new_n2039_
.sym 58903 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58904 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 58907 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58908 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58910 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 58912 $abc$36303$new_n4759_
.sym 58913 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 58915 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 58916 $abc$36303$new_n2012_
.sym 58918 $abc$36303$new_n2039_
.sym 58921 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 58922 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][0]_new_inv_
.sym 58927 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 58930 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 58931 $abc$36303$new_n2012_
.sym 58932 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 58933 $abc$36303$new_n2039_
.sym 58936 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 58937 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58939 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 58942 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 58943 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58944 $abc$36303$new_n4759_
.sym 58945 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 58948 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 58949 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 58950 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 58951 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58954 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 58955 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 58956 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58957 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][0]_new_inv_
.sym 58960 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 58961 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][0]_new_
.sym 58963 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 58966 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 58967 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 58968 $abc$36303$new_n2039_
.sym 58969 $abc$36303$new_n2012_
.sym 58970 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 58971 i_clk$SB_IO_IN_$glb_clk
.sym 58973 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 58974 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 58975 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][18]_new_inv_
.sym 58976 reg_file[26][26]
.sym 58977 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][12]_new_inv_
.sym 58978 $abc$36303$new_n3519_
.sym 58979 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 58980 $abc$36303$new_n3984_
.sym 58985 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 58986 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 58987 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 58988 instr[20]
.sym 58989 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 58990 instr[17]
.sym 58994 instr[20]
.sym 58995 instr[17]
.sym 58996 reg_file[13][18]
.sym 58997 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 58998 $abc$36303$new_n3985_
.sym 58999 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 59000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 59001 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 59002 instr[15]
.sym 59003 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 59005 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 59006 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 59007 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 59015 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 59016 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][0]_new_inv_
.sym 59019 $2\o_wb_we[0:0]
.sym 59021 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][8]_new_inv_
.sym 59022 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59023 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 59024 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13836[1]_new_
.sym 59027 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59028 $abc$36303$new_n2902_
.sym 59030 $abc$36303$new_n5206_
.sym 59031 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 59035 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 59037 $abc$36303$new_n4155_
.sym 59038 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 59039 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 59041 $abc$36303$new_n4157_
.sym 59042 $abc$36303$new_n2426_
.sym 59043 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 59048 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 59050 $2\o_wb_we[0:0]
.sym 59053 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 59055 $2\o_wb_we[0:0]
.sym 59059 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59060 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][8]_new_inv_
.sym 59062 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 59065 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59066 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 59067 $abc$36303$new_n2426_
.sym 59071 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59072 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][8]_new_inv_
.sym 59074 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 59077 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13836[1]_new_
.sym 59078 $abc$36303$new_n4157_
.sym 59079 $abc$36303$new_n4155_
.sym 59080 $abc$36303$new_n5206_
.sym 59084 $2\o_wb_we[0:0]
.sym 59085 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 59089 $abc$36303$new_n2902_
.sym 59090 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][0]_new_inv_
.sym 59091 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59092 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 59094 i_clk$SB_IO_IN_$glb_clk
.sym 59095 i_reset$SB_IO_IN_$glb_sr
.sym 59096 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 59097 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 59098 reg_file[25][17]
.sym 59099 $abc$36303$new_n5120_
.sym 59100 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 59101 reg_file[25][24]
.sym 59102 $abc$36303$new_n5115_
.sym 59103 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 59108 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59110 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 59111 reg_file[26][26]
.sym 59112 o_wb_data[13]$SB_IO_OUT
.sym 59113 reg_file[14][26]
.sym 59114 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 59115 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 59117 instr[23]
.sym 59118 $abc$36303$new_n4295_
.sym 59120 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 59121 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 59122 $abc$36303$new_n2012_
.sym 59124 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59125 $abc$36303$new_n3592_
.sym 59127 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 59128 $abc$36303$new_n2012_
.sym 59129 instr[16]
.sym 59137 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][22]_new_inv_
.sym 59138 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 59140 $abc$36303$new_n2012_
.sym 59141 $abc$36303$new_n2012_
.sym 59142 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][24]_new_inv_
.sym 59145 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59148 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 59150 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 59151 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][28]_new_inv_
.sym 59152 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 59153 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 59155 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 59157 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][24]_new_inv_
.sym 59159 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 59161 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][20]_new_inv_
.sym 59163 $abc$36303$new_n2039_
.sym 59164 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 59165 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59166 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59170 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 59171 $abc$36303$new_n2012_
.sym 59172 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 59173 $abc$36303$new_n2039_
.sym 59176 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59178 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][28]_new_inv_
.sym 59179 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][24]_new_inv_
.sym 59185 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59188 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][24]_new_inv_
.sym 59189 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][22]_new_inv_
.sym 59191 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59194 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59196 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 59197 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][24]_new_inv_
.sym 59200 $abc$36303$new_n2012_
.sym 59201 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 59202 $abc$36303$new_n2039_
.sym 59203 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 59206 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][22]_new_inv_
.sym 59208 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59209 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][20]_new_inv_
.sym 59212 $abc$36303$new_n2039_
.sym 59213 $abc$36303$new_n2012_
.sym 59214 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 59215 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 59216 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 59217 i_clk$SB_IO_IN_$glb_clk
.sym 59219 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 59220 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 59221 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 59222 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13755[1]_new_
.sym 59223 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59224 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 59225 $abc$36303$auto$ice40_ffinit.cc:141:execute$36193
.sym 59226 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 59231 $abc$36303$new_n3816_
.sym 59232 o_wb_data[1]$SB_IO_OUT
.sym 59236 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 59237 reg_file[18][17]
.sym 59239 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 59240 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 59241 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59243 reg_file[25][17]
.sym 59244 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59245 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 59247 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 59248 alu_i_branch_op[2]
.sym 59249 reg_file[25][24]
.sym 59250 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59252 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59253 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 59260 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][22]_new_inv_
.sym 59261 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 59262 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 59264 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 59265 $abc$36303$new_n3817_
.sym 59266 $abc$36303$new_n2067_
.sym 59267 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][14]_new_inv_
.sym 59269 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 59271 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 59272 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][30]_new_inv_
.sym 59273 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][16]_new_inv_
.sym 59274 $abc$36303$new_n2012_
.sym 59275 $abc$36303$new_n2039_
.sym 59278 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59279 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59283 $abc$36303$new_n2011_
.sym 59284 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59285 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 59286 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 59288 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59289 $abc$36303$new_n3816_
.sym 59291 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 59293 $abc$36303$new_n2067_
.sym 59294 $abc$36303$new_n2011_
.sym 59295 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 59296 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59299 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 59300 $abc$36303$new_n2039_
.sym 59301 $abc$36303$new_n2012_
.sym 59302 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 59305 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 59311 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][14]_new_inv_
.sym 59312 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][16]_new_inv_
.sym 59314 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59320 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59323 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 59324 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][22]_new_inv_
.sym 59325 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59326 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 59329 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59330 $abc$36303$new_n2011_
.sym 59331 $abc$36303$new_n2067_
.sym 59332 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][30]_new_inv_
.sym 59335 $abc$36303$new_n3817_
.sym 59336 $abc$36303$new_n3816_
.sym 59338 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 59339 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 59340 i_clk$SB_IO_IN_$glb_clk
.sym 59342 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][18]_new_inv_
.sym 59343 $abc$36303$new_n3112_
.sym 59344 $abc$36303$new_n3592_
.sym 59345 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[17]_new_inv_
.sym 59346 reg_file[21][17]
.sym 59347 $abc$36303$new_n3118_
.sym 59348 $abc$36303$new_n3985_
.sym 59349 $abc$36303$new_n3113_
.sym 59353 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 59354 instr[17]
.sym 59355 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 59356 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 59358 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 59361 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 59362 alu_i_branch_op[1]
.sym 59366 $abc$36303$new_n3597_
.sym 59367 reg_file[13][19]
.sym 59369 o_wb_data[31]$SB_IO_OUT
.sym 59371 reg_file[14][17]
.sym 59372 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 59373 $abc$36303$is_alu_imm_instr_new_
.sym 59374 $abc$36303$auto$ice40_ffinit.cc:141:execute$36193
.sym 59377 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 59384 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 59387 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 59388 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 59389 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 59392 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][18]_new_inv_
.sym 59393 $abc$36303$new_n2039_
.sym 59394 $abc$36303$new_n2012_
.sym 59395 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59396 alu_i_branch_op[1]
.sym 59397 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 59398 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][22]_new_inv_
.sym 59400 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59401 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 59402 $abc$36303$new_n2012_
.sym 59404 $abc$36303$new_n5188_
.sym 59405 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 59406 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][18]_new_inv_
.sym 59408 alu_i_branch_op[2]
.sym 59410 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 59411 alu_i_branch_op[0]
.sym 59412 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][16]_new_inv_
.sym 59413 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 59414 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59416 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][22]_new_inv_
.sym 59418 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59419 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][18]_new_inv_
.sym 59422 $abc$36303$new_n2039_
.sym 59423 $abc$36303$new_n2012_
.sym 59424 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 59425 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 59429 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59434 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 59435 alu_i_branch_op[1]
.sym 59436 $abc$36303$new_n5188_
.sym 59437 alu_i_branch_op[2]
.sym 59440 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 59441 $abc$36303$new_n2039_
.sym 59442 $abc$36303$new_n2012_
.sym 59443 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 59446 alu_i_branch_op[0]
.sym 59447 alu_i_branch_op[1]
.sym 59448 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 59449 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 59453 $abc$36303$new_n2012_
.sym 59454 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 59455 $abc$36303$new_n2039_
.sym 59458 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59459 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][16]_new_inv_
.sym 59461 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][18]_new_inv_
.sym 59462 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 59463 i_clk$SB_IO_IN_$glb_clk
.sym 59465 $abc$36303$new_n5209_
.sym 59466 $abc$36303$new_n2828_
.sym 59467 $abc$36303$new_n3117_
.sym 59468 reg_file[15][26]
.sym 59469 $abc$36303$new_n2829_
.sym 59470 $abc$36303$new_n2822_
.sym 59471 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[17]_new_inv_
.sym 59472 reg_file[15][17]
.sym 59477 instr[20]
.sym 59480 instr[17]
.sym 59481 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 59482 instr[20]
.sym 59483 reg_file[28][17]
.sym 59485 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 59486 instr[20]
.sym 59488 $abc$36303$new_n3592_
.sym 59489 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 59490 $abc$36303$new_n2835_
.sym 59492 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59493 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 59494 instr[15]
.sym 59495 instr[15]
.sym 59496 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 59497 $abc$36303$new_n3985_
.sym 59499 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 59506 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][22]_new_inv_
.sym 59508 branch_instr_offset[12]
.sym 59511 $abc$36303$new_n2011_
.sym 59513 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][30]_new_inv_
.sym 59514 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59516 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][30]_new_inv_
.sym 59517 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59521 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 59522 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 59523 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 59524 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 59526 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59529 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][22]_new_inv_
.sym 59530 $abc$36303$new_n3018_
.sym 59532 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][26]_new_inv_
.sym 59533 $abc$36303$is_alu_imm_instr_new_
.sym 59534 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 59536 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59537 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 59539 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][22]_new_inv_
.sym 59540 $abc$36303$new_n3018_
.sym 59541 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 59542 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][30]_new_inv_
.sym 59545 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 59546 $abc$36303$is_alu_imm_instr_new_
.sym 59547 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 59548 branch_instr_offset[12]
.sym 59551 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 59552 $abc$36303$new_n2011_
.sym 59553 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 59554 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59559 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59564 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][26]_new_inv_
.sym 59565 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59566 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][22]_new_inv_
.sym 59570 $abc$36303$is_alu_imm_instr_new_
.sym 59571 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 59572 branch_instr_offset[12]
.sym 59575 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 59581 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][30]_new_inv_
.sym 59583 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][26]_new_inv_
.sym 59584 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 59585 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 59586 i_clk$SB_IO_IN_$glb_clk
.sym 59588 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 59589 $abc$36303$new_n5287_
.sym 59590 $abc$36303$new_n2834_
.sym 59591 $abc$36303$new_n2830_
.sym 59592 r_state[0]
.sym 59593 $abc$36303$new_n5288_
.sym 59594 $abc$36303$new_n5286_
.sym 59595 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13652[0]_new_inv_
.sym 59602 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 59603 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 59605 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 59609 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 59610 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 59615 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 59616 $abc$36303$is_alu_imm_instr_new_
.sym 59618 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 59619 instr[19]
.sym 59620 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 59621 instr[16]
.sym 59622 reg_file[29][24]
.sym 59623 instr[20]
.sym 59630 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 59632 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][28]_new_inv_
.sym 59633 $abc$36303$new_n5121_
.sym 59634 $abc$36303$new_n2011_
.sym 59637 instr[15]
.sym 59638 reg_file[3][17]
.sym 59639 instr[22]
.sym 59640 $abc$36303$new_n2012_
.sym 59642 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][30]_new_inv_
.sym 59645 reg_file[6][17]
.sym 59646 $abc$36303$auto$ice40_ffinit.cc:141:execute$36193
.sym 59647 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 59648 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 59649 instr[20]
.sym 59650 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59651 reg_file[7][17]
.sym 59652 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59653 reg_file[6][17]
.sym 59654 instr[17]
.sym 59655 $abc$36303$new_n2039_
.sym 59656 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 59658 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 59662 reg_file[3][17]
.sym 59663 $abc$36303$auto$ice40_ffinit.cc:141:execute$36193
.sym 59664 $abc$36303$new_n5121_
.sym 59665 instr[22]
.sym 59670 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 59674 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][30]_new_inv_
.sym 59675 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][28]_new_inv_
.sym 59677 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 59680 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 59681 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 59682 $abc$36303$new_n2011_
.sym 59686 reg_file[7][17]
.sym 59687 reg_file[6][17]
.sym 59688 instr[20]
.sym 59689 instr[22]
.sym 59692 $abc$36303$new_n2039_
.sym 59693 $abc$36303$new_n2012_
.sym 59695 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 59698 instr[17]
.sym 59699 instr[15]
.sym 59700 reg_file[6][17]
.sym 59701 $abc$36303$auto$ice40_ffinit.cc:141:execute$36193
.sym 59704 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 59709 i_clk$SB_IO_IN_$glb_clk
.sym 59711 $abc$36303$new_n2835_
.sym 59712 $abc$36303$new_n3119_
.sym 59713 instr[15]
.sym 59714 reg_file[7][24]
.sym 59715 $abc$36303$new_n3124_
.sym 59716 instr[15]
.sym 59717 reg_file[7][17]
.sym 59718 $abc$36303$new_n2837_
.sym 59720 reg_file[9][17]
.sym 59724 instr[20]
.sym 59725 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 59727 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 59730 reg_file[13][17]
.sym 59731 instr[20]
.sym 59736 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59737 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59739 r_state[0]
.sym 59744 reg_file[11][17]
.sym 59745 i_reset$SB_IO_IN
.sym 59746 reg_file[25][24]
.sym 59752 instr[17]
.sym 59753 reg_file[3][17]
.sym 59760 reg_file[1][17]
.sym 59762 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59763 instr[15]
.sym 59765 instr[22]
.sym 59767 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 59776 reg_file[5][17]
.sym 59779 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 59782 reg_file[7][17]
.sym 59783 instr[20]
.sym 59785 instr[17]
.sym 59786 reg_file[5][17]
.sym 59787 instr[15]
.sym 59788 reg_file[1][17]
.sym 59791 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59803 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59815 reg_file[5][17]
.sym 59816 instr[20]
.sym 59817 reg_file[1][17]
.sym 59818 instr[22]
.sym 59821 instr[17]
.sym 59822 reg_file[3][17]
.sym 59823 instr[15]
.sym 59824 reg_file[7][17]
.sym 59828 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 59831 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 59832 i_clk$SB_IO_IN_$glb_clk
.sym 59834 instr[20]
.sym 59835 $abc$36303$new_n3930_
.sym 59836 reg_file[10][30]
.sym 59837 $abc$36303$new_n3926_
.sym 59838 $abc$36303$new_n3907_
.sym 59839 $abc$36303$new_n2197_
.sym 59840 reg_file[10][28]
.sym 59841 $abc$36303$new_n3911_
.sym 59843 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 59847 reg_file[0][30]
.sym 59848 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 59851 instr[17]
.sym 59853 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 59854 instr[16]
.sym 59855 instr[15]
.sym 59857 reg_file[18][30]
.sym 59859 reg_file[8][24]
.sym 59860 i_wb_ack$SB_IO_IN
.sym 59863 instr[22]
.sym 59868 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 59869 o_wb_data[31]$SB_IO_OUT
.sym 59875 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 59877 instr[20]
.sym 59878 reg_file[7][24]
.sym 59879 instr[22]
.sym 59880 instr[15]
.sym 59882 reg_file[3][24]
.sym 59883 instr[17]
.sym 59885 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 59886 reg_file[7][24]
.sym 59888 instr[17]
.sym 59889 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 59890 reg_file[3][24]
.sym 59894 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 59896 reg_file[6][24]
.sym 59897 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59902 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 59904 reg_file[6][24]
.sym 59908 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 59914 instr[15]
.sym 59915 reg_file[7][24]
.sym 59916 instr[17]
.sym 59917 reg_file[3][24]
.sym 59920 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 59926 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 59932 instr[22]
.sym 59933 reg_file[7][24]
.sym 59934 instr[20]
.sym 59935 reg_file[3][24]
.sym 59938 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 59939 instr[17]
.sym 59940 instr[15]
.sym 59941 reg_file[6][24]
.sym 59945 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 59950 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 59951 instr[22]
.sym 59952 reg_file[6][24]
.sym 59953 instr[20]
.sym 59954 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 59955 i_clk$SB_IO_IN_$glb_clk
.sym 59957 reg_file[11][24]
.sym 59958 $abc$36303$new_n3929_
.sym 59959 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[24]_new_inv_
.sym 59960 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 59961 reg_file[11][17]
.sym 59962 $abc$36303$new_n3919_
.sym 59963 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134
.sym 59964 $abc$36303$new_n3912_
.sym 59970 instr[17]
.sym 59973 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 59974 instr[17]
.sym 59976 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 59977 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 59979 reg_file[0][24]
.sym 59982 reg_file[1][30]
.sym 59985 reg_file[21][24]
.sym 59988 $abc$36303$new_n3912_
.sym 59990 reg_file[11][24]
.sym 59991 $abc$36303$new_n3920_
.sym 59992 instr[15]
.sym 59998 instr[20]
.sym 59999 $abc$36303$new_n2196_
.sym 60000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 60001 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60002 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 60003 $abc$36303$new_n2199_
.sym 60007 $abc$36303$new_n2198_
.sym 60010 instr[19]
.sym 60011 $abc$36303$new_n2197_
.sym 60012 reg_file[1][24]
.sym 60014 instr[18]
.sym 60015 instr[15]
.sym 60016 instr[16]
.sym 60018 instr[17]
.sym 60019 reg_file[5][24]
.sym 60020 $abc$36303$new_n5251_
.sym 60021 $abc$36303$new_n2195_
.sym 60022 $abc$36303$new_n2181_
.sym 60023 instr[22]
.sym 60026 $abc$36303$new_n2194_
.sym 60027 reg_file[5][24]
.sym 60031 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 60037 instr[15]
.sym 60038 reg_file[5][24]
.sym 60039 reg_file[1][24]
.sym 60040 instr[17]
.sym 60046 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60055 instr[16]
.sym 60056 $abc$36303$new_n2195_
.sym 60057 $abc$36303$new_n2198_
.sym 60058 $abc$36303$new_n2199_
.sym 60061 reg_file[5][24]
.sym 60062 instr[20]
.sym 60063 reg_file[1][24]
.sym 60064 instr[22]
.sym 60067 $abc$36303$new_n5251_
.sym 60068 $abc$36303$new_n2194_
.sym 60069 instr[18]
.sym 60070 $abc$36303$new_n2181_
.sym 60073 $abc$36303$new_n2196_
.sym 60074 instr[16]
.sym 60075 instr[19]
.sym 60076 $abc$36303$new_n2197_
.sym 60077 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 60078 i_clk$SB_IO_IN_$glb_clk
.sym 60080 $abc$36303$new_n2181_
.sym 60081 reg_file[28][24]
.sym 60082 $abc$36303$new_n2191_
.sym 60083 reg_file[28][30]
.sym 60084 $abc$36303$new_n3913_
.sym 60085 $abc$36303$new_n2193_
.sym 60086 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[24]_new_inv_
.sym 60087 $abc$36303$new_n2182_
.sym 60096 reg_file[24][24]
.sym 60097 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 60101 instr[23]
.sym 60106 $abc$36303$new_n5251_
.sym 60107 instr[19]
.sym 60109 instr[16]
.sym 60111 instr[20]
.sym 60114 reg_file[29][24]
.sym 60115 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 60123 reg_file[16][24]
.sym 60125 reg_file[20][24]
.sym 60126 reg_file[20][24]
.sym 60127 reg_file[17][24]
.sym 60129 $abc$36303$new_n4981_
.sym 60130 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 60131 $abc$36303$new_n3925_
.sym 60133 instr[22]
.sym 60134 instr[16]
.sym 60135 instr[20]
.sym 60136 reg_file[21][24]
.sym 60137 $abc$36303$new_n5250_
.sym 60140 $abc$36303$new_n5249_
.sym 60142 instr[17]
.sym 60145 reg_file[21][24]
.sym 60146 instr[24]
.sym 60147 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60148 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 60149 instr[19]
.sym 60150 instr[21]
.sym 60151 $abc$36303$new_n3924_
.sym 60152 instr[15]
.sym 60154 instr[15]
.sym 60155 $abc$36303$new_n5249_
.sym 60156 reg_file[16][24]
.sym 60157 reg_file[20][24]
.sym 60160 $abc$36303$new_n3925_
.sym 60161 instr[21]
.sym 60162 $abc$36303$new_n3924_
.sym 60163 instr[24]
.sym 60166 reg_file[16][24]
.sym 60167 instr[20]
.sym 60168 reg_file[20][24]
.sym 60169 instr[22]
.sym 60172 reg_file[21][24]
.sym 60173 reg_file[17][24]
.sym 60174 instr[17]
.sym 60175 instr[15]
.sym 60178 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 60184 instr[19]
.sym 60185 $abc$36303$new_n5250_
.sym 60186 $abc$36303$new_n4981_
.sym 60187 instr[16]
.sym 60190 reg_file[21][24]
.sym 60191 instr[22]
.sym 60192 reg_file[17][24]
.sym 60193 instr[20]
.sym 60196 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 60201 i_clk$SB_IO_IN_$glb_clk
.sym 60203 reg_file[15][24]
.sym 60204 reg_file[15][30]
.sym 60206 $abc$36303$new_n2188_
.sym 60207 $abc$36303$new_n3918_
.sym 60208 $abc$36303$new_n2190_
.sym 60209 $abc$36303$new_n2189_
.sym 60210 $abc$36303$new_n3917_
.sym 60216 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 60221 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 60245 instr[15]
.sym 60246 reg_file[23][24]
.sym 60247 reg_file[19][24]
.sym 60248 instr[22]
.sym 60249 reg_file[18][24]
.sym 60250 reg_file[22][24]
.sym 60251 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60253 $abc$36303$new_n4980_
.sym 60254 reg_file[23][24]
.sym 60255 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 60257 instr[17]
.sym 60258 reg_file[22][24]
.sym 60262 $abc$36303$new_n3921_
.sym 60263 $abc$36303$new_n3922_
.sym 60266 instr[21]
.sym 60271 instr[20]
.sym 60277 reg_file[22][24]
.sym 60278 instr[15]
.sym 60279 $abc$36303$new_n4980_
.sym 60280 reg_file[18][24]
.sym 60283 instr[15]
.sym 60284 instr[17]
.sym 60285 reg_file[19][24]
.sym 60286 reg_file[23][24]
.sym 60289 instr[20]
.sym 60290 reg_file[19][24]
.sym 60291 instr[22]
.sym 60292 reg_file[23][24]
.sym 60295 reg_file[18][24]
.sym 60296 instr[20]
.sym 60297 reg_file[22][24]
.sym 60298 instr[22]
.sym 60308 instr[21]
.sym 60309 $abc$36303$new_n3922_
.sym 60310 $abc$36303$new_n3921_
.sym 60316 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60323 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 60324 i_clk$SB_IO_IN_$glb_clk
.sym 60333 reg_file[14][24]
.sym 60341 instr[18]
.sym 60348 instr[17]
.sym 60349 instr[17]
.sym 60351 i_wb_ack$SB_IO_IN
.sym 60357 o_wb_data[31]$SB_IO_OUT
.sym 60369 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60370 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 60385 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 60414 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60427 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 60446 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 60447 i_clk$SB_IO_IN_$glb_clk
.sym 60459 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 60466 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 60524 o_wb_addr[23]$SB_IO_OUT
.sym 60527 o_wb_sel[0]$SB_IO_OUT
.sym 60542 o_wb_addr[23]$SB_IO_OUT
.sym 60545 o_wb_sel[0]$SB_IO_OUT
.sym 60556 reg_file[9][10]
.sym 60571 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 60580 o_wb_addr[23]$SB_IO_OUT
.sym 60593 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 60595 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 60598 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 60614 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 60625 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 60636 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 60668 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 60670 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 60671 i_clk$SB_IO_IN_$glb_clk
.sym 60673 i_wb_data[7]$SB_IO_IN
.sym 60675 i_wb_data[8]$SB_IO_IN
.sym 60678 reg_file[22][13]
.sym 60679 $abc$36303$new_n3495_
.sym 60682 reg_file[22][10]
.sym 60683 $abc$36303$new_n2725_
.sym 60684 reg_file[29][10]
.sym 60691 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 60692 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 60695 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 60699 pc[4]
.sym 60705 i_wb_data[8]$SB_IO_IN
.sym 60713 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451
.sym 60722 i_wb_data[8]$SB_IO_IN
.sym 60725 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 60729 reg_file[19][13]
.sym 60731 instr[24]
.sym 60732 reg_file[29][10]
.sym 60738 instr[21]
.sym 60739 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 60740 instr[21]
.sym 60754 instr[15]
.sym 60759 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 60761 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 60762 instr[20]
.sym 60765 instr[22]
.sym 60772 reg_file[13][13]
.sym 60780 instr[17]
.sym 60781 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 60782 reg_file[9][13]
.sym 60799 reg_file[13][13]
.sym 60800 instr[17]
.sym 60801 instr[15]
.sym 60802 reg_file[9][13]
.sym 60805 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 60819 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 60823 reg_file[13][13]
.sym 60824 reg_file[9][13]
.sym 60825 instr[22]
.sym 60826 instr[20]
.sym 60829 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 60833 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 60834 i_clk$SB_IO_IN_$glb_clk
.sym 60837 $abc$36303$new_n2726_
.sym 60838 reg_file[13][13]
.sym 60839 reg_file[13][3]
.sym 60840 $abc$36303$new_n2724_
.sym 60841 $abc$36303$new_n3496_
.sym 60842 $abc$36303$new_n3494_
.sym 60843 reg_file[13][10]
.sym 60845 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 60846 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 60853 instr[22]
.sym 60856 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 60863 instr[17]
.sym 60865 instr[17]
.sym 60866 instr[17]
.sym 60867 reg_file[19][10]
.sym 60868 instr[18]
.sym 60869 reg_file[0][6]
.sym 60870 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 60877 instr[16]
.sym 60880 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 60881 reg_file[12][13]
.sym 60883 $abc$36303$new_n3489_
.sym 60884 instr[17]
.sym 60886 reg_file[8][13]
.sym 60887 $abc$36303$new_n2719_
.sym 60889 reg_file[12][13]
.sym 60890 instr[15]
.sym 60894 instr[19]
.sym 60897 instr[24]
.sym 60898 $abc$36303$new_n3490_
.sym 60901 instr[20]
.sym 60903 instr[21]
.sym 60904 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 60907 instr[22]
.sym 60908 $abc$36303$new_n2720_
.sym 60911 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 60934 $abc$36303$new_n3489_
.sym 60935 instr[21]
.sym 60936 instr[24]
.sym 60937 $abc$36303$new_n3490_
.sym 60940 instr[22]
.sym 60941 reg_file[8][13]
.sym 60942 instr[20]
.sym 60943 reg_file[12][13]
.sym 60946 $abc$36303$new_n2720_
.sym 60947 instr[19]
.sym 60948 instr[16]
.sym 60949 $abc$36303$new_n2719_
.sym 60952 reg_file[12][13]
.sym 60953 reg_file[8][13]
.sym 60954 instr[17]
.sym 60955 instr[15]
.sym 60956 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 60957 i_clk$SB_IO_IN_$glb_clk
.sym 60959 $abc$36303$new_n3499_
.sym 60960 $abc$36303$new_n2723_
.sym 60961 $abc$36303$new_n2728_
.sym 60962 $abc$36303$new_n3497_
.sym 60963 reg_file[26][10]
.sym 60964 $abc$36303$new_n3498_
.sym 60965 $abc$36303$new_n2727_
.sym 60966 $abc$36303$new_n2729_
.sym 60967 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 60970 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 60971 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 60973 pc[2]
.sym 60976 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 60978 instr[15]
.sym 60982 reg_file[8][13]
.sym 60983 reg_file[24][3]
.sym 60986 reg_file[17][10]
.sym 60988 i_wb_data[8]$SB_IO_IN
.sym 60991 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 60992 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 60993 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 61000 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 61001 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61002 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 61003 $abc$36303$new_n3505_
.sym 61004 instr[16]
.sym 61005 $abc$36303$new_n5069_
.sym 61006 reg_file[4][13]
.sym 61007 instr[24]
.sym 61008 instr[20]
.sym 61010 $abc$36303$new_n2735_
.sym 61011 reg_file[0][13]
.sym 61012 reg_file[4][13]
.sym 61013 $abc$36303$new_n3503_
.sym 61014 $abc$36303$new_n3494_
.sym 61015 $abc$36303$new_n2723_
.sym 61017 $abc$36303$new_n3500_
.sym 61018 $abc$36303$new_n2717_
.sym 61019 instr[22]
.sym 61020 $abc$36303$new_n2734_
.sym 61021 instr[19]
.sym 61022 $abc$36303$new_n3504_
.sym 61024 instr[15]
.sym 61025 instr[17]
.sym 61027 $abc$36303$new_n3497_
.sym 61028 instr[18]
.sym 61031 instr[21]
.sym 61033 $abc$36303$new_n3497_
.sym 61034 $abc$36303$new_n3494_
.sym 61035 $abc$36303$new_n3503_
.sym 61036 $abc$36303$new_n3500_
.sym 61039 instr[19]
.sym 61040 $abc$36303$new_n2734_
.sym 61041 $abc$36303$new_n2735_
.sym 61042 instr[16]
.sym 61045 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 61053 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61057 instr[17]
.sym 61058 instr[15]
.sym 61059 reg_file[0][13]
.sym 61060 reg_file[4][13]
.sym 61063 instr[24]
.sym 61064 instr[21]
.sym 61065 $abc$36303$new_n3505_
.sym 61066 $abc$36303$new_n3504_
.sym 61069 reg_file[4][13]
.sym 61070 instr[20]
.sym 61071 reg_file[0][13]
.sym 61072 instr[22]
.sym 61075 instr[18]
.sym 61076 $abc$36303$new_n2717_
.sym 61077 $abc$36303$new_n5069_
.sym 61078 $abc$36303$new_n2723_
.sym 61079 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 61080 i_clk$SB_IO_IN_$glb_clk
.sym 61083 $abc$36303$new_n2930_
.sym 61084 $abc$36303$new_n2928_
.sym 61085 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 61088 reg_file[28][10]
.sym 61090 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 61092 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 61093 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 61094 $abc$36303$new_n2730_
.sym 61097 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 61098 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 61101 $abc$36303$new_n3187_
.sym 61102 reg_file[4][13]
.sym 61103 $abc$36303$new_n2723_
.sym 61105 reg_file[20][13]
.sym 61106 $abc$36303$new_n2921_
.sym 61107 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 61109 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 61112 instr[19]
.sym 61113 reg_file[7][10]
.sym 61116 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61117 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 61125 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 61131 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 61135 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61142 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61152 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 61168 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 61176 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61195 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61200 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 61202 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 61203 i_clk$SB_IO_IN_$glb_clk
.sym 61205 $abc$36303$new_n2926_
.sym 61206 $abc$36303$new_n2405_
.sym 61207 $abc$36303$new_n2404_
.sym 61208 reg_file[29][3]
.sym 61209 $abc$36303$new_n2925_
.sym 61210 $abc$36303$new_n2406_
.sym 61211 $abc$36303$new_n2921_
.sym 61212 $abc$36303$new_n2929_
.sym 61215 o_wb_addr[23]$SB_IO_OUT
.sym 61216 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 61217 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 61219 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 61220 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 61221 $abc$36303$new_n4502_
.sym 61222 $abc$36303$new_n4473_
.sym 61223 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 61225 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 61226 pc[2]
.sym 61227 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 61228 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 61229 instr[21]
.sym 61231 reg_file[9][3]
.sym 61233 instr[24]
.sym 61235 instr[21]
.sym 61236 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 61237 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 61238 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 61239 instr[23]
.sym 61240 instr[24]
.sym 61247 $abc$36303$new_n2924_
.sym 61249 instr[22]
.sym 61251 instr[20]
.sym 61252 reg_file[10][3]
.sym 61253 instr[21]
.sym 61254 instr[15]
.sym 61255 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 61259 $abc$36303$new_n2409_
.sym 61260 reg_file[10][3]
.sym 61261 reg_file[14][3]
.sym 61262 instr[16]
.sym 61264 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 61267 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 61268 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61270 $abc$36303$new_n2923_
.sym 61271 instr[17]
.sym 61272 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61275 $abc$36303$new_n2408_
.sym 61279 reg_file[14][3]
.sym 61280 reg_file[10][3]
.sym 61281 instr[17]
.sym 61282 instr[15]
.sym 61288 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 61293 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61299 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 61303 $abc$36303$new_n2409_
.sym 61305 $abc$36303$new_n2408_
.sym 61306 instr[21]
.sym 61309 instr[20]
.sym 61310 reg_file[14][3]
.sym 61311 instr[22]
.sym 61312 reg_file[10][3]
.sym 61316 $abc$36303$new_n2924_
.sym 61317 instr[16]
.sym 61318 $abc$36303$new_n2923_
.sym 61321 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61325 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 61326 i_clk$SB_IO_IN_$glb_clk
.sym 61328 $abc$36303$new_n2412_
.sym 61329 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 61330 reg_file[18][4]
.sym 61331 reg_file[18][3]
.sym 61332 $abc$36303$new_n2411_
.sym 61333 $abc$36303$new_n2927_
.sym 61334 $abc$36303$new_n2400_
.sym 61335 $abc$36303$new_n2410_
.sym 61338 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61340 pc[2]
.sym 61342 instr[22]
.sym 61344 $abc$36303$new_n4503_
.sym 61345 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 61346 branch_instr_offset[6]
.sym 61348 reg_file[28][3]
.sym 61349 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 61351 pc[0]
.sym 61353 reg_file[22][3]
.sym 61354 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61355 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 61356 pc[1]
.sym 61357 instr[17]
.sym 61359 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61360 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 61362 instr[17]
.sym 61363 $abc$36303$new_n2932_
.sym 61369 reg_file[21][3]
.sym 61372 $abc$36303$new_n2424_
.sym 61373 instr[21]
.sym 61374 instr[16]
.sym 61375 reg_file[17][3]
.sym 61379 instr[15]
.sym 61380 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61384 $abc$36303$new_n5102_
.sym 61385 $abc$36303$new_n2425_
.sym 61386 instr[22]
.sym 61387 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 61388 instr[17]
.sym 61390 instr[20]
.sym 61393 instr[24]
.sym 61394 $abc$36303$new_n5280_
.sym 61395 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61397 instr[19]
.sym 61402 $abc$36303$new_n5280_
.sym 61403 instr[19]
.sym 61404 $abc$36303$new_n5102_
.sym 61405 instr[16]
.sym 61408 instr[24]
.sym 61409 instr[21]
.sym 61410 $abc$36303$new_n2424_
.sym 61411 $abc$36303$new_n2425_
.sym 61414 reg_file[17][3]
.sym 61415 instr[17]
.sym 61416 reg_file[21][3]
.sym 61417 instr[15]
.sym 61420 instr[20]
.sym 61421 reg_file[21][3]
.sym 61422 instr[22]
.sym 61423 reg_file[17][3]
.sym 61438 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 61444 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61448 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 61449 i_clk$SB_IO_IN_$glb_clk
.sym 61451 $abc$36303$new_n2419_
.sym 61452 reg_file[8][12]
.sym 61453 $abc$36303$new_n2917_
.sym 61454 $abc$36303$new_n2931_
.sym 61455 $abc$36303$new_n2919_
.sym 61456 $abc$36303$new_n2916_
.sym 61457 reg_file[8][3]
.sym 61458 $abc$36303$new_n2915_
.sym 61461 $abc$36303$new_n2012_
.sym 61463 $abc$36303$new_n5281_
.sym 61465 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 61466 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 61467 instr[15]
.sym 61469 reg_file[11][3]
.sym 61470 instr[19]
.sym 61471 reg_file[10][3]
.sym 61472 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 61474 $abc$36303$new_n4452_
.sym 61475 reg_file[24][3]
.sym 61476 $abc$36303$new_n2918_
.sym 61478 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 61479 pc[14]
.sym 61480 pc[5]
.sym 61481 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 61482 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61483 instr[23]
.sym 61484 reg_file[16][3]
.sym 61485 branch_instr_offset[12]
.sym 61486 reg_file[8][12]
.sym 61492 reg_file[23][3]
.sym 61493 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61494 $abc$36303$new_n2420_
.sym 61495 $abc$36303$new_n2418_
.sym 61496 reg_file[19][3]
.sym 61497 instr[20]
.sym 61499 $abc$36303$new_n2414_
.sym 61500 $abc$36303$new_n2417_
.sym 61501 $abc$36303$new_n2423_
.sym 61503 reg_file[18][3]
.sym 61504 reg_file[19][3]
.sym 61506 reg_file[23][3]
.sym 61508 $abc$36303$new_n2419_
.sym 61510 instr[21]
.sym 61512 instr[22]
.sym 61513 reg_file[22][3]
.sym 61516 instr[24]
.sym 61517 instr[17]
.sym 61519 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61520 instr[15]
.sym 61521 $abc$36303$new_n2416_
.sym 61522 $abc$36303$new_n2415_
.sym 61525 instr[21]
.sym 61526 instr[24]
.sym 61527 $abc$36303$new_n2419_
.sym 61528 $abc$36303$new_n2418_
.sym 61533 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61539 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61543 $abc$36303$new_n2414_
.sym 61544 $abc$36303$new_n2423_
.sym 61545 $abc$36303$new_n2417_
.sym 61546 $abc$36303$new_n2420_
.sym 61549 reg_file[19][3]
.sym 61550 reg_file[23][3]
.sym 61551 instr[17]
.sym 61552 instr[15]
.sym 61555 instr[20]
.sym 61556 instr[22]
.sym 61557 reg_file[22][3]
.sym 61558 reg_file[18][3]
.sym 61561 instr[22]
.sym 61562 instr[20]
.sym 61563 reg_file[23][3]
.sym 61564 reg_file[19][3]
.sym 61567 $abc$36303$new_n2415_
.sym 61568 instr[21]
.sym 61570 $abc$36303$new_n2416_
.sym 61571 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 61572 i_clk$SB_IO_IN_$glb_clk
.sym 61574 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61575 $abc$36303$new_n2692_
.sym 61576 reg_file[26][12]
.sym 61577 reg_file[26][3]
.sym 61578 $abc$36303$new_n2403_
.sym 61579 $abc$36303$new_n2932_
.sym 61581 $abc$36303$new_n3445_
.sym 61587 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 61588 instr[20]
.sym 61590 reg_file[20][4]
.sym 61593 pc[5]
.sym 61594 $abc$36303$new_n2413_
.sym 61595 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 61596 reg_file[23][3]
.sym 61599 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 61600 instr[19]
.sym 61601 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 61603 branch_instr_offset[12]
.sym 61605 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 61607 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61608 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61609 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 61616 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61617 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 61620 $abc$36303$new_n4811_
.sym 61621 $abc$36303$new_n5237_
.sym 61624 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 61626 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][3]_new_
.sym 61628 $abc$36303$new_n4811_
.sym 61632 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 61636 $abc$36303$new_n2902_
.sym 61637 $abc$36303$new_n5236_
.sym 61638 $abc$36303$new_n5235_
.sym 61639 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61640 $abc$36303$new_n4806_
.sym 61641 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 61654 $abc$36303$new_n5235_
.sym 61655 $abc$36303$new_n5237_
.sym 61656 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 61657 $abc$36303$new_n4811_
.sym 61673 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61684 $abc$36303$new_n5236_
.sym 61685 $abc$36303$new_n4811_
.sym 61686 $abc$36303$new_n4806_
.sym 61687 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 61690 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61691 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][3]_new_
.sym 61692 $abc$36303$new_n2902_
.sym 61693 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 61694 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 61695 i_clk$SB_IO_IN_$glb_clk
.sym 61697 reg_file[31][3]
.sym 61698 $abc$36303$new_n3299_
.sym 61699 $abc$36303$new_n3300_
.sym 61700 reg_file[31][12]
.sym 61701 reg_file[31][9]
.sym 61702 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][7]_new_inv_
.sym 61703 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][5]_new_inv_
.sym 61704 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 61705 $2\o_wb_we[0:0]
.sym 61707 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 61708 $2\o_wb_we[0:0]
.sym 61711 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 61712 $abc$36303$procmux$1178_Y[31]_new_
.sym 61713 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 61714 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 61718 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 61721 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 61722 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 61723 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 61724 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 61726 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 61727 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 61728 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 61729 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 61731 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 61732 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 61739 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][5]_new_inv_
.sym 61740 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 61742 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 61744 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][5]_new_inv_
.sym 61746 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61748 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][3]_new_inv_
.sym 61750 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][15]_new_inv_
.sym 61752 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][5]_new_inv_
.sym 61753 $abc$36303$new_n4801_
.sym 61754 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61756 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 61758 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61759 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 61760 $abc$36303$new_n2902_
.sym 61761 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 61765 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][11]_new_inv_
.sym 61766 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61767 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][7]_new_inv_
.sym 61768 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][9]_new_inv_
.sym 61769 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 61771 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61778 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61779 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][15]_new_inv_
.sym 61780 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][11]_new_inv_
.sym 61783 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 61784 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 61786 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 61789 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61790 $abc$36303$new_n4801_
.sym 61792 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][7]_new_inv_
.sym 61795 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][5]_new_inv_
.sym 61796 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][5]_new_inv_
.sym 61797 $abc$36303$new_n2902_
.sym 61798 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61802 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][11]_new_inv_
.sym 61803 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61804 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][7]_new_inv_
.sym 61807 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 61808 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][9]_new_inv_
.sym 61809 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61813 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][3]_new_inv_
.sym 61814 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 61815 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][5]_new_inv_
.sym 61816 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61817 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 61818 i_clk$SB_IO_IN_$glb_clk
.sym 61820 reg_file[30][12]
.sym 61821 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 61822 reg_file[30][9]
.sym 61823 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][11]_new_inv_
.sym 61824 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][9]_new_inv_
.sym 61825 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][13]_new_inv_
.sym 61826 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][9]_new_inv_
.sym 61827 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][7]_new_inv_
.sym 61831 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 61833 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][5]_new_inv_
.sym 61834 $abc$36303$new_n2426_
.sym 61837 pc[17]
.sym 61838 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 61839 pc[13]
.sym 61840 pc[0]
.sym 61841 $abc$36303$new_n4500_
.sym 61844 branch_instr_offset[9]
.sym 61845 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61846 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61847 reg_file[28][12]
.sym 61848 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 61850 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 61851 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 61852 $abc$36303$new_n4021_
.sym 61853 instr[17]
.sym 61854 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 61865 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61866 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61867 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][17]_new_inv_
.sym 61868 $abc$36303$new_n2902_
.sym 61872 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][15]_new_inv_
.sym 61873 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61875 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 61876 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][13]_new_inv_
.sym 61877 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61880 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 61881 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][15]_new_inv_
.sym 61883 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][9]_new_inv_
.sym 61884 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 61885 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 61888 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 61890 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][13]_new_inv_
.sym 61892 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 61895 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 61896 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][15]_new_inv_
.sym 61897 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61902 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61907 $abc$36303$new_n2902_
.sym 61908 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 61909 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 61913 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][9]_new_inv_
.sym 61914 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61915 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][13]_new_inv_
.sym 61918 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][15]_new_inv_
.sym 61919 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 61921 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 61925 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 61927 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61930 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][13]_new_inv_
.sym 61931 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 61932 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][17]_new_inv_
.sym 61937 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][15]_new_inv_
.sym 61938 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 61939 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][13]_new_inv_
.sym 61940 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 61941 i_clk$SB_IO_IN_$glb_clk
.sym 61943 $abc$36303$new_n5141_
.sym 61944 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 61945 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 61946 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][11]_new_inv_
.sym 61947 $abc$36303$new_n4022_
.sym 61948 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 61949 $abc$36303$auto$ice40_ffinit.cc:141:execute$36217
.sym 61950 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 61953 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 61954 $abc$36303$new_n3018_
.sym 61955 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 61956 pc[2]
.sym 61957 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 61958 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 61959 reg_file[15][12]
.sym 61960 instr[15]
.sym 61961 o_wb_addr[11]$SB_IO_OUT
.sym 61962 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 61963 instr[15]
.sym 61965 $abc$36303$new_n4511_
.sym 61966 instr[19]
.sym 61967 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 61968 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 61970 $abc$36303$new_n2039_
.sym 61971 reg_file[24][3]
.sym 61972 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 61973 $abc$36303$new_n2426_
.sym 61974 reg_file[19][12]
.sym 61975 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 61976 $abc$36303$new_n3467_
.sym 61977 branch_instr_offset[12]
.sym 61978 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 61984 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 61990 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][19]_new_inv_
.sym 61992 $abc$36303$new_n2902_
.sym 61993 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][9]_new_inv_
.sym 61994 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 61995 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][21]_new_inv_
.sym 61997 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 61999 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 62002 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 62003 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 62004 $abc$36303$new_n3018_
.sym 62005 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62007 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62009 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 62010 $abc$36303$new_n4807_
.sym 62011 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 62012 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62014 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][17]_new_inv_
.sym 62015 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 62017 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 62019 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 62020 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62023 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][17]_new_inv_
.sym 62025 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62026 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][21]_new_inv_
.sym 62029 $abc$36303$new_n3018_
.sym 62030 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62031 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 62032 $abc$36303$new_n4807_
.sym 62036 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][21]_new_inv_
.sym 62037 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62038 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 62041 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 62043 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][9]_new_inv_
.sym 62044 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62047 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62048 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][9]_new_inv_
.sym 62049 $abc$36303$new_n2902_
.sym 62050 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 62054 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62055 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][19]_new_inv_
.sym 62056 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 62059 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62063 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 62064 i_clk$SB_IO_IN_$glb_clk
.sym 62066 $abc$36303$new_n5142_
.sym 62067 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 62068 $abc$36303$new_n4807_
.sym 62069 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 62070 reg_file[26][8]
.sym 62071 reg_file[26][9]
.sym 62072 $abc$36303$new_n5140_
.sym 62073 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 62077 reg_file[25][17]
.sym 62078 $abc$36303$new_n2902_
.sym 62079 $abc$36303$auto$ice40_ffinit.cc:141:execute$36217
.sym 62080 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 62081 $abc$36303$is_alu_imm_instr_new_
.sym 62082 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 62083 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62084 $abc$36303$is_alu_imm_instr_new_
.sym 62085 pc[5]
.sym 62086 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 62087 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 62088 instr[16]
.sym 62089 alu_i_branch_op[1]
.sym 62090 $abc$36303$new_n3018_
.sym 62091 branch_instr_offset[12]
.sym 62092 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 62093 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 62094 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62095 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 62096 alu_i_b[9]
.sym 62097 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 62098 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 62099 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62100 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62101 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 62107 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62108 $abc$36303$new_n3018_
.sym 62109 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 62111 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][21]_new_inv_
.sym 62114 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62115 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 62117 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 62121 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][19]_new_inv_
.sym 62122 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62123 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 62124 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 62128 $abc$36303$new_n2012_
.sym 62129 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 62130 $abc$36303$new_n2039_
.sym 62132 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 62135 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 62138 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 62140 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62141 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][19]_new_inv_
.sym 62142 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][21]_new_inv_
.sym 62148 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62153 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 62158 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 62159 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62161 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][21]_new_inv_
.sym 62167 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 62170 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 62171 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 62172 $abc$36303$new_n3018_
.sym 62173 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62176 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 62177 $abc$36303$new_n2039_
.sym 62178 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 62179 $abc$36303$new_n2012_
.sym 62183 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 62186 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 62187 i_clk$SB_IO_IN_$glb_clk
.sym 62189 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 62190 $abc$36303$new_n5149_
.sym 62191 $abc$36303$new_n4808_
.sym 62192 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 62193 reg_file[23][12]
.sym 62194 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[3]_new_
.sym 62195 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13787[0]_new_inv_
.sym 62196 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 62200 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 62201 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62204 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 62205 pc[17]
.sym 62207 alu_i_b[4]
.sym 62208 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 62209 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 62210 branch_instr_offset[6]
.sym 62211 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 62213 $abc$36303$alu_i_arith_shift_new_
.sym 62214 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 62215 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 62216 instr[21]
.sym 62217 $abc$36303$new_n5233_
.sym 62218 $abc$36303$new_n3018_
.sym 62219 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 62220 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 62221 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 62222 $abc$36303$new_n4022_
.sym 62223 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 62224 $abc$36303$new_n3507_
.sym 62233 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13886[0]_new_inv_
.sym 62234 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62240 $abc$36303$new_n2039_
.sym 62243 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 62244 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 62246 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 62247 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 62248 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 62249 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 62250 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 62251 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 62252 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62255 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 62256 $abc$36303$new_n2012_
.sym 62257 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 62258 $abc$36303$new_n4796_
.sym 62260 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62261 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 62264 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 62272 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 62278 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 62281 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 62282 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62283 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 62284 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 62287 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 62288 $abc$36303$new_n2039_
.sym 62289 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 62290 $abc$36303$new_n2012_
.sym 62294 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 62299 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62300 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13886[0]_new_inv_
.sym 62301 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 62302 $abc$36303$new_n4796_
.sym 62305 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 62309 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 62310 i_clk$SB_IO_IN_$glb_clk
.sym 62312 $abc$36303$new_n4298_
.sym 62313 $abc$36303$new_n5130_
.sym 62314 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[10]_new_
.sym 62315 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 62316 reg_file[18][12]
.sym 62317 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 62318 $abc$36303$new_n4300_
.sym 62319 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[6]_new_
.sym 62322 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 62326 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 62327 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 62328 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 62329 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 62330 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 62331 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 62332 $abc$36303$is_alu_imm_instr_new_
.sym 62334 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 62335 $abc$36303$is_alu_imm_instr_new_
.sym 62336 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 62338 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 62339 alu_i_b[12]
.sym 62340 instr[17]
.sym 62341 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 62342 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 62344 $abc$36303$new_n3018_
.sym 62345 $abc$36303$new_n4298_
.sym 62346 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 62347 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 62353 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[13]
.sym 62354 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 62355 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 62356 $abc$36303$new_n2012_
.sym 62357 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 62358 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 62359 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 62360 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 62361 instr[24]
.sym 62362 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 62363 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 62364 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 62366 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62367 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[13]
.sym 62370 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 62371 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 62373 $abc$36303$alu_i_arith_shift_new_
.sym 62374 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 62375 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 62376 $abc$36303$new_n2039_
.sym 62378 $abc$36303$new_n4189_
.sym 62379 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 62380 $abc$36303$is_alu_imm_instr_new_
.sym 62383 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62384 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62386 $abc$36303$is_alu_imm_instr_new_
.sym 62387 instr[24]
.sym 62388 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 62389 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 62392 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 62393 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62395 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 62398 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 62400 $abc$36303$new_n4189_
.sym 62401 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 62404 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62405 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[13]
.sym 62406 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[13]
.sym 62407 $abc$36303$alu_i_arith_shift_new_
.sym 62411 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 62412 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62413 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 62416 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 62417 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62419 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 62422 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 62423 $abc$36303$new_n2012_
.sym 62424 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 62425 $abc$36303$new_n2039_
.sym 62428 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 62432 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 62433 i_clk$SB_IO_IN_$glb_clk
.sym 62435 reg_file[27][14]
.sym 62436 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[8]_new_
.sym 62437 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13890[1]_new_
.sym 62438 $abc$36303$new_n3201_
.sym 62439 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13872[1]_new_
.sym 62440 reg_file[27][8]
.sym 62441 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13814[0]_new_inv_
.sym 62442 $abc$36303$new_n5016_
.sym 62443 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 62445 $abc$36303$new_n5221_
.sym 62446 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15699
.sym 62449 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 62453 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 62456 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 62457 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 62458 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 62459 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 62460 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 62461 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 62462 $abc$36303$new_n2039_
.sym 62463 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 62464 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 62465 $abc$36303$new_n2426_
.sym 62466 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 62467 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 62468 instr[24]
.sym 62469 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62470 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62478 $abc$36303$new_n2039_
.sym 62479 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][27]_new_inv_
.sym 62480 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 62482 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62484 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][29]_new_inv_
.sym 62486 $abc$36303$new_n2039_
.sym 62487 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 62488 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[4]
.sym 62489 $abc$36303$alu_i_arith_shift_new_
.sym 62490 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 62491 $abc$36303$new_n2012_
.sym 62492 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 62493 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 62496 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 62497 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[4]
.sym 62499 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 62503 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62504 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 62505 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 62506 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 62511 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 62515 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][27]_new_inv_
.sym 62517 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][29]_new_inv_
.sym 62518 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62521 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62522 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 62524 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][27]_new_inv_
.sym 62527 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 62528 $abc$36303$new_n2039_
.sym 62529 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 62530 $abc$36303$new_n2012_
.sym 62533 $abc$36303$new_n2012_
.sym 62534 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 62535 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 62536 $abc$36303$new_n2039_
.sym 62539 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[4]
.sym 62540 $abc$36303$alu_i_arith_shift_new_
.sym 62541 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[4]
.sym 62542 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62545 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 62546 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][29]_new_inv_
.sym 62547 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62548 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 62554 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 62555 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 62556 i_clk$SB_IO_IN_$glb_clk
.sym 62558 reg_file[1][26]
.sym 62559 reg_file[1][14]
.sym 62560 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][2]_new_inv_
.sym 62561 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][6]_new_inv_
.sym 62562 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 62563 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][6]_new_inv_
.sym 62564 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 62565 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 62567 reg_file[27][8]
.sym 62568 $abc$36303$new_n3119_
.sym 62569 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 62570 reg_file[31][8]
.sym 62572 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 62574 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 62576 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 62577 alu_i_b[30]
.sym 62578 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62579 $abc$36303$new_n2012_
.sym 62580 reg_file[7][8]
.sym 62581 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13890[1]_new_
.sym 62582 branch_instr_offset[8]
.sym 62583 branch_instr_offset[12]
.sym 62584 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 62585 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 62586 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62587 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62588 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 62589 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 62590 $abc$36303$new_n3018_
.sym 62591 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 62592 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62593 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 62599 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 62600 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 62601 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 62602 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 62603 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[12]
.sym 62608 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 62609 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][4]_new_inv_
.sym 62610 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62612 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 62614 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 62618 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 62619 $abc$36303$alu_i_arith_shift_new_
.sym 62620 $abc$36303$new_n2012_
.sym 62621 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][10]_new_inv_
.sym 62622 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[12]
.sym 62623 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 62624 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62625 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 62627 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 62628 $abc$36303$new_n2039_
.sym 62629 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62632 $abc$36303$new_n2039_
.sym 62633 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 62634 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 62635 $abc$36303$new_n2012_
.sym 62638 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 62639 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62641 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][10]_new_inv_
.sym 62644 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 62645 $abc$36303$new_n2012_
.sym 62646 $abc$36303$new_n2039_
.sym 62647 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 62653 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62656 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[12]
.sym 62657 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[12]
.sym 62658 $abc$36303$alu_i_arith_shift_new_
.sym 62659 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 62662 $abc$36303$new_n2012_
.sym 62663 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 62664 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 62665 $abc$36303$new_n2039_
.sym 62668 $abc$36303$new_n2039_
.sym 62669 $abc$36303$new_n2012_
.sym 62670 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 62671 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 62674 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 62676 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][4]_new_inv_
.sym 62677 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62678 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 62679 i_clk$SB_IO_IN_$glb_clk
.sym 62681 $abc$36303$new_n3433_
.sym 62682 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][2]_new_inv_
.sym 62683 $abc$36303$auto$ice40_ffinit.cc:141:execute$36233
.sym 62684 $abc$36303$new_n3141_
.sym 62685 $abc$36303$new_n5131_
.sym 62686 $abc$36303$new_n2455_
.sym 62687 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 62688 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[12]_new_
.sym 62692 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 62694 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 62697 o_wb_addr[31]$SB_IO_OUT
.sym 62698 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 62700 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 62701 reg_file[0][26]
.sym 62702 pc[17]
.sym 62704 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62705 $abc$36303$alu_i_arith_shift_new_
.sym 62706 $abc$36303$new_n3018_
.sym 62707 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 62708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 62709 $abc$36303$new_n3464_
.sym 62710 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62711 reg_file[8][26]
.sym 62712 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 62713 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 62714 $abc$36303$new_n4022_
.sym 62715 instr[23]
.sym 62716 instr[21]
.sym 62722 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 62723 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 62724 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 62725 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 62727 $abc$36303$new_n2039_
.sym 62728 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][10]_new_inv_
.sym 62729 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 62730 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 62731 $abc$36303$new_n2012_
.sym 62732 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][4]_new_inv_
.sym 62733 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 62735 $abc$36303$new_n2039_
.sym 62736 $abc$36303$new_n2012_
.sym 62737 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62741 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62744 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 62745 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 62748 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 62750 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 62751 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 62752 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62756 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62757 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 62758 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][4]_new_inv_
.sym 62761 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 62763 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62764 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][10]_new_inv_
.sym 62767 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 62768 $abc$36303$new_n2039_
.sym 62769 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 62770 $abc$36303$new_n2012_
.sym 62773 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 62774 $abc$36303$new_n2012_
.sym 62775 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 62776 $abc$36303$new_n2039_
.sym 62779 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62780 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 62782 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 62785 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 62786 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 62787 $abc$36303$new_n2039_
.sym 62788 $abc$36303$new_n2012_
.sym 62792 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 62797 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62801 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 62802 i_clk$SB_IO_IN_$glb_clk
.sym 62804 $abc$36303$auto$rtlil.cc:1862:And$1992[12]_new_
.sym 62805 $abc$36303$new_n4021_
.sym 62806 reg_file[23][26]
.sym 62807 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 62808 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 62809 $abc$36303$new_n3432_
.sym 62810 $abc$36303$new_n4303_
.sym 62811 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13818[1]_new_
.sym 62816 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[12]_new_
.sym 62817 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 62818 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62823 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 62826 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][4]_new_inv_
.sym 62827 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 62828 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 62829 $abc$36303$new_n3018_
.sym 62831 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 62832 $abc$36303$new_n3466_
.sym 62833 $abc$36303$new_n3135_
.sym 62834 instr[20]
.sym 62835 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 62836 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 62837 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 62838 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62845 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][6]_new_inv_
.sym 62846 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 62847 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 62849 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 62851 $abc$36303$is_alu_imm_instr_new_
.sym 62852 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][14]_new_inv_
.sym 62853 branch_instr_offset[12]
.sym 62855 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13778[0]_new_inv_
.sym 62856 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 62858 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][2]_new_inv_
.sym 62859 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 62860 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62861 $abc$36303$new_n3552_
.sym 62864 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62865 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 62866 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62867 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 62868 $abc$36303$new_n3591_
.sym 62870 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 62872 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62874 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62875 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 62876 $abc$36303$new_n3558_
.sym 62880 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62884 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13778[0]_new_inv_
.sym 62885 $abc$36303$new_n3552_
.sym 62886 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 62887 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62890 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 62891 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 62892 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 62893 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 62897 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][2]_new_inv_
.sym 62898 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62902 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][2]_new_inv_
.sym 62903 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62904 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][6]_new_inv_
.sym 62909 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 62910 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][14]_new_inv_
.sym 62911 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62914 $abc$36303$is_alu_imm_instr_new_
.sym 62916 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 62917 branch_instr_offset[12]
.sym 62920 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 62921 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 62922 $abc$36303$new_n3591_
.sym 62923 $abc$36303$new_n3558_
.sym 62924 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 62925 i_clk$SB_IO_IN_$glb_clk
.sym 62927 $abc$36303$new_n3431_
.sym 62928 $abc$36303$new_n3517_
.sym 62929 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 62930 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62931 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13800[1]_new_
.sym 62932 reg_file[29][26]
.sym 62933 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][10]_new_inv_
.sym 62934 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 62942 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 62947 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 62949 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 62950 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 62951 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 62952 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 62953 $abc$36303$new_n2426_
.sym 62954 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62955 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 62956 instr[24]
.sym 62957 $abc$36303$new_n2039_
.sym 62958 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 62959 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 62960 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 62961 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 62962 $abc$36303$new_n5161_
.sym 62968 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 62969 $abc$36303$new_n3520_
.sym 62970 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 62971 $abc$36303$new_n2039_
.sym 62974 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 62976 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 62977 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 62978 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][18]_new_inv_
.sym 62979 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 62980 $abc$36303$new_n2012_
.sym 62981 $abc$36303$new_n3519_
.sym 62982 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 62983 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 62985 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][8]_new_inv_
.sym 62987 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 62988 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][16]_new_inv_
.sym 62990 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 62991 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 62999 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][14]_new_inv_
.sym 63002 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 63003 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][14]_new_inv_
.sym 63004 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63007 $abc$36303$new_n2039_
.sym 63008 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 63009 $abc$36303$new_n2012_
.sym 63010 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 63015 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 63019 $abc$36303$new_n3520_
.sym 63022 $abc$36303$new_n3519_
.sym 63025 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 63026 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][18]_new_inv_
.sym 63028 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63031 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 63037 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][16]_new_inv_
.sym 63038 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63039 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 63043 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63044 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 63045 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][8]_new_inv_
.sym 63047 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 63048 i_clk$SB_IO_IN_$glb_clk
.sym 63050 $abc$36303$new_n4295_
.sym 63051 reg_file[25][18]
.sym 63052 $abc$36303$new_n3135_
.sym 63053 $abc$36303$new_n3139_
.sym 63054 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13782[1]_new_
.sym 63055 reg_file[25][14]
.sym 63056 reg_file[25][26]
.sym 63057 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[26]_new_
.sym 63062 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 63064 reg_file[13][26]
.sym 63065 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 63066 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63068 $abc$36303$new_n2012_
.sym 63070 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 63071 $abc$36303$new_n2012_
.sym 63073 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 63074 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 63075 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63076 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 63077 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 63078 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 63079 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 63080 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 63082 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 63083 branch_instr_offset[12]
.sym 63084 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 63085 branch_instr_offset[8]
.sym 63092 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 63093 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63094 $abc$36303$new_n3990_
.sym 63096 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63097 $abc$36303$new_n2039_
.sym 63099 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 63100 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 63101 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63102 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 63103 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][16]_new_inv_
.sym 63105 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][10]_new_inv_
.sym 63106 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63107 $abc$36303$new_n3985_
.sym 63109 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][18]_new_inv_
.sym 63110 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 63111 $abc$36303$new_n2012_
.sym 63113 $abc$36303$new_n2426_
.sym 63115 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][20]_new_inv_
.sym 63117 $abc$36303$new_n2039_
.sym 63118 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 63119 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][12]_new_inv_
.sym 63120 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 63121 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][20]_new_inv_
.sym 63122 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[26]_new_
.sym 63125 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][12]_new_inv_
.sym 63126 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63127 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][10]_new_inv_
.sym 63130 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][16]_new_inv_
.sym 63132 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][20]_new_inv_
.sym 63133 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63136 $abc$36303$new_n2039_
.sym 63137 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 63138 $abc$36303$new_n2012_
.sym 63139 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 63145 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 63148 $abc$36303$new_n2012_
.sym 63149 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 63150 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 63151 $abc$36303$new_n2039_
.sym 63154 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63155 $abc$36303$new_n2426_
.sym 63156 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63157 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 63160 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][18]_new_inv_
.sym 63161 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][20]_new_inv_
.sym 63162 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63167 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[26]_new_
.sym 63168 $abc$36303$new_n3990_
.sym 63169 $abc$36303$new_n3985_
.sym 63170 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 63171 i_clk$SB_IO_IN_$glb_clk
.sym 63173 reg_file[20][17]
.sym 63174 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[18]_new_
.sym 63175 $abc$36303$new_n5162_
.sym 63176 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 63177 $abc$36303$new_n3816_
.sym 63178 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 63179 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 63180 reg_file[20][26]
.sym 63182 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 63183 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 63189 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63191 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 63192 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 63197 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 63198 $abc$36303$new_n3018_
.sym 63199 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 63200 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 63201 $abc$36303$new_n4227_
.sym 63202 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 63204 instr[21]
.sym 63205 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 63207 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 63208 instr[21]
.sym 63214 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 63215 $abc$36303$new_n3128_
.sym 63216 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63217 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 63218 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][24]_new_inv_
.sym 63219 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63220 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][20]_new_inv_
.sym 63221 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63222 $abc$36303$new_n5119_
.sym 63225 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 63226 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][12]_new_inv_
.sym 63227 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63228 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 63229 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][14]_new_inv_
.sym 63230 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][26]_new_inv_
.sym 63234 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 63236 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 63239 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63241 $abc$36303$new_n2902_
.sym 63242 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 63243 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63244 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 63247 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][20]_new_inv_
.sym 63248 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63249 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][24]_new_inv_
.sym 63254 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 63255 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63256 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][26]_new_inv_
.sym 63261 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63265 $abc$36303$new_n5119_
.sym 63266 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 63267 $abc$36303$new_n3128_
.sym 63268 $abc$36303$new_n2902_
.sym 63271 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63273 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][26]_new_inv_
.sym 63274 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 63277 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 63283 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 63284 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 63285 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63286 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 63289 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][12]_new_inv_
.sym 63290 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63292 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][14]_new_inv_
.sym 63293 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 63294 i_clk$SB_IO_IN_$glb_clk
.sym 63296 reg_file[30][18]
.sym 63297 $abc$36303$new_n5273_
.sym 63298 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 63299 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13634[0]_new_inv_
.sym 63300 reg_file[30][17]
.sym 63301 $abc$36303$new_n4116_
.sym 63302 $abc$36303$new_n5203_
.sym 63303 $abc$36303$new_n4192_
.sym 63309 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 63311 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 63315 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 63317 $abc$36303$new_n3597_
.sym 63318 $abc$36303$new_n5119_
.sym 63319 $abc$36303$new_n5162_
.sym 63320 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63321 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 63322 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 63323 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 63325 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63326 instr[20]
.sym 63327 $abc$36303$new_n4192_
.sym 63328 $abc$36303$new_n5306_
.sym 63329 $abc$36303$new_n3018_
.sym 63330 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 63331 instr[22]
.sym 63337 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 63338 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 63339 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 63340 $abc$36303$new_n5120_
.sym 63341 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63342 $abc$36303$new_n3129_
.sym 63343 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][28]_new_inv_
.sym 63344 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 63345 $abc$36303$new_n5116_
.sym 63346 $abc$36303$new_n3592_
.sym 63347 $abc$36303$new_n5162_
.sym 63348 $abc$36303$new_n3813_
.sym 63350 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 63351 $abc$36303$new_n5115_
.sym 63353 $abc$36303$new_n3018_
.sym 63357 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][30]_new_inv_
.sym 63359 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 63361 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63364 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13755[1]_new_
.sym 63365 $abc$36303$new_n3597_
.sym 63367 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63370 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][30]_new_inv_
.sym 63373 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 63376 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63379 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][28]_new_inv_
.sym 63382 $abc$36303$new_n3592_
.sym 63383 $abc$36303$new_n3597_
.sym 63384 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 63385 $abc$36303$new_n5162_
.sym 63388 $abc$36303$new_n5115_
.sym 63389 $abc$36303$new_n3018_
.sym 63390 $abc$36303$new_n5116_
.sym 63391 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63394 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 63395 $abc$36303$new_n5120_
.sym 63396 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13755[1]_new_
.sym 63397 $abc$36303$new_n3129_
.sym 63400 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 63401 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 63402 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 63403 $abc$36303$new_n3813_
.sym 63406 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 63407 $abc$36303$new_n5120_
.sym 63408 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13755[1]_new_
.sym 63409 $abc$36303$new_n3129_
.sym 63413 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 63416 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 63417 i_clk$SB_IO_IN_$glb_clk
.sym 63419 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 63420 reg_file[19][17]
.sym 63421 $abc$36303$new_n5306_
.sym 63422 $abc$36303$new_n3116_
.sym 63423 $abc$36303$new_n3114_
.sym 63424 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 63425 reg_file[19][30]
.sym 63426 $abc$36303$new_n5305_
.sym 63431 $abc$36303$new_n5116_
.sym 63432 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 63433 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 63434 $abc$36303$new_n4005_
.sym 63435 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 63436 $abc$36303$new_n3813_
.sym 63437 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 63438 $abc$36303$new_n4231_
.sym 63439 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 63441 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63443 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 63444 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 63446 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 63447 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 63448 instr[24]
.sym 63449 instr[24]
.sym 63453 $abc$36303$new_n3112_
.sym 63462 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 63464 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63465 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63466 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 63467 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][18]_new_inv_
.sym 63468 $abc$36303$new_n3018_
.sym 63469 reg_file[28][17]
.sym 63470 $abc$36303$new_n3117_
.sym 63473 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 63474 instr[20]
.sym 63475 instr[24]
.sym 63476 reg_file[25][17]
.sym 63477 $abc$36303$new_n3119_
.sym 63478 instr[21]
.sym 63480 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][26]_new_inv_
.sym 63481 $abc$36303$new_n3118_
.sym 63482 instr[23]
.sym 63483 $abc$36303$new_n3113_
.sym 63484 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][18]_new_inv_
.sym 63485 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63486 instr[15]
.sym 63488 reg_file[24][17]
.sym 63489 $abc$36303$new_n3114_
.sym 63491 instr[22]
.sym 63493 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 63494 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 63496 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][18]_new_inv_
.sym 63499 $abc$36303$new_n3119_
.sym 63500 instr[21]
.sym 63501 $abc$36303$new_n3113_
.sym 63502 instr[24]
.sym 63505 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63506 $abc$36303$new_n3018_
.sym 63507 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 63508 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][18]_new_inv_
.sym 63511 reg_file[24][17]
.sym 63513 instr[15]
.sym 63514 reg_file[25][17]
.sym 63517 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63523 reg_file[24][17]
.sym 63524 instr[22]
.sym 63525 instr[20]
.sym 63526 reg_file[28][17]
.sym 63529 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 63530 $abc$36303$new_n3018_
.sym 63531 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][26]_new_inv_
.sym 63532 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][18]_new_inv_
.sym 63535 $abc$36303$new_n3118_
.sym 63536 instr[23]
.sym 63537 $abc$36303$new_n3117_
.sym 63538 $abc$36303$new_n3114_
.sym 63539 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 63540 i_clk$SB_IO_IN_$glb_clk
.sym 63542 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 63543 $abc$36303$new_n2821_
.sym 63544 $abc$36303$new_n5125_
.sym 63545 reg_file[10][26]
.sym 63546 $abc$36303$new_n3104_
.sym 63547 $abc$36303$new_n5210_
.sym 63548 reg_file[10][17]
.sym 63549 $abc$36303$new_n5124_
.sym 63555 reg_file[19][30]
.sym 63556 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 63559 branch_instr_offset[12]
.sym 63560 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 63561 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 63562 instr[19]
.sym 63563 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 63565 alu_i_branch_op[0]
.sym 63568 reg_file[12][17]
.sym 63569 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 63571 instr[23]
.sym 63574 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 63575 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 63583 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63584 reg_file[25][17]
.sym 63585 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 63586 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[17]_new_inv_
.sym 63589 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[17]_new_inv_
.sym 63590 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13652[0]_new_inv_
.sym 63592 reg_file[14][17]
.sym 63593 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 63594 $abc$36303$new_n2830_
.sym 63595 $abc$36303$new_n2829_
.sym 63601 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 63602 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 63603 $abc$36303$new_n4227_
.sym 63604 instr[20]
.sym 63605 reg_file[10][17]
.sym 63606 instr[17]
.sym 63608 instr[22]
.sym 63609 reg_file[28][17]
.sym 63611 instr[15]
.sym 63612 instr[16]
.sym 63614 reg_file[29][17]
.sym 63616 $abc$36303$new_n4227_
.sym 63617 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 63618 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 63619 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13652[0]_new_inv_
.sym 63623 instr[16]
.sym 63624 $abc$36303$new_n2829_
.sym 63625 $abc$36303$new_n2830_
.sym 63628 reg_file[29][17]
.sym 63629 reg_file[25][17]
.sym 63630 instr[22]
.sym 63631 instr[20]
.sym 63636 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 63640 reg_file[14][17]
.sym 63641 instr[17]
.sym 63642 reg_file[10][17]
.sym 63643 instr[15]
.sym 63646 instr[17]
.sym 63647 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[17]_new_inv_
.sym 63648 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[17]_new_inv_
.sym 63649 instr[16]
.sym 63653 instr[15]
.sym 63654 reg_file[29][17]
.sym 63655 reg_file[28][17]
.sym 63659 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63662 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 63663 i_clk$SB_IO_IN_$glb_clk
.sym 63665 $abc$36303$new_n2832_
.sym 63666 $abc$36303$new_n5127_
.sym 63667 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 63668 $abc$36303$new_n5126_
.sym 63669 $abc$36303$auto$ice40_ffinit.cc:141:execute$36289
.sym 63671 $abc$36303$new_n2833_
.sym 63672 $abc$36303$new_n2831_
.sym 63678 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 63679 reg_file[26][21]
.sym 63683 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 63684 i_reset$SB_IO_IN
.sym 63685 reg_file[15][26]
.sym 63686 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 63688 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 63689 $abc$36303$new_n4227_
.sym 63690 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 63691 $abc$36303$new_n4151_
.sym 63693 reg_file[31][24]
.sym 63694 instr[18]
.sym 63695 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 63696 instr[21]
.sym 63697 instr[21]
.sym 63706 $abc$36303$new_n5285_
.sym 63707 $abc$36303$new_n5287_
.sym 63709 instr[20]
.sym 63710 reg_file[14][17]
.sym 63711 instr[22]
.sym 63712 reg_file[10][17]
.sym 63713 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 63714 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 63715 branch_instr_offset[12]
.sym 63716 instr[15]
.sym 63717 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 63719 $abc$36303$new_n2835_
.sym 63720 $abc$36303$new_n2839_
.sym 63721 reg_file[15][17]
.sym 63722 instr[16]
.sym 63723 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 63724 $abc$36303$new_n5221_
.sym 63726 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 63727 reg_file[11][17]
.sym 63728 $abc$36303$new_n5286_
.sym 63729 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 63730 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 63731 instr[17]
.sym 63732 instr[23]
.sym 63733 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15699
.sym 63735 $abc$36303$is_alu_imm_instr_new_
.sym 63736 $abc$36303$new_n2838_
.sym 63737 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 63739 $abc$36303$is_alu_imm_instr_new_
.sym 63740 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 63741 branch_instr_offset[12]
.sym 63745 reg_file[11][17]
.sym 63746 $abc$36303$new_n5286_
.sym 63747 instr[22]
.sym 63748 reg_file[10][17]
.sym 63751 instr[16]
.sym 63752 $abc$36303$new_n2838_
.sym 63753 $abc$36303$new_n2835_
.sym 63754 $abc$36303$new_n2839_
.sym 63757 instr[15]
.sym 63758 reg_file[15][17]
.sym 63759 reg_file[11][17]
.sym 63760 instr[17]
.sym 63763 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 63764 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 63765 $abc$36303$new_n5221_
.sym 63766 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 63769 $abc$36303$new_n5287_
.sym 63770 $abc$36303$new_n5285_
.sym 63771 instr[23]
.sym 63775 reg_file[15][17]
.sym 63776 instr[20]
.sym 63777 reg_file[14][17]
.sym 63778 instr[22]
.sym 63781 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 63782 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 63783 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 63784 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 63785 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15699
.sym 63786 i_clk$SB_IO_IN_$glb_clk
.sym 63787 i_reset$SB_IO_IN_$glb_sr
.sym 63788 $abc$36303$new_n4146_
.sym 63789 $abc$36303$new_n4145_
.sym 63790 reg_file[4][24]
.sym 63791 $abc$36303$new_n4970_
.sym 63792 reg_file[4][30]
.sym 63793 $abc$36303$new_n4971_
.sym 63794 reg_file[4][17]
.sym 63795 $abc$36303$new_n4150_
.sym 63802 instr[22]
.sym 63803 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 63807 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 63811 branch_instr_offset[12]
.sym 63815 reg_file[0][17]
.sym 63816 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 63818 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 63822 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 63823 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 63829 $abc$36303$new_n2836_
.sym 63831 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63832 instr[19]
.sym 63833 instr[15]
.sym 63834 $abc$36303$new_n3123_
.sym 63836 $abc$36303$new_n2837_
.sym 63837 instr[20]
.sym 63838 $abc$36303$new_n5127_
.sym 63839 reg_file[0][17]
.sym 63840 instr[16]
.sym 63843 instr[17]
.sym 63848 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 63849 $abc$36303$new_n3124_
.sym 63851 reg_file[4][17]
.sym 63852 instr[23]
.sym 63854 instr[22]
.sym 63856 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 63862 $abc$36303$new_n2836_
.sym 63863 $abc$36303$new_n2837_
.sym 63864 instr[16]
.sym 63865 instr[19]
.sym 63868 instr[23]
.sym 63869 $abc$36303$new_n3124_
.sym 63870 $abc$36303$new_n3123_
.sym 63871 $abc$36303$new_n5127_
.sym 63876 instr[15]
.sym 63882 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 63886 instr[22]
.sym 63887 reg_file[0][17]
.sym 63888 reg_file[4][17]
.sym 63889 instr[20]
.sym 63895 instr[15]
.sym 63900 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63904 instr[17]
.sym 63905 reg_file[4][17]
.sym 63906 reg_file[0][17]
.sym 63907 instr[15]
.sym 63908 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 63909 i_clk$SB_IO_IN_$glb_clk
.sym 63911 reg_file[20][30]
.sym 63915 instr[20]
.sym 63916 $abc$36303$new_n3910_
.sym 63917 $abc$36303$new_n2186_
.sym 63918 $abc$36303$new_n3908_
.sym 63923 reg_file[1][30]
.sym 63924 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 63927 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 63930 reg_file[1][30]
.sym 63931 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 63932 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 63933 i_wb_data[30]$SB_IO_IN
.sym 63935 $abc$36303$new_n3907_
.sym 63936 reg_file[26][24]
.sym 63937 instr[24]
.sym 63939 instr[21]
.sym 63940 instr[24]
.sym 63941 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 63942 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 63944 instr[24]
.sym 63945 $abc$36303$new_n3930_
.sym 63946 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 63952 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 63954 reg_file[4][24]
.sym 63956 $abc$36303$new_n3928_
.sym 63957 instr[20]
.sym 63959 $abc$36303$new_n3927_
.sym 63960 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 63962 instr[15]
.sym 63963 reg_file[29][24]
.sym 63964 instr[17]
.sym 63965 reg_file[0][24]
.sym 63967 reg_file[25][24]
.sym 63969 instr[21]
.sym 63975 $abc$36303$new_n3911_
.sym 63979 $abc$36303$new_n3912_
.sym 63980 instr[22]
.sym 63983 $abc$36303$new_n3908_
.sym 63986 instr[20]
.sym 63991 instr[22]
.sym 63992 reg_file[4][24]
.sym 63993 instr[20]
.sym 63994 reg_file[0][24]
.sym 64000 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 64003 instr[21]
.sym 64004 $abc$36303$new_n3928_
.sym 64005 $abc$36303$new_n3927_
.sym 64009 $abc$36303$new_n3912_
.sym 64010 instr[21]
.sym 64011 $abc$36303$new_n3908_
.sym 64012 $abc$36303$new_n3911_
.sym 64015 instr[17]
.sym 64016 reg_file[0][24]
.sym 64017 instr[15]
.sym 64018 reg_file[4][24]
.sym 64023 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 64027 instr[20]
.sym 64028 reg_file[29][24]
.sym 64029 instr[22]
.sym 64030 reg_file[25][24]
.sym 64031 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 64032 i_clk$SB_IO_IN_$glb_clk
.sym 64035 alu_i_branch_op[2]
.sym 64036 reg_file[11][30]
.sym 64037 $abc$36303$new_n3909_
.sym 64041 reg_file[11][28]
.sym 64042 o_wb_stall$SB_IO_OUT
.sym 64048 instr[20]
.sym 64052 reg_file[10][30]
.sym 64056 i_wb_data[30]$SB_IO_IN
.sym 64060 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 64062 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134
.sym 64066 instr[15]
.sym 64067 i_wb_data[27]$SB_IO_IN
.sym 64076 reg_file[28][24]
.sym 64077 reg_file[25][24]
.sym 64078 $abc$36303$new_n3926_
.sym 64079 $abc$36303$new_n3913_
.sym 64081 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 64082 reg_file[24][24]
.sym 64083 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 64084 instr[22]
.sym 64085 instr[23]
.sym 64086 i_reset$SB_IO_IN
.sym 64087 instr[20]
.sym 64088 $abc$36303$new_n3931_
.sym 64089 i_wb_ack$SB_IO_IN
.sym 64090 reg_file[24][24]
.sym 64092 $abc$36303$new_n3929_
.sym 64093 instr[15]
.sym 64094 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64095 $abc$36303$new_n3907_
.sym 64096 $abc$36303$new_n3919_
.sym 64099 instr[21]
.sym 64100 $abc$36303$new_n3923_
.sym 64102 $abc$36303$new_n3920_
.sym 64104 instr[24]
.sym 64105 $abc$36303$new_n3930_
.sym 64109 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64114 instr[21]
.sym 64115 instr[24]
.sym 64116 $abc$36303$new_n3930_
.sym 64117 $abc$36303$new_n3931_
.sym 64120 reg_file[25][24]
.sym 64121 reg_file[24][24]
.sym 64122 instr[15]
.sym 64126 $abc$36303$new_n3919_
.sym 64127 $abc$36303$new_n3907_
.sym 64128 instr[23]
.sym 64129 $abc$36303$new_n3913_
.sym 64135 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 64138 $abc$36303$new_n3926_
.sym 64139 $abc$36303$new_n3920_
.sym 64140 $abc$36303$new_n3929_
.sym 64141 $abc$36303$new_n3923_
.sym 64144 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 64146 i_reset$SB_IO_IN
.sym 64147 i_wb_ack$SB_IO_IN
.sym 64150 reg_file[28][24]
.sym 64151 instr[22]
.sym 64152 instr[20]
.sym 64153 reg_file[24][24]
.sym 64154 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 64155 i_clk$SB_IO_IN_$glb_clk
.sym 64157 reg_file[15][30]
.sym 64158 o_wb_sel[2]$SB_IO_OUT
.sym 64159 $abc$36303$new_n2185_
.sym 64160 o_wb_we$SB_IO_OUT
.sym 64162 $abc$36303$new_n3916_
.sym 64163 $abc$36303$new_n2187_
.sym 64164 $abc$36303$new_n3914_
.sym 64174 reg_file[11][28]
.sym 64183 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 64186 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 64187 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 64188 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 64199 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 64200 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[24]_new_inv_
.sym 64205 $abc$36303$new_n2182_
.sym 64206 reg_file[8][24]
.sym 64207 $abc$36303$new_n2185_
.sym 64208 $abc$36303$new_n2191_
.sym 64209 $abc$36303$new_n2188_
.sym 64210 $abc$36303$new_n3918_
.sym 64211 reg_file[12][24]
.sym 64212 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[24]_new_inv_
.sym 64213 $abc$36303$new_n3917_
.sym 64215 instr[16]
.sym 64216 instr[19]
.sym 64217 reg_file[29][24]
.sym 64218 instr[17]
.sym 64221 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64222 instr[21]
.sym 64223 reg_file[28][24]
.sym 64224 $abc$36303$new_n2192_
.sym 64225 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 64226 instr[15]
.sym 64227 $abc$36303$new_n2193_
.sym 64229 $abc$36303$new_n3914_
.sym 64231 $abc$36303$new_n2188_
.sym 64232 $abc$36303$new_n2191_
.sym 64233 $abc$36303$new_n2185_
.sym 64234 $abc$36303$new_n2182_
.sym 64239 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64243 instr[19]
.sym 64244 $abc$36303$new_n2192_
.sym 64245 $abc$36303$new_n2193_
.sym 64246 instr[16]
.sym 64251 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 64255 $abc$36303$new_n3914_
.sym 64256 instr[21]
.sym 64257 $abc$36303$new_n3917_
.sym 64258 $abc$36303$new_n3918_
.sym 64261 reg_file[8][24]
.sym 64262 instr[17]
.sym 64263 instr[15]
.sym 64264 reg_file[12][24]
.sym 64268 instr[15]
.sym 64269 reg_file[28][24]
.sym 64270 reg_file[29][24]
.sym 64273 instr[16]
.sym 64274 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[24]_new_inv_
.sym 64275 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[24]_new_inv_
.sym 64276 instr[17]
.sym 64277 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 64278 i_clk$SB_IO_IN_$glb_clk
.sym 64280 $2\o_wb_we[0:0]
.sym 64282 $abc$36303$new_n2192_
.sym 64283 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 64284 reg_file[9][24]
.sym 64287 $abc$36303$new_n3915_
.sym 64296 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 64299 reg_file[12][24]
.sym 64300 reg_file[28][30]
.sym 64301 o_wb_sel[2]$SB_IO_OUT
.sym 64303 $abc$36303$new_n2185_
.sym 64305 i_wb_data[27]$SB_IO_IN
.sym 64307 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64310 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64321 reg_file[11][24]
.sym 64323 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64324 instr[20]
.sym 64325 instr[17]
.sym 64326 $abc$36303$new_n2190_
.sym 64327 $abc$36303$new_n2189_
.sym 64329 reg_file[11][24]
.sym 64330 instr[16]
.sym 64334 instr[17]
.sym 64336 reg_file[14][24]
.sym 64337 reg_file[15][24]
.sym 64338 instr[15]
.sym 64342 reg_file[10][24]
.sym 64345 instr[22]
.sym 64347 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 64348 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 64350 reg_file[10][24]
.sym 64356 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64362 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 64373 $abc$36303$new_n2189_
.sym 64374 $abc$36303$new_n2190_
.sym 64375 instr[16]
.sym 64378 reg_file[15][24]
.sym 64379 instr[22]
.sym 64380 reg_file[11][24]
.sym 64381 instr[20]
.sym 64384 reg_file[11][24]
.sym 64385 instr[17]
.sym 64386 instr[15]
.sym 64387 reg_file[15][24]
.sym 64390 reg_file[14][24]
.sym 64391 instr[15]
.sym 64392 instr[17]
.sym 64393 reg_file[10][24]
.sym 64396 instr[20]
.sym 64397 reg_file[14][24]
.sym 64398 instr[22]
.sym 64399 reg_file[10][24]
.sym 64400 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 64401 i_clk$SB_IO_IN_$glb_clk
.sym 64405 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 64408 reg_file[10][24]
.sym 64422 instr[18]
.sym 64446 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 64459 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64520 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 64523 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 64524 i_clk$SB_IO_IN_$glb_clk
.sym 64526 i_wb_data[27]$SB_IO_IN
.sym 64542 instr[19]
.sym 64546 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134
.sym 64547 i_wb_data[27]$SB_IO_IN
.sym 64598 o_wb_data[31]$SB_IO_OUT
.sym 64599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451
.sym 64619 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451
.sym 64626 reg_file[31][10]
.sym 64635 reg_file[13][3]
.sym 64647 $abc$36303$new_n2931_
.sym 64684 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 64742 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 64746 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 64747 i_clk$SB_IO_IN_$glb_clk
.sym 64753 $abc$36303$new_n3216_
.sym 64756 $abc$36303$new_n3215_
.sym 64757 $abc$36303$new_n2635_
.sym 64758 reg_file[23][10]
.sym 64760 reg_file[23][13]
.sym 64764 $abc$36303$new_n2400_
.sym 64773 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 64784 reg_file[9][10]
.sym 64792 reg_file[22][10]
.sym 64795 i_wb_data[4]$SB_IO_IN
.sym 64796 instr[15]
.sym 64797 instr[15]
.sym 64798 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 64799 instr[22]
.sym 64802 instr[20]
.sym 64805 reg_file[31][10]
.sym 64806 instr[20]
.sym 64810 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 64815 reg_file[16][13]
.sym 64818 instr[21]
.sym 64833 reg_file[19][13]
.sym 64841 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 64845 reg_file[19][13]
.sym 64846 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 64848 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 64852 instr[15]
.sym 64853 reg_file[23][13]
.sym 64854 instr[22]
.sym 64855 instr[17]
.sym 64856 reg_file[29][10]
.sym 64860 instr[20]
.sym 64861 reg_file[23][13]
.sym 64872 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 64875 reg_file[19][13]
.sym 64876 instr[20]
.sym 64877 reg_file[23][13]
.sym 64878 instr[22]
.sym 64894 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 64899 instr[17]
.sym 64900 reg_file[23][13]
.sym 64901 instr[15]
.sym 64902 reg_file[19][13]
.sym 64907 reg_file[29][10]
.sym 64909 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 64910 i_clk$SB_IO_IN_$glb_clk
.sym 64912 $abc$36303$new_n3211_
.sym 64913 $abc$36303$new_n3209_
.sym 64914 $abc$36303$new_n3213_
.sym 64915 reg_file[10][10]
.sym 64916 $abc$36303$new_n3205_
.sym 64917 reg_file[10][13]
.sym 64918 $abc$36303$new_n5049_
.sym 64919 $abc$36303$new_n3212_
.sym 64920 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 64922 reg_file[13][3]
.sym 64923 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 64933 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 64936 instr[22]
.sym 64937 instr[24]
.sym 64940 instr[20]
.sym 64941 $abc$36303$new_n3499_
.sym 64942 reg_file[23][10]
.sym 64946 instr[20]
.sym 64947 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 64953 reg_file[18][13]
.sym 64954 reg_file[22][13]
.sym 64955 $abc$36303$new_n3495_
.sym 64957 instr[21]
.sym 64958 $abc$36303$new_n3496_
.sym 64959 $abc$36303$new_n2725_
.sym 64961 reg_file[18][13]
.sym 64962 reg_file[22][13]
.sym 64963 instr[15]
.sym 64964 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 64965 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 64966 instr[22]
.sym 64968 instr[20]
.sym 64972 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 64976 instr[17]
.sym 64978 $abc$36303$new_n2726_
.sym 64980 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 64981 instr[16]
.sym 64992 instr[17]
.sym 64993 reg_file[18][13]
.sym 64994 instr[15]
.sym 64995 reg_file[22][13]
.sym 64999 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 65005 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65010 $abc$36303$new_n2725_
.sym 65012 $abc$36303$new_n2726_
.sym 65013 instr[16]
.sym 65016 reg_file[22][13]
.sym 65017 instr[22]
.sym 65018 reg_file[18][13]
.sym 65019 instr[20]
.sym 65022 instr[21]
.sym 65024 $abc$36303$new_n3495_
.sym 65025 $abc$36303$new_n3496_
.sym 65028 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 65032 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 65033 i_clk$SB_IO_IN_$glb_clk
.sym 65035 $abc$36303$new_n3210_
.sym 65036 reg_file[21][6]
.sym 65037 $abc$36303$new_n3214_
.sym 65038 $abc$36303$new_n5053_
.sym 65039 $abc$36303$new_n5054_
.sym 65040 $abc$36303$new_n5051_
.sym 65041 $abc$36303$new_n5050_
.sym 65042 reg_file[21][13]
.sym 65044 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 65045 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 65047 i_wb_data[4]$SB_IO_IN
.sym 65050 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 65052 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 65059 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 65060 instr[16]
.sym 65062 instr[22]
.sym 65063 $abc$36303$new_n3205_
.sym 65064 instr[17]
.sym 65065 reg_file[10][13]
.sym 65068 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 65069 reg_file[22][10]
.sym 65076 instr[16]
.sym 65077 $abc$36303$new_n2733_
.sym 65078 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 65080 reg_file[20][13]
.sym 65081 $abc$36303$new_n3498_
.sym 65082 $abc$36303$new_n2727_
.sym 65083 instr[17]
.sym 65086 $abc$36303$new_n2728_
.sym 65087 reg_file[21][13]
.sym 65088 $abc$36303$new_n2724_
.sym 65089 $abc$36303$new_n2730_
.sym 65090 reg_file[16][13]
.sym 65091 $abc$36303$new_n2729_
.sym 65092 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 65094 instr[24]
.sym 65095 instr[21]
.sym 65096 instr[22]
.sym 65097 instr[15]
.sym 65098 reg_file[17][13]
.sym 65099 reg_file[21][13]
.sym 65100 instr[19]
.sym 65101 $abc$36303$new_n3499_
.sym 65105 reg_file[16][13]
.sym 65106 instr[20]
.sym 65109 instr[22]
.sym 65110 reg_file[16][13]
.sym 65111 reg_file[20][13]
.sym 65112 instr[20]
.sym 65115 $abc$36303$new_n2724_
.sym 65116 $abc$36303$new_n2730_
.sym 65117 $abc$36303$new_n2733_
.sym 65118 $abc$36303$new_n2727_
.sym 65121 reg_file[21][13]
.sym 65122 instr[15]
.sym 65123 reg_file[17][13]
.sym 65124 instr[17]
.sym 65127 instr[21]
.sym 65128 $abc$36303$new_n3499_
.sym 65129 $abc$36303$new_n3498_
.sym 65130 instr[24]
.sym 65135 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 65139 instr[20]
.sym 65140 reg_file[17][13]
.sym 65141 reg_file[21][13]
.sym 65142 instr[22]
.sym 65145 $abc$36303$new_n2729_
.sym 65146 $abc$36303$new_n2728_
.sym 65147 instr[16]
.sym 65148 instr[19]
.sym 65151 instr[15]
.sym 65152 reg_file[20][13]
.sym 65153 instr[17]
.sym 65154 reg_file[16][13]
.sym 65155 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 65156 i_clk$SB_IO_IN_$glb_clk
.sym 65158 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 65159 $abc$36303$new_n3233_
.sym 65160 $abc$36303$new_n5132_
.sym 65161 reg_file[6][10]
.sym 65162 $abc$36303$new_n2641_
.sym 65163 reg_file[6][4]
.sym 65164 reg_file[6][6]
.sym 65165 $abc$36303$new_n5133_
.sym 65168 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 65170 reg_file[29][10]
.sym 65171 instr[21]
.sym 65172 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 65175 reg_file[21][13]
.sym 65178 instr[21]
.sym 65179 reg_file[21][6]
.sym 65180 reg_file[26][10]
.sym 65182 instr[22]
.sym 65183 instr[15]
.sym 65184 instr[20]
.sym 65185 instr[15]
.sym 65186 instr[19]
.sym 65187 instr[15]
.sym 65189 instr[15]
.sym 65190 i_wb_data[4]$SB_IO_IN
.sym 65191 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 65192 reg_file[25][10]
.sym 65193 $abc$36303$new_n3233_
.sym 65207 instr[15]
.sym 65208 instr[17]
.sym 65210 reg_file[29][3]
.sym 65212 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 65214 $abc$36303$new_n2929_
.sym 65215 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 65216 $abc$36303$new_n2930_
.sym 65220 instr[16]
.sym 65223 reg_file[25][3]
.sym 65226 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 65238 reg_file[25][3]
.sym 65239 instr[17]
.sym 65240 instr[15]
.sym 65241 reg_file[29][3]
.sym 65245 instr[16]
.sym 65246 $abc$36303$new_n2929_
.sym 65247 $abc$36303$new_n2930_
.sym 65251 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 65270 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 65278 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 65279 i_clk$SB_IO_IN_$glb_clk
.sym 65281 reg_file[25][3]
.sym 65283 $abc$36303$new_n5291_
.sym 65284 reg_file[25][10]
.sym 65285 reg_file[25][4]
.sym 65286 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 65287 $abc$36303$new_n3032_
.sym 65291 instr[23]
.sym 65292 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 65293 reg_file[19][10]
.sym 65294 reg_file[6][6]
.sym 65295 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 65297 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 65298 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65299 instr[18]
.sym 65300 pc[4]
.sym 65303 reg_file[0][6]
.sym 65304 instr[17]
.sym 65306 $abc$36303$new_n2400_
.sym 65307 reg_file[6][10]
.sym 65308 instr[21]
.sym 65310 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 65312 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 65313 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 65314 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 65316 reg_file[12][3]
.sym 65324 instr[19]
.sym 65325 reg_file[28][3]
.sym 65326 $abc$36303$new_n2925_
.sym 65327 $abc$36303$new_n2406_
.sym 65328 $abc$36303$new_n2922_
.sym 65331 $abc$36303$new_n2405_
.sym 65332 $abc$36303$new_n2928_
.sym 65333 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 65335 $abc$36303$new_n2927_
.sym 65336 instr[22]
.sym 65337 reg_file[24][3]
.sym 65338 reg_file[25][3]
.sym 65339 reg_file[13][3]
.sym 65341 reg_file[29][3]
.sym 65343 instr[16]
.sym 65344 instr[17]
.sym 65345 instr[15]
.sym 65346 $abc$36303$new_n2926_
.sym 65347 instr[21]
.sym 65348 $abc$36303$new_n2931_
.sym 65349 reg_file[9][3]
.sym 65350 instr[24]
.sym 65351 instr[20]
.sym 65352 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65355 instr[17]
.sym 65356 reg_file[13][3]
.sym 65357 reg_file[9][3]
.sym 65358 instr[15]
.sym 65361 reg_file[29][3]
.sym 65362 reg_file[25][3]
.sym 65363 instr[22]
.sym 65364 instr[20]
.sym 65367 $abc$36303$new_n2405_
.sym 65368 instr[24]
.sym 65369 instr[21]
.sym 65370 $abc$36303$new_n2406_
.sym 65375 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65379 instr[19]
.sym 65380 instr[16]
.sym 65381 $abc$36303$new_n2927_
.sym 65382 $abc$36303$new_n2926_
.sym 65385 reg_file[28][3]
.sym 65386 instr[20]
.sym 65387 instr[22]
.sym 65388 reg_file[24][3]
.sym 65391 $abc$36303$new_n2922_
.sym 65392 $abc$36303$new_n2928_
.sym 65393 $abc$36303$new_n2925_
.sym 65394 $abc$36303$new_n2931_
.sym 65397 reg_file[28][3]
.sym 65398 instr[17]
.sym 65399 instr[15]
.sym 65400 reg_file[24][3]
.sym 65401 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 65402 i_clk$SB_IO_IN_$glb_clk
.sym 65404 $abc$36303$new_n3225_
.sym 65405 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 65406 $abc$36303$new_n3226_
.sym 65407 $abc$36303$auto$ice40_ffinit.cc:141:execute$36201
.sym 65408 $abc$36303$auto$ice40_ffinit.cc:141:execute$36189
.sym 65409 $abc$36303$new_n3229_
.sym 65410 $abc$36303$new_n3230_
.sym 65411 $abc$36303$new_n2647_
.sym 65412 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 65413 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 65414 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 65419 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 65420 instr[23]
.sym 65423 pc[14]
.sym 65424 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65425 reg_file[24][3]
.sym 65426 reg_file[17][10]
.sym 65428 $abc$36303$new_n5016_
.sym 65430 instr[22]
.sym 65431 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 65432 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 65433 instr[20]
.sym 65434 reg_file[20][3]
.sym 65435 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 65436 instr[24]
.sym 65437 instr[20]
.sym 65438 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 65439 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 65446 $abc$36303$new_n2921_
.sym 65447 instr[21]
.sym 65448 instr[20]
.sym 65449 $abc$36303$new_n2411_
.sym 65451 reg_file[8][3]
.sym 65452 instr[24]
.sym 65453 instr[18]
.sym 65455 $abc$36303$new_n2404_
.sym 65456 instr[22]
.sym 65457 instr[15]
.sym 65458 $abc$36303$new_n5281_
.sym 65459 reg_file[8][3]
.sym 65460 $abc$36303$new_n2915_
.sym 65462 reg_file[9][3]
.sym 65463 $abc$36303$new_n2401_
.sym 65464 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65465 $abc$36303$new_n2407_
.sym 65467 reg_file[13][3]
.sym 65468 $abc$36303$new_n2410_
.sym 65469 $abc$36303$new_n2412_
.sym 65470 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 65472 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 65473 instr[17]
.sym 65476 reg_file[12][3]
.sym 65478 instr[22]
.sym 65479 instr[20]
.sym 65480 reg_file[12][3]
.sym 65481 reg_file[8][3]
.sym 65484 instr[18]
.sym 65485 $abc$36303$new_n5281_
.sym 65486 $abc$36303$new_n2921_
.sym 65487 $abc$36303$new_n2915_
.sym 65490 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 65498 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65502 reg_file[13][3]
.sym 65503 instr[20]
.sym 65504 instr[22]
.sym 65505 reg_file[9][3]
.sym 65508 instr[15]
.sym 65509 reg_file[8][3]
.sym 65510 instr[17]
.sym 65511 reg_file[12][3]
.sym 65514 $abc$36303$new_n2407_
.sym 65515 $abc$36303$new_n2410_
.sym 65516 $abc$36303$new_n2401_
.sym 65517 $abc$36303$new_n2404_
.sym 65520 $abc$36303$new_n2412_
.sym 65521 instr[21]
.sym 65522 instr[24]
.sym 65523 $abc$36303$new_n2411_
.sym 65524 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 65525 i_clk$SB_IO_IN_$glb_clk
.sym 65527 reg_file[4][4]
.sym 65528 $abc$36303$new_n2650_
.sym 65529 $abc$36303$new_n2401_
.sym 65530 $abc$36303$new_n3228_
.sym 65531 reg_file[4][6]
.sym 65532 $abc$36303$new_n2933_
.sym 65533 reg_file[4][10]
.sym 65534 $abc$36303$new_n2402_
.sym 65538 $abc$36303$auto$rtlil.cc:1862:And$1992[12]_new_
.sym 65539 reg_file[7][10]
.sym 65541 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 65542 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 65543 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 65544 instr[19]
.sym 65545 reg_file[18][4]
.sym 65546 pc[14]
.sym 65547 reg_file[7][10]
.sym 65548 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 65552 reg_file[4][6]
.sym 65553 $abc$36303$new_n5149_
.sym 65554 $abc$36303$new_n4453_
.sym 65555 alu_i_branch_op[0]
.sym 65556 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 65562 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 65568 $abc$36303$new_n2919_
.sym 65570 $abc$36303$new_n2917_
.sym 65571 reg_file[18][3]
.sym 65573 reg_file[22][3]
.sym 65574 instr[17]
.sym 65579 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65580 $abc$36303$new_n2920_
.sym 65581 $abc$36303$new_n2916_
.sym 65583 $abc$36303$new_n2932_
.sym 65584 $abc$36303$new_n2918_
.sym 65585 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65586 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 65590 instr[22]
.sym 65592 reg_file[16][3]
.sym 65593 instr[20]
.sym 65594 reg_file[20][3]
.sym 65596 instr[16]
.sym 65597 $abc$36303$new_n2933_
.sym 65598 instr[19]
.sym 65599 instr[15]
.sym 65601 instr[22]
.sym 65602 reg_file[16][3]
.sym 65603 instr[20]
.sym 65604 reg_file[20][3]
.sym 65608 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65613 instr[17]
.sym 65614 reg_file[20][3]
.sym 65615 instr[15]
.sym 65616 reg_file[16][3]
.sym 65619 instr[16]
.sym 65620 $abc$36303$new_n2932_
.sym 65621 instr[19]
.sym 65622 $abc$36303$new_n2933_
.sym 65625 instr[17]
.sym 65626 reg_file[18][3]
.sym 65627 instr[15]
.sym 65628 reg_file[22][3]
.sym 65631 instr[16]
.sym 65632 $abc$36303$new_n2918_
.sym 65633 instr[19]
.sym 65634 $abc$36303$new_n2917_
.sym 65640 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65643 $abc$36303$new_n2920_
.sym 65644 $abc$36303$new_n2919_
.sym 65645 instr[16]
.sym 65646 $abc$36303$new_n2916_
.sym 65647 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 65648 i_clk$SB_IO_IN_$glb_clk
.sym 65650 pc[1]
.sym 65651 $abc$36303$new_n4499_
.sym 65653 $abc$36303$new_n2693_
.sym 65654 pc[0]
.sym 65657 $abc$36303$new_n2691_
.sym 65660 $abc$36303$new_n4021_
.sym 65662 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 65663 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 65664 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 65666 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 65669 instr[24]
.sym 65670 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 65671 instr[21]
.sym 65672 $abc$36303$new_n2919_
.sym 65674 $abc$36303$new_n2012_
.sym 65675 reg_file[12][12]
.sym 65676 $abc$36303$new_n1977_
.sym 65677 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 65678 instr[19]
.sym 65679 instr[15]
.sym 65681 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 65682 $abc$36303$is_alu_imm_instr_new_
.sym 65683 pc[1]
.sym 65684 $abc$36303$new_n2012_
.sym 65685 instr[15]
.sym 65691 reg_file[31][3]
.sym 65693 $abc$36303$is_alu_imm_instr_new_
.sym 65694 instr[17]
.sym 65695 instr[15]
.sym 65699 reg_file[31][3]
.sym 65700 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65702 instr[17]
.sym 65705 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65707 $abc$36303$new_n2400_
.sym 65708 instr[23]
.sym 65709 instr[15]
.sym 65710 $abc$36303$new_n2413_
.sym 65715 reg_file[13][12]
.sym 65716 instr[22]
.sym 65717 reg_file[9][12]
.sym 65718 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 65719 reg_file[27][3]
.sym 65720 instr[20]
.sym 65724 $abc$36303$is_alu_imm_instr_new_
.sym 65725 instr[23]
.sym 65726 $abc$36303$new_n2400_
.sym 65727 $abc$36303$new_n2413_
.sym 65730 reg_file[13][12]
.sym 65731 instr[15]
.sym 65732 reg_file[9][12]
.sym 65733 instr[17]
.sym 65737 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65743 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65748 instr[22]
.sym 65749 reg_file[31][3]
.sym 65750 instr[20]
.sym 65751 reg_file[27][3]
.sym 65754 instr[17]
.sym 65755 reg_file[31][3]
.sym 65756 reg_file[27][3]
.sym 65757 instr[15]
.sym 65766 reg_file[13][12]
.sym 65767 instr[20]
.sym 65768 reg_file[9][12]
.sym 65769 instr[22]
.sym 65770 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 65771 i_clk$SB_IO_IN_$glb_clk
.sym 65773 reg_file[27][9]
.sym 65774 $abc$36303$new_n2426_
.sym 65775 $abc$36303$new_n3446_
.sym 65776 reg_file[27][4]
.sym 65777 reg_file[27][3]
.sym 65778 reg_file[27][12]
.sym 65779 $abc$36303$new_n3444_
.sym 65780 $abc$36303$new_n1977_
.sym 65783 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 65785 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 65786 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 65787 instr[21]
.sym 65788 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 65789 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 65790 $2\o_wb_we[0:0]
.sym 65792 pc[1]
.sym 65794 instr[21]
.sym 65795 instr[17]
.sym 65796 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 65797 instr[21]
.sym 65798 reg_file[26][12]
.sym 65799 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 65800 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 65801 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 65802 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 65804 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 65805 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 65806 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 65807 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 65808 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 65814 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 65816 $abc$36303$new_n3300_
.sym 65821 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][7]_new_inv_
.sym 65823 $abc$36303$new_n3299_
.sym 65824 $abc$36303$new_n3300_
.sym 65826 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][9]_new_inv_
.sym 65829 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 65832 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 65834 $abc$36303$new_n2039_
.sym 65836 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65839 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65841 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 65844 $abc$36303$new_n2012_
.sym 65845 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 65847 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65854 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 65855 $abc$36303$new_n2012_
.sym 65856 $abc$36303$new_n2039_
.sym 65859 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 65861 $abc$36303$new_n2039_
.sym 65862 $abc$36303$new_n2012_
.sym 65868 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65871 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 65877 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][9]_new_inv_
.sym 65878 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 65879 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][7]_new_inv_
.sym 65883 $abc$36303$new_n3300_
.sym 65885 $abc$36303$new_n3299_
.sym 65889 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][7]_new_inv_
.sym 65890 $abc$36303$new_n3299_
.sym 65891 $abc$36303$new_n3300_
.sym 65892 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 65893 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 65894 i_clk$SB_IO_IN_$glb_clk
.sym 65896 reg_file[12][12]
.sym 65897 $abc$36303$new_n3439_
.sym 65898 $abc$36303$new_n3438_
.sym 65899 $abc$36303$new_n3443_
.sym 65900 $abc$36303$new_n3448_
.sym 65901 $abc$36303$new_n5062_
.sym 65902 $abc$36303$new_n5061_
.sym 65903 $abc$36303$new_n3440_
.sym 65907 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 65908 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 65910 reg_file[8][12]
.sym 65911 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 65914 pc[5]
.sym 65915 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 65916 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 65917 $abc$36303$new_n2426_
.sym 65918 reg_file[31][9]
.sym 65919 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 65920 alu_i_branch_op[2]
.sym 65922 instr[22]
.sym 65923 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65924 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 65926 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 65927 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 65928 instr[22]
.sym 65929 alu_i_branch_op[1]
.sym 65930 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 65931 $abc$36303$new_n5016_
.sym 65937 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 65941 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 65942 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][13]_new_inv_
.sym 65943 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 65944 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65946 $abc$36303$new_n2012_
.sym 65948 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][11]_new_inv_
.sym 65949 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][9]_new_inv_
.sym 65950 $abc$36303$new_n2039_
.sym 65951 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 65952 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 65953 $abc$36303$is_alu_imm_instr_new_
.sym 65954 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 65956 $abc$36303$new_n2012_
.sym 65960 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 65962 branch_instr_offset[9]
.sym 65964 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 65965 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 65967 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 65971 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 65976 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 65977 branch_instr_offset[9]
.sym 65978 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 65979 $abc$36303$is_alu_imm_instr_new_
.sym 65984 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 65988 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][13]_new_inv_
.sym 65989 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 65991 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][11]_new_inv_
.sym 65994 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 65995 $abc$36303$new_n2012_
.sym 65996 $abc$36303$new_n2039_
.sym 65997 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66000 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 66001 $abc$36303$new_n2039_
.sym 66002 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 66003 $abc$36303$new_n2012_
.sym 66006 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][11]_new_inv_
.sym 66008 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 66009 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][9]_new_inv_
.sym 66012 $abc$36303$new_n2012_
.sym 66013 $abc$36303$new_n2039_
.sym 66014 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 66015 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 66016 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 66017 i_clk$SB_IO_IN_$glb_clk
.sym 66019 reg_file[29][9]
.sym 66020 $abc$36303$new_n3441_
.sym 66021 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 66022 reg_file[29][8]
.sym 66023 $abc$36303$new_n2902_
.sym 66024 reg_file[29][12]
.sym 66025 $abc$36303$new_n5065_
.sym 66026 $abc$36303$new_n3437_
.sym 66031 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 66032 instr[19]
.sym 66033 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 66035 reg_file[11][12]
.sym 66036 reg_file[11][12]
.sym 66037 reg_file[30][9]
.sym 66039 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66040 o_wb_addr[12]$SB_IO_OUT
.sym 66043 alu_i_branch_op[0]
.sym 66044 $abc$36303$new_n2902_
.sym 66045 $abc$36303$new_n5149_
.sym 66046 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66047 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 66048 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 66049 $abc$36303$new_n5062_
.sym 66050 $abc$36303$new_n3437_
.sym 66051 reg_file[23][12]
.sym 66052 $abc$36303$new_n2426_
.sym 66053 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 66054 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 66060 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 66061 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 66062 $abc$36303$new_n4023_
.sym 66063 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 66065 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 66066 $abc$36303$new_n5140_
.sym 66067 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66068 $abc$36303$new_n5142_
.sym 66069 alu_i_branch_op[0]
.sym 66071 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 66072 alu_i_branch_op[1]
.sym 66073 $abc$36303$new_n3342_
.sym 66074 $abc$36303$is_alu_imm_instr_new_
.sym 66076 $abc$36303$new_n5141_
.sym 66077 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 66079 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 66080 alu_i_branch_op[2]
.sym 66081 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13827[1]_new_
.sym 66083 $abc$36303$auto$rtlil.cc:1862:And$1992[12]_new_
.sym 66084 $abc$36303$new_n3467_
.sym 66085 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 66086 $abc$36303$new_n2039_
.sym 66087 instr[24]
.sym 66088 $abc$36303$new_n3378_
.sym 66089 $abc$36303$new_n2012_
.sym 66091 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 66093 alu_i_branch_op[2]
.sym 66094 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 66095 $abc$36303$new_n5140_
.sym 66096 alu_i_branch_op[1]
.sym 66099 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13827[1]_new_
.sym 66100 $abc$36303$new_n3342_
.sym 66101 $abc$36303$new_n5142_
.sym 66102 $abc$36303$new_n5141_
.sym 66105 instr[24]
.sym 66106 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 66108 $abc$36303$is_alu_imm_instr_new_
.sym 66111 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 66112 $abc$36303$new_n2012_
.sym 66113 $abc$36303$new_n2039_
.sym 66114 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 66118 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 66119 $abc$36303$new_n4023_
.sym 66120 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 66123 $abc$36303$new_n3467_
.sym 66124 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 66125 $abc$36303$auto$rtlil.cc:1862:And$1992[12]_new_
.sym 66126 alu_i_branch_op[0]
.sym 66130 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66131 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 66132 $abc$36303$new_n3378_
.sym 66135 $abc$36303$new_n3467_
.sym 66136 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 66137 $abc$36303$auto$rtlil.cc:1862:And$1992[12]_new_
.sym 66138 alu_i_branch_op[0]
.sym 66139 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 66140 i_clk$SB_IO_IN_$glb_clk
.sym 66142 reg_file[25][9]
.sym 66143 $abc$36303$new_n5063_
.sym 66144 reg_file[25][12]
.sym 66145 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 66146 reg_file[25][8]
.sym 66147 $abc$36303$new_n3442_
.sym 66148 $abc$36303$new_n5066_
.sym 66149 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 66150 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 66152 $abc$36303$new_n5130_
.sym 66153 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 66154 $abc$36303$new_n4515_
.sym 66155 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 66156 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 66158 $abc$36303$new_n4023_
.sym 66160 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 66161 instr[21]
.sym 66162 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 66164 $abc$36303$new_n4022_
.sym 66165 pc[18]
.sym 66166 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 66167 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 66168 reg_file[26][9]
.sym 66169 $abc$36303$is_alu_imm_instr_new_
.sym 66170 $abc$36303$new_n2012_
.sym 66171 instr[15]
.sym 66172 instr[15]
.sym 66174 $abc$36303$new_n3378_
.sym 66175 $abc$36303$new_n2012_
.sym 66177 $abc$36303$is_alu_imm_instr_new_
.sym 66183 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66184 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 66185 $abc$36303$new_n4808_
.sym 66187 $abc$36303$is_alu_imm_instr_new_
.sym 66188 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 66189 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 66190 $abc$36303$new_n2039_
.sym 66191 alu_i_branch_op[0]
.sym 66192 branch_instr_offset[9]
.sym 66193 branch_instr_offset[6]
.sym 66195 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 66196 $abc$36303$new_n2012_
.sym 66197 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 66198 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66199 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66203 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 66204 $abc$36303$new_n3377_
.sym 66206 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66207 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 66209 alu_i_branch_op[1]
.sym 66210 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 66212 $abc$36303$new_n2426_
.sym 66213 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 66214 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 66216 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66217 $abc$36303$new_n3377_
.sym 66218 $abc$36303$new_n2426_
.sym 66219 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 66222 branch_instr_offset[6]
.sym 66223 $abc$36303$is_alu_imm_instr_new_
.sym 66224 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 66228 $abc$36303$new_n4808_
.sym 66229 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66230 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66231 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 66234 $abc$36303$new_n2039_
.sym 66235 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 66236 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 66237 $abc$36303$new_n2012_
.sym 66243 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 66249 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 66252 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 66253 alu_i_branch_op[1]
.sym 66254 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66255 alu_i_branch_op[0]
.sym 66259 $abc$36303$is_alu_imm_instr_new_
.sym 66260 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 66261 branch_instr_offset[9]
.sym 66262 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 66263 i_clk$SB_IO_IN_$glb_clk
.sym 66265 $abc$36303$new_n3450_
.sym 66266 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]_new_inv_
.sym 66267 o_wb_data[10]$SB_IO_OUT
.sym 66268 o_wb_data[12]$SB_IO_OUT
.sym 66269 $abc$36303$new_n2698_
.sym 66270 $abc$36303$new_n3449_
.sym 66271 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[6]_new_
.sym 66272 $abc$36303$new_n3451_
.sym 66275 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 66276 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 66277 alu_i_branch_op[0]
.sym 66278 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 66279 instr[21]
.sym 66281 instr[18]
.sym 66282 o_wb_addr[9]$SB_IO_OUT
.sym 66283 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 66284 instr[17]
.sym 66285 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 66286 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66287 reg_file[28][12]
.sym 66288 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 66289 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 66290 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 66291 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 66292 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 66293 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 66294 reg_file[26][8]
.sym 66295 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 66296 $abc$36303$new_n2455_
.sym 66297 branch_instr_offset[10]
.sym 66298 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66300 $abc$36303$new_n4299_
.sym 66306 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 66307 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66308 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 66309 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 66311 branch_instr_offset[12]
.sym 66312 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 66313 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 66315 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66316 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66317 branch_instr_offset[12]
.sym 66318 $abc$36303$is_alu_imm_instr_new_
.sym 66319 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66320 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 66321 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 66325 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 66327 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[3]_new_
.sym 66328 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13787[0]_new_inv_
.sym 66329 $abc$36303$is_alu_imm_instr_new_
.sym 66332 $abc$36303$new_n3507_
.sym 66333 $abc$36303$new_n4810_
.sym 66335 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 66337 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 66340 branch_instr_offset[12]
.sym 66341 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 66342 $abc$36303$is_alu_imm_instr_new_
.sym 66345 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66346 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13787[0]_new_inv_
.sym 66347 $abc$36303$new_n3507_
.sym 66348 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 66351 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66352 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[3]_new_
.sym 66353 $abc$36303$new_n4810_
.sym 66354 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 66358 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 66360 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66364 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 66369 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 66370 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66372 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 66375 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 66376 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66377 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 66378 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 66381 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 66382 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 66383 $abc$36303$is_alu_imm_instr_new_
.sym 66384 branch_instr_offset[12]
.sym 66385 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 66386 i_clk$SB_IO_IN_$glb_clk
.sym 66388 $abc$36303$new_n2699_
.sym 66389 reg_file[5][14]
.sym 66390 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13850[0]_new_inv_
.sym 66391 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[4]_new_
.sym 66392 $abc$36303$new_n5014_
.sym 66393 $abc$36303$new_n5015_
.sym 66394 reg_file[5][12]
.sym 66395 $abc$36303$new_n3452_
.sym 66396 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 66399 reg_file[23][17]
.sym 66400 branch_instr_offset[6]
.sym 66401 reg_file[16][12]
.sym 66402 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66403 o_wb_data[12]$SB_IO_OUT
.sym 66405 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 66407 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 66408 reg_file[19][12]
.sym 66410 instr[24]
.sym 66411 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 66412 instr[22]
.sym 66413 alu_i_branch_op[2]
.sym 66414 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 66415 $abc$36303$new_n5016_
.sym 66416 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 66417 $2\o_wb_we[0:0]
.sym 66418 instr[22]
.sym 66419 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 66420 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66421 alu_i_branch_op[1]
.sym 66422 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 66430 branch_instr_offset[8]
.sym 66431 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 66432 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 66438 $abc$36303$new_n3186_
.sym 66439 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[10]_new_
.sym 66440 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 66442 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 66443 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[6]_new_
.sym 66444 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[6]_new_
.sym 66447 $abc$36303$is_alu_imm_instr_new_
.sym 66448 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[4]_new_
.sym 66450 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 66451 $abc$36303$new_n4300_
.sym 66452 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66455 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13850[0]_new_inv_
.sym 66457 branch_instr_offset[10]
.sym 66459 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 66460 $abc$36303$new_n4299_
.sym 66462 $abc$36303$new_n4299_
.sym 66463 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 66464 $abc$36303$new_n4300_
.sym 66465 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[4]_new_
.sym 66468 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13850[0]_new_inv_
.sym 66469 $abc$36303$new_n3186_
.sym 66471 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[6]_new_
.sym 66474 $abc$36303$is_alu_imm_instr_new_
.sym 66475 branch_instr_offset[10]
.sym 66476 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 66477 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 66480 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 66482 branch_instr_offset[10]
.sym 66483 $abc$36303$is_alu_imm_instr_new_
.sym 66489 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 66493 $abc$36303$is_alu_imm_instr_new_
.sym 66494 branch_instr_offset[8]
.sym 66495 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 66499 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[10]_new_
.sym 66501 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[6]_new_
.sym 66504 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66506 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[6]_new_
.sym 66508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 66509 i_clk$SB_IO_IN_$glb_clk
.sym 66511 reg_file[7][8]
.sym 66512 $abc$36303$new_n3456_
.sym 66513 reg_file[7][12]
.sym 66514 $abc$36303$new_n3199_
.sym 66515 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 66516 $abc$36303$new_n3457_
.sym 66517 $abc$36303$new_n3458_
.sym 66518 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 66521 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 66524 branch_instr_offset[8]
.sym 66525 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 66526 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 66528 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 66529 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 66530 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 66531 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 66533 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 66535 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 66536 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 66537 $abc$36303$new_n2426_
.sym 66538 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66539 instr[16]
.sym 66540 alu_i_branch_op[0]
.sym 66541 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 66542 instr[24]
.sym 66543 alu_i_a[14]
.sym 66544 $abc$36303$new_n2902_
.sym 66545 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[8]_new_
.sym 66546 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 66554 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66556 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13872[1]_new_
.sym 66557 $abc$36303$new_n3029_
.sym 66558 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13814[0]_new_inv_
.sym 66561 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 66562 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[10]_new_
.sym 66563 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 66564 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66565 $abc$36303$new_n5015_
.sym 66566 $abc$36303$new_n2455_
.sym 66567 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 66568 $abc$36303$new_n3018_
.sym 66570 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 66571 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 66572 $abc$36303$new_n3232_
.sym 66575 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 66576 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 66578 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 66579 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66580 branch_instr_offset[8]
.sym 66581 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 66582 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 66583 $abc$36303$is_alu_imm_instr_new_
.sym 66585 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 66591 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 66592 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 66593 branch_instr_offset[8]
.sym 66594 $abc$36303$is_alu_imm_instr_new_
.sym 66597 $abc$36303$new_n3018_
.sym 66599 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66600 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 66603 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66604 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13814[0]_new_inv_
.sym 66605 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[10]_new_
.sym 66606 $abc$36303$new_n3232_
.sym 66609 $abc$36303$new_n3018_
.sym 66610 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 66611 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66618 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 66621 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 66622 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 66623 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 66624 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 66627 $abc$36303$new_n3029_
.sym 66628 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13872[1]_new_
.sym 66629 $abc$36303$new_n2455_
.sym 66630 $abc$36303$new_n5015_
.sym 66631 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 66632 i_clk$SB_IO_IN_$glb_clk
.sym 66634 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][2]_new_inv_
.sym 66635 reg_file[22][26]
.sym 66636 alu_i_a[14]
.sym 66637 reg_file[22][12]
.sym 66638 $abc$36303$new_n5229_
.sym 66639 $abc$36303$new_n3463_
.sym 66640 $abc$36303$new_n4787_
.sym 66641 $abc$36303$new_n3196_
.sym 66645 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 66646 reg_file[27][14]
.sym 66649 instr[23]
.sym 66650 instr[21]
.sym 66652 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66653 $abc$36303$new_n5233_
.sym 66656 instr[21]
.sym 66657 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 66659 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 66660 instr[15]
.sym 66661 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 66662 $abc$36303$new_n2012_
.sym 66663 instr[15]
.sym 66664 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 66665 $abc$36303$new_n3196_
.sym 66666 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 66667 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 66668 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 66669 $abc$36303$is_alu_imm_instr_new_
.sym 66675 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 66677 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 66679 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 66680 $abc$36303$new_n2012_
.sym 66681 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 66682 $abc$36303$new_n2039_
.sym 66685 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][4]_new_inv_
.sym 66687 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 66688 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][6]_new_inv_
.sym 66690 $abc$36303$new_n2039_
.sym 66691 $abc$36303$new_n3464_
.sym 66692 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66696 $abc$36303$new_n3463_
.sym 66697 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 66698 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 66700 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][10]_new_inv_
.sym 66701 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 66702 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 66704 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 66705 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 66711 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 66717 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 66721 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][4]_new_inv_
.sym 66722 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 66723 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 66727 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][6]_new_inv_
.sym 66728 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 66729 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][10]_new_inv_
.sym 66732 $abc$36303$new_n3464_
.sym 66735 $abc$36303$new_n3463_
.sym 66738 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 66740 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 66741 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 66744 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 66745 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66746 $abc$36303$new_n2039_
.sym 66747 $abc$36303$new_n2012_
.sym 66750 $abc$36303$new_n2039_
.sym 66751 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 66752 $abc$36303$new_n2012_
.sym 66753 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 66754 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 66755 i_clk$SB_IO_IN_$glb_clk
.sym 66757 $abc$36303$new_n4018_
.sym 66758 reg_file[7][14]
.sym 66759 $abc$36303$new_n4990_
.sym 66760 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[12]_new_
.sym 66761 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[12]_new_
.sym 66762 $abc$36303$new_n4016_
.sym 66763 reg_file[7][26]
.sym 66764 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[12]_new_
.sym 66765 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66766 instr[23]
.sym 66767 instr[23]
.sym 66768 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66770 instr[22]
.sym 66771 instr[20]
.sym 66772 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 66773 reg_file[1][14]
.sym 66774 instr[17]
.sym 66775 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 66776 instr[20]
.sym 66777 instr[17]
.sym 66781 $abc$36303$new_n2426_
.sym 66782 $abc$36303$new_n4303_
.sym 66783 $abc$36303$new_n2455_
.sym 66784 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13818[1]_new_
.sym 66786 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66787 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 66788 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 66789 branch_instr_offset[10]
.sym 66790 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 66791 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 66792 $abc$36303$new_n2245_
.sym 66799 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][10]_new_inv_
.sym 66801 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][6]_new_inv_
.sym 66802 $abc$36303$new_n3018_
.sym 66803 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][4]_new_inv_
.sym 66804 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66805 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66806 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 66807 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 66808 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66809 $abc$36303$new_n3553_
.sym 66810 $abc$36303$new_n5131_
.sym 66811 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[12]_new_
.sym 66812 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66813 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 66814 $abc$36303$new_n2902_
.sym 66815 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 66816 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 66817 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[12]_new_
.sym 66818 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 66819 $abc$36303$new_n5130_
.sym 66821 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[12]_new_
.sym 66822 $abc$36303$new_n3466_
.sym 66823 $abc$36303$new_n3135_
.sym 66824 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 66825 $abc$36303$new_n3141_
.sym 66826 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 66827 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 66829 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[12]_new_
.sym 66831 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[12]_new_
.sym 66832 $abc$36303$new_n3466_
.sym 66833 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[12]_new_
.sym 66834 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[12]_new_
.sym 66837 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][10]_new_inv_
.sym 66838 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 66840 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 66843 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 66844 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 66845 $abc$36303$new_n3553_
.sym 66846 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 66849 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 66850 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66851 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][6]_new_inv_
.sym 66852 $abc$36303$new_n2902_
.sym 66855 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 66856 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66857 $abc$36303$new_n3018_
.sym 66858 $abc$36303$new_n5130_
.sym 66861 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 66862 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66863 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][4]_new_inv_
.sym 66864 $abc$36303$new_n2902_
.sym 66867 $abc$36303$new_n3141_
.sym 66868 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66869 $abc$36303$new_n3135_
.sym 66870 $abc$36303$new_n5131_
.sym 66873 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66875 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[12]_new_
.sym 66877 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 66878 i_clk$SB_IO_IN_$glb_clk
.sym 66880 $abc$36303$new_n2246_
.sym 66881 $abc$36303$new_n4010_
.sym 66882 $abc$36303$new_n4011_
.sym 66883 $abc$36303$new_n4008_
.sym 66884 reg_file[12][26]
.sym 66885 $abc$36303$new_n2244_
.sym 66886 $abc$36303$new_n2248_
.sym 66887 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 66888 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 66893 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 66894 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66898 $abc$36303$auto$ice40_ffinit.cc:141:execute$36233
.sym 66901 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 66904 instr[22]
.sym 66905 branch_instr_offset[12]
.sym 66906 instr[22]
.sym 66907 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 66908 $abc$36303$new_n3464_
.sym 66909 alu_i_branch_op[2]
.sym 66911 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 66912 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 66913 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 66915 instr[20]
.sym 66921 $abc$36303$new_n3431_
.sym 66922 $abc$36303$new_n3018_
.sym 66923 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 66924 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 66925 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66926 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 66928 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 66929 $abc$36303$new_n3433_
.sym 66932 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[12]_new_
.sym 66933 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13800[1]_new_
.sym 66934 $abc$36303$new_n3432_
.sym 66935 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66936 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 66937 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][6]_new_inv_
.sym 66940 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 66941 $abc$36303$new_n2426_
.sym 66942 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 66944 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 66947 $abc$36303$new_n3558_
.sym 66948 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 66949 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 66950 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 66952 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 66954 $abc$36303$new_n3431_
.sym 66955 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 66956 $abc$36303$new_n3432_
.sym 66957 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13800[1]_new_
.sym 66960 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 66961 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66962 $abc$36303$new_n3558_
.sym 66963 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 66969 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 66973 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 66974 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 66975 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 66978 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][6]_new_inv_
.sym 66979 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 66981 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 66984 $abc$36303$new_n3433_
.sym 66985 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 66986 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 66987 $abc$36303$new_n2426_
.sym 66990 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[12]_new_
.sym 66991 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 66992 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 66993 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 66996 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 66997 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 66998 $abc$36303$new_n3018_
.sym 66999 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 67001 i_clk$SB_IO_IN_$glb_clk
.sym 67003 $abc$36303$new_n3464_
.sym 67004 $abc$36303$new_n4012_
.sym 67005 reg_file[9][26]
.sym 67006 $abc$36303$new_n4003_
.sym 67007 $abc$36303$new_n3998_
.sym 67008 $abc$36303$new_n2245_
.sym 67009 $abc$36303$new_n2258_
.sym 67010 $abc$36303$new_n2255_
.sym 67012 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 67015 branch_instr_offset[12]
.sym 67016 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 67017 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 67019 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 67020 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 67025 instr[18]
.sym 67026 instr[19]
.sym 67027 instr[16]
.sym 67028 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 67029 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 67030 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[8]_new_
.sym 67031 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 67032 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 67033 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 67034 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 67035 instr[24]
.sym 67036 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 67037 $abc$36303$new_n2902_
.sym 67038 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 67044 $abc$36303$new_n2902_
.sym 67045 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][8]_new_inv_
.sym 67046 $abc$36303$new_n2012_
.sym 67047 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 67048 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13782[1]_new_
.sym 67049 $abc$36303$new_n3018_
.sym 67050 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 67051 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 67052 $abc$36303$new_n4022_
.sym 67053 $abc$36303$new_n4021_
.sym 67054 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 67055 $abc$36303$new_n3518_
.sym 67056 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 67057 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 67058 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67061 $abc$36303$new_n3517_
.sym 67063 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67064 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 67066 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][10]_new_inv_
.sym 67067 $abc$36303$new_n2039_
.sym 67069 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 67071 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 67072 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 67073 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 67075 $abc$36303$new_n3984_
.sym 67077 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 67078 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 67079 $abc$36303$new_n2902_
.sym 67080 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67083 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67084 $abc$36303$new_n2902_
.sym 67085 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 67086 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 67089 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13782[1]_new_
.sym 67090 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 67091 $abc$36303$new_n3518_
.sym 67092 $abc$36303$new_n3517_
.sym 67095 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 67096 $abc$36303$new_n3984_
.sym 67097 $abc$36303$new_n4022_
.sym 67098 $abc$36303$new_n4021_
.sym 67101 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 67102 $abc$36303$new_n3018_
.sym 67103 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 67104 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67107 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67113 $abc$36303$new_n2012_
.sym 67114 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 67115 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 67116 $abc$36303$new_n2039_
.sym 67119 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 67121 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][8]_new_inv_
.sym 67122 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][10]_new_inv_
.sym 67123 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 67124 i_clk$SB_IO_IN_$glb_clk
.sym 67126 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 67127 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 67128 $abc$36303$new_n5159_
.sym 67129 $abc$36303$new_n3994_
.sym 67130 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 67131 reg_file[24][18]
.sym 67132 reg_file[24][26]
.sym 67133 $abc$36303$new_n3999_
.sym 67136 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 67141 instr[23]
.sym 67142 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 67145 $abc$36303$new_n3464_
.sym 67146 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 67147 reg_file[8][26]
.sym 67149 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 67151 instr[15]
.sym 67152 reg_file[25][14]
.sym 67153 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67155 reg_file[20][17]
.sym 67156 instr[15]
.sym 67157 $abc$36303$is_alu_imm_instr_new_
.sym 67159 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 67160 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 67161 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 67169 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 67170 $abc$36303$new_n3139_
.sym 67173 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 67174 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 67175 $abc$36303$new_n3018_
.sym 67176 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 67178 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67179 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 67181 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 67183 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67184 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 67186 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 67188 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 67190 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[8]_new_
.sym 67192 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 67194 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 67195 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 67196 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 67197 $abc$36303$new_n2902_
.sym 67198 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 67200 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 67201 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 67202 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 67203 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[8]_new_
.sym 67206 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 67212 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 67213 $abc$36303$new_n3139_
.sym 67214 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67215 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 67218 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 67219 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67220 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 67221 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 67224 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67225 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 67226 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 67227 $abc$36303$new_n3018_
.sym 67233 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 67236 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67242 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 67243 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67244 $abc$36303$new_n2902_
.sym 67246 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 67247 i_clk$SB_IO_IN_$glb_clk
.sym 67249 $abc$36303$new_n5119_
.sym 67250 o_wb_data[30]$SB_IO_OUT
.sym 67251 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 67252 o_wb_data[26]$SB_IO_OUT
.sym 67253 o_wb_data[17]$SB_IO_OUT
.sym 67254 $abc$36303$new_n5118_
.sym 67255 $abc$36303$new_n5160_
.sym 67256 $abc$36303$new_n3589_
.sym 67260 i_wb_stall$SB_IO_IN
.sym 67262 instr[20]
.sym 67265 reg_file[25][18]
.sym 67269 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 67271 $2\o_wb_we[0:0]
.sym 67274 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 67275 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 67276 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 67278 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 67279 reg_file[20][26]
.sym 67280 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 67281 branch_instr_offset[10]
.sym 67282 reg_file[17][17]
.sym 67283 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 67284 $abc$36303$new_n4148_
.sym 67290 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 67291 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 67292 $abc$36303$new_n5161_
.sym 67293 $abc$36303$new_n3139_
.sym 67294 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 67296 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 67297 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 67298 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 67299 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[18]_new_
.sym 67301 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 67306 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 67307 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 67309 $abc$36303$new_n2902_
.sym 67310 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67311 alu_i_branch_op[2]
.sym 67312 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 67313 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67317 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 67320 $abc$36303$new_n5160_
.sym 67321 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67323 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67329 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 67330 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67331 $abc$36303$new_n2902_
.sym 67332 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 67335 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[18]_new_
.sym 67336 alu_i_branch_op[2]
.sym 67337 $abc$36303$new_n5161_
.sym 67338 $abc$36303$new_n5160_
.sym 67341 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 67342 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 67344 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 67347 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 67348 $abc$36303$new_n3139_
.sym 67349 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67353 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 67354 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 67356 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67359 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 67360 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 67361 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 67365 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 67370 i_clk$SB_IO_IN_$glb_clk
.sym 67372 $abc$36303$new_n3115_
.sym 67373 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 67374 $abc$36303$new_n5274_
.sym 67375 reg_file[11][18]
.sym 67376 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[30]_new_
.sym 67377 reg_file[11][26]
.sym 67378 $abc$36303$new_n5204_
.sym 67379 $abc$36303$new_n4230_
.sym 67384 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 67386 instr[24]
.sym 67387 $abc$36303$new_n3112_
.sym 67391 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 67393 o_wb_data[30]$SB_IO_OUT
.sym 67394 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 67396 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 67397 alu_i_branch_op[2]
.sym 67398 $abc$36303$is_alu_imm_instr_new_
.sym 67399 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 67400 $2\o_wb_we[0:0]
.sym 67401 instr[22]
.sym 67402 instr[19]
.sym 67403 instr[22]
.sym 67404 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 67405 alu_i_branch_op[2]
.sym 67413 branch_instr_offset[12]
.sym 67414 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 67415 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 67416 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13634[0]_new_inv_
.sym 67417 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 67419 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 67421 instr[15]
.sym 67422 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 67423 $abc$36303$new_n3558_
.sym 67424 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 67425 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67427 $abc$36303$is_alu_imm_instr_new_
.sym 67428 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 67430 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 67432 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 67433 reg_file[21][17]
.sym 67435 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 67436 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 67437 instr[17]
.sym 67439 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 67440 $abc$36303$new_n3558_
.sym 67441 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67442 reg_file[17][17]
.sym 67443 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 67444 $abc$36303$new_n4148_
.sym 67447 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 67452 instr[17]
.sym 67453 reg_file[21][17]
.sym 67454 instr[15]
.sym 67455 reg_file[17][17]
.sym 67459 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 67460 branch_instr_offset[12]
.sym 67461 $abc$36303$is_alu_imm_instr_new_
.sym 67464 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 67465 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 67466 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 67467 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 67471 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67476 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67477 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 67478 $abc$36303$new_n3558_
.sym 67479 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 67482 $abc$36303$new_n4148_
.sym 67483 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13634[0]_new_inv_
.sym 67484 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 67485 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 67488 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67489 $abc$36303$new_n3558_
.sym 67490 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 67491 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 67492 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 67493 i_clk$SB_IO_IN_$glb_clk
.sym 67495 $abc$36303$new_n3103_
.sym 67496 $abc$36303$new_n2827_
.sym 67497 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 67498 $abc$36303$new_n5088_
.sym 67499 reg_file[22][17]
.sym 67500 $abc$36303$new_n3102_
.sym 67501 $abc$36303$new_n5275_
.sym 67502 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 67507 reg_file[30][18]
.sym 67508 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 67511 $abc$36303$new_n3558_
.sym 67512 $abc$36303$new_n4230_
.sym 67515 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 67516 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 67517 branch_instr_offset[12]
.sym 67519 reg_file[31][17]
.sym 67520 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 67523 instr[24]
.sym 67524 instr[16]
.sym 67525 $abc$36303$new_n2902_
.sym 67527 $abc$36303$new_n5204_
.sym 67528 $abc$36303$new_n5125_
.sym 67529 reg_file[19][17]
.sym 67530 reg_file[10][26]
.sym 67536 $abc$36303$new_n3115_
.sym 67537 $abc$36303$new_n3112_
.sym 67538 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 67540 reg_file[21][17]
.sym 67541 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 67542 branch_instr_offset[12]
.sym 67543 $abc$36303$new_n5305_
.sym 67545 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 67546 $abc$36303$new_n5125_
.sym 67547 instr[23]
.sym 67548 alu_i_branch_op[0]
.sym 67550 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 67551 $abc$36303$new_n2902_
.sym 67553 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 67554 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 67555 $abc$36303$new_n3116_
.sym 67556 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67557 alu_i_branch_op[2]
.sym 67558 $abc$36303$is_alu_imm_instr_new_
.sym 67559 reg_file[17][17]
.sym 67560 instr[20]
.sym 67561 instr[22]
.sym 67563 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67565 alu_i_branch_op[1]
.sym 67569 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 67571 $abc$36303$new_n2902_
.sym 67572 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 67578 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67581 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 67582 alu_i_branch_op[2]
.sym 67583 alu_i_branch_op[1]
.sym 67584 $abc$36303$new_n5305_
.sym 67588 reg_file[21][17]
.sym 67589 reg_file[17][17]
.sym 67590 instr[22]
.sym 67593 $abc$36303$new_n3115_
.sym 67594 $abc$36303$new_n3116_
.sym 67595 instr[23]
.sym 67596 instr[20]
.sym 67599 $abc$36303$new_n3112_
.sym 67600 $abc$36303$is_alu_imm_instr_new_
.sym 67601 $abc$36303$new_n5125_
.sym 67602 branch_instr_offset[12]
.sym 67606 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 67611 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 67612 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 67613 alu_i_branch_op[0]
.sym 67614 alu_i_branch_op[1]
.sym 67615 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 67616 i_clk$SB_IO_IN_$glb_clk
.sym 67618 reg_file[26][17]
.sym 67619 reg_file[26][21]
.sym 67620 $abc$36303$new_n3100_
.sym 67621 $abc$36303$new_n2826_
.sym 67622 $abc$36303$new_n2825_
.sym 67623 $abc$36303$new_n5087_
.sym 67624 $abc$36303$new_n3101_
.sym 67625 reg_file[26][18]
.sym 67626 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 67629 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 67630 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 67633 instr[23]
.sym 67634 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 67635 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 67637 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 67643 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67644 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 67646 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67648 instr[15]
.sym 67650 $abc$36303$is_alu_imm_instr_new_
.sym 67651 instr[15]
.sym 67652 instr[17]
.sym 67659 $abc$36303$new_n3103_
.sym 67660 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67661 instr[24]
.sym 67663 $abc$36303$new_n3104_
.sym 67664 $abc$36303$new_n2822_
.sym 67665 $abc$36303$new_n4192_
.sym 67666 $abc$36303$new_n2831_
.sym 67667 $abc$36303$new_n5209_
.sym 67668 $abc$36303$new_n2828_
.sym 67669 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67671 instr[22]
.sym 67673 $abc$36303$new_n5275_
.sym 67674 instr[20]
.sym 67676 instr[18]
.sym 67677 $abc$36303$new_n2834_
.sym 67678 instr[21]
.sym 67679 $abc$36303$new_n2825_
.sym 67682 $abc$36303$new_n5124_
.sym 67684 $abc$36303$new_n2821_
.sym 67685 $abc$36303$new_n3100_
.sym 67686 reg_file[23][17]
.sym 67687 instr[23]
.sym 67688 $abc$36303$new_n5288_
.sym 67689 reg_file[19][17]
.sym 67690 $abc$36303$new_n4193_
.sym 67692 $abc$36303$new_n2834_
.sym 67693 $abc$36303$new_n5275_
.sym 67694 $abc$36303$new_n2821_
.sym 67695 instr[18]
.sym 67698 $abc$36303$new_n2831_
.sym 67699 $abc$36303$new_n2828_
.sym 67700 $abc$36303$new_n2822_
.sym 67701 $abc$36303$new_n2825_
.sym 67704 $abc$36303$new_n5288_
.sym 67705 $abc$36303$new_n5124_
.sym 67706 instr[24]
.sym 67707 instr[21]
.sym 67712 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 67716 reg_file[23][17]
.sym 67717 reg_file[19][17]
.sym 67718 instr[20]
.sym 67719 instr[22]
.sym 67723 $abc$36303$new_n4193_
.sym 67724 $abc$36303$new_n5209_
.sym 67725 $abc$36303$new_n4192_
.sym 67729 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67734 $abc$36303$new_n3100_
.sym 67735 $abc$36303$new_n3103_
.sym 67736 instr[23]
.sym 67737 $abc$36303$new_n3104_
.sym 67738 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 67739 i_clk$SB_IO_IN_$glb_clk
.sym 67741 $abc$36303$new_n4142_
.sym 67742 reg_file[27][17]
.sym 67743 reg_file[27][21]
.sym 67745 $abc$36303$new_n5247_
.sym 67748 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 67749 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 67752 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 67753 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 67754 instr[20]
.sym 67755 $abc$36303$new_n5210_
.sym 67757 instr[17]
.sym 67758 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 67762 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67765 instr[17]
.sym 67767 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 67771 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 67772 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 67776 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 67782 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 67784 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 67786 branch_instr_offset[12]
.sym 67787 reg_file[9][17]
.sym 67788 reg_file[12][17]
.sym 67791 instr[17]
.sym 67793 $abc$36303$new_n5126_
.sym 67794 instr[16]
.sym 67795 reg_file[9][17]
.sym 67796 instr[22]
.sym 67797 $abc$36303$new_n4150_
.sym 67798 $abc$36303$new_n2832_
.sym 67799 $abc$36303$new_n5204_
.sym 67800 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 67801 reg_file[8][17]
.sym 67803 reg_file[13][17]
.sym 67804 $abc$36303$new_n2833_
.sym 67805 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 67806 $abc$36303$new_n4110_
.sym 67807 instr[20]
.sym 67808 instr[19]
.sym 67810 $abc$36303$is_alu_imm_instr_new_
.sym 67811 instr[15]
.sym 67812 instr[17]
.sym 67815 instr[15]
.sym 67816 reg_file[9][17]
.sym 67817 instr[17]
.sym 67818 reg_file[13][17]
.sym 67821 instr[22]
.sym 67822 reg_file[9][17]
.sym 67823 reg_file[8][17]
.sym 67824 $abc$36303$new_n5126_
.sym 67827 branch_instr_offset[12]
.sym 67828 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 67829 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 67830 $abc$36303$is_alu_imm_instr_new_
.sym 67833 reg_file[13][17]
.sym 67834 instr[20]
.sym 67835 instr[22]
.sym 67836 reg_file[12][17]
.sym 67839 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 67840 $abc$36303$new_n5204_
.sym 67841 $abc$36303$new_n4150_
.sym 67842 $abc$36303$new_n4110_
.sym 67851 instr[15]
.sym 67852 reg_file[8][17]
.sym 67853 reg_file[12][17]
.sym 67854 instr[17]
.sym 67857 instr[19]
.sym 67858 $abc$36303$new_n2833_
.sym 67859 instr[16]
.sym 67860 $abc$36303$new_n2832_
.sym 67861 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 67862 i_clk$SB_IO_IN_$glb_clk
.sym 67864 instr[15]
.sym 67866 reg_file[8][30]
.sym 67867 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 67869 $abc$36303$new_n4144_
.sym 67870 $abc$36303$new_n5248_
.sym 67871 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 67872 reg_file[23][17]
.sym 67877 instr[23]
.sym 67879 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 67880 instr[24]
.sym 67882 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 67884 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 67885 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 67887 reg_file[27][21]
.sym 67889 reg_file[27][24]
.sym 67892 $abc$36303$new_n4110_
.sym 67894 instr[19]
.sym 67895 reg_file[27][24]
.sym 67896 instr[17]
.sym 67897 alu_i_branch_op[2]
.sym 67898 instr[22]
.sym 67899 $abc$36303$new_n4110_
.sym 67905 reg_file[1][30]
.sym 67908 $abc$36303$new_n4970_
.sym 67909 reg_file[4][30]
.sym 67910 reg_file[1][30]
.sym 67912 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67913 reg_file[5][30]
.sym 67917 instr[20]
.sym 67918 i_wb_data[30]$SB_IO_IN
.sym 67919 $abc$36303$new_n4151_
.sym 67920 instr[15]
.sym 67921 instr[22]
.sym 67922 reg_file[0][30]
.sym 67923 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 67924 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 67925 instr[17]
.sym 67930 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 67936 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 67938 instr[22]
.sym 67939 reg_file[5][30]
.sym 67940 reg_file[1][30]
.sym 67941 instr[20]
.sym 67944 instr[20]
.sym 67945 reg_file[4][30]
.sym 67946 reg_file[0][30]
.sym 67947 instr[22]
.sym 67953 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 67956 reg_file[5][30]
.sym 67957 instr[15]
.sym 67958 reg_file[1][30]
.sym 67959 instr[17]
.sym 67962 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 67968 $abc$36303$new_n4970_
.sym 67969 reg_file[4][30]
.sym 67970 reg_file[0][30]
.sym 67971 instr[15]
.sym 67977 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 67980 $abc$36303$new_n4151_
.sym 67981 i_wb_data[30]$SB_IO_IN
.sym 67983 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 67984 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 67985 i_clk$SB_IO_IN_$glb_clk
.sym 67987 $abc$36303$new_n2106_
.sym 67988 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 67989 reg_file[14][28]
.sym 67990 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 67991 $abc$36303$new_n4132_
.sym 67992 $abc$36303$new_n2112_
.sym 67993 reg_file[14][30]
.sym 67994 $abc$36303$new_n4140_
.sym 67996 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 68000 instr[23]
.sym 68007 instr[18]
.sym 68009 reg_file[5][30]
.sym 68010 instr[15]
.sym 68011 instr[17]
.sym 68012 $abc$36303$new_n4122_
.sym 68013 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 68015 $abc$36303$new_n2186_
.sym 68016 instr[16]
.sym 68020 reg_file[8][24]
.sym 68021 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 68022 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 68028 instr[15]
.sym 68031 $abc$36303$new_n3909_
.sym 68037 instr[21]
.sym 68039 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 68041 reg_file[31][24]
.sym 68042 instr[20]
.sym 68045 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 68047 instr[24]
.sym 68049 reg_file[27][24]
.sym 68055 reg_file[27][24]
.sym 68056 instr[17]
.sym 68057 $abc$36303$new_n3910_
.sym 68058 instr[22]
.sym 68064 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 68086 instr[20]
.sym 68091 instr[22]
.sym 68092 reg_file[27][24]
.sym 68093 instr[20]
.sym 68094 reg_file[31][24]
.sym 68097 instr[15]
.sym 68098 reg_file[27][24]
.sym 68099 reg_file[31][24]
.sym 68100 instr[17]
.sym 68103 $abc$36303$new_n3909_
.sym 68104 $abc$36303$new_n3910_
.sym 68105 instr[24]
.sym 68106 instr[21]
.sym 68107 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 68108 i_clk$SB_IO_IN_$glb_clk
.sym 68110 reg_file[24][30]
.sym 68111 $abc$36303$new_n4133_
.sym 68113 $abc$36303$new_n2113_
.sym 68115 $abc$36303$new_n2111_
.sym 68116 $abc$36303$new_n4128_
.sym 68117 $abc$36303$new_n2110_
.sym 68118 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 68121 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 68125 instr[18]
.sym 68130 instr[23]
.sym 68131 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 68140 instr[17]
.sym 68142 instr[22]
.sym 68144 instr[20]
.sym 68160 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 68161 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 68162 alu_i_branch_op[2]
.sym 68163 instr[20]
.sym 68164 reg_file[26][24]
.sym 68170 instr[22]
.sym 68176 reg_file[30][24]
.sym 68193 alu_i_branch_op[2]
.sym 68196 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 68202 instr[22]
.sym 68203 reg_file[30][24]
.sym 68204 instr[20]
.sym 68205 reg_file[26][24]
.sym 68228 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 68230 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 68231 i_clk$SB_IO_IN_$glb_clk
.sym 68233 $abc$36303$new_n4122_
.sym 68234 reg_file[30][24]
.sym 68235 reg_file[30][28]
.sym 68238 $abc$36303$new_n4127_
.sym 68239 $abc$36303$new_n2117_
.sym 68240 $abc$36303$new_n2118_
.sym 68252 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 68255 instr[18]
.sym 68261 instr[16]
.sym 68266 instr[19]
.sym 68267 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 68274 reg_file[12][24]
.sym 68275 alu_i_branch_op[2]
.sym 68276 reg_file[26][24]
.sym 68277 instr[19]
.sym 68278 instr[15]
.sym 68279 instr[16]
.sym 68280 $abc$36303$new_n2187_
.sym 68281 $abc$36303$new_n3915_
.sym 68282 $2\o_wb_we[0:0]
.sym 68283 instr[21]
.sym 68286 instr[24]
.sym 68287 $abc$36303$new_n2186_
.sym 68289 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 68290 reg_file[8][24]
.sym 68291 reg_file[30][24]
.sym 68296 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 68297 i_wb_stall$SB_IO_IN
.sym 68299 reg_file[15][30]
.sym 68300 instr[17]
.sym 68302 instr[22]
.sym 68303 $abc$36303$new_n3916_
.sym 68304 instr[20]
.sym 68309 reg_file[15][30]
.sym 68313 alu_i_branch_op[2]
.sym 68314 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 68315 i_wb_stall$SB_IO_IN
.sym 68316 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 68319 $abc$36303$new_n2186_
.sym 68320 instr[16]
.sym 68321 $abc$36303$new_n2187_
.sym 68322 instr[19]
.sym 68327 $2\o_wb_we[0:0]
.sym 68337 instr[22]
.sym 68338 reg_file[12][24]
.sym 68339 instr[20]
.sym 68340 reg_file[8][24]
.sym 68343 instr[15]
.sym 68344 instr[17]
.sym 68345 reg_file[26][24]
.sym 68346 reg_file[30][24]
.sym 68349 $abc$36303$new_n3915_
.sym 68350 instr[21]
.sym 68351 instr[24]
.sym 68352 $abc$36303$new_n3916_
.sym 68354 i_clk$SB_IO_IN_$glb_clk
.sym 68355 i_reset$SB_IO_IN_$glb_sr
.sym 68356 $abc$36303$new_n2119_
.sym 68357 reg_file[13][30]
.sym 68359 $abc$36303$new_n4126_
.sym 68360 reg_file[13][24]
.sym 68369 instr[21]
.sym 68372 reg_file[26][24]
.sym 68374 instr[23]
.sym 68376 o_wb_we$SB_IO_OUT
.sym 68377 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 68378 instr[23]
.sym 68380 o_wb_addr[13]$SB_IO_OUT
.sym 68382 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 68398 instr[15]
.sym 68401 reg_file[9][24]
.sym 68404 $2\o_wb_we[0:0]
.sym 68409 reg_file[9][24]
.sym 68412 instr[17]
.sym 68414 instr[22]
.sym 68416 instr[20]
.sym 68417 reg_file[13][24]
.sym 68425 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 68428 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 68433 $2\o_wb_we[0:0]
.sym 68442 instr[17]
.sym 68443 instr[15]
.sym 68444 reg_file[13][24]
.sym 68445 reg_file[9][24]
.sym 68448 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 68454 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 68472 instr[20]
.sym 68473 reg_file[9][24]
.sym 68474 instr[22]
.sym 68475 reg_file[13][24]
.sym 68476 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 68477 i_clk$SB_IO_IN_$glb_clk
.sym 68479 reg_file[29][30]
.sym 68482 o_wb_data[10]$SB_IO_OUT
.sym 68487 instr[18]
.sym 68500 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 68522 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 68523 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 68568 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 68584 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 68599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 68600 i_clk$SB_IO_IN_$glb_clk
.sym 68604 i_clk$SB_IO_IN
.sym 68612 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 68618 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 68626 o_wb_data[2]$SB_IO_OUT
.sym 68646 i_clk$SB_IO_IN
.sym 68650 o_wb_data[31]$SB_IO_OUT
.sym 68663 o_wb_data[31]$SB_IO_OUT
.sym 68666 i_clk$SB_IO_IN
.sym 68672 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134
.sym 68674 i_clk$SB_IO_IN
.sym 68677 o_wb_data[26]$SB_IO_OUT
.sym 68680 o_wb_data[19]$SB_IO_OUT
.sym 68695 o_wb_data[26]$SB_IO_OUT
.sym 68698 o_wb_data[19]$SB_IO_OUT
.sym 68704 reg_file[11][10]
.sym 68711 o_wb_data[26]$SB_IO_OUT
.sym 68712 instr[22]
.sym 68716 instr[20]
.sym 68734 i_wb_data[4]$SB_IO_IN
.sym 68761 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 68762 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 68785 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 68823 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 68824 i_clk$SB_IO_IN_$glb_clk
.sym 68830 $abc$36303$new_n2638_
.sym 68831 reg_file[12][10]
.sym 68832 reg_file[12][13]
.sym 68833 reg_file[12][6]
.sym 68836 $abc$36303$new_n3208_
.sym 68840 o_wb_data[26]$SB_IO_OUT
.sym 68856 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 68859 i_wb_data[10]$SB_IO_IN
.sym 68879 reg_file[12][10]
.sym 68880 $abc$36303$new_n3206_
.sym 68881 reg_file[12][13]
.sym 68884 reg_file[27][10]
.sym 68886 instr[21]
.sym 68892 o_wb_data[5]$SB_IO_OUT
.sym 68893 reg_file[27][10]
.sym 68894 $abc$36303$new_n2638_
.sym 68901 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 68907 $abc$36303$new_n3216_
.sym 68913 instr[15]
.sym 68917 reg_file[9][10]
.sym 68922 instr[17]
.sym 68924 $abc$36303$new_n3217_
.sym 68925 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 68926 instr[21]
.sym 68927 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 68928 instr[20]
.sym 68930 reg_file[13][10]
.sym 68932 instr[22]
.sym 68936 instr[24]
.sym 68937 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 68938 reg_file[13][10]
.sym 68940 reg_file[13][10]
.sym 68941 reg_file[9][10]
.sym 68942 instr[22]
.sym 68943 instr[20]
.sym 68958 instr[21]
.sym 68959 $abc$36303$new_n3216_
.sym 68960 $abc$36303$new_n3217_
.sym 68961 instr[24]
.sym 68964 instr[17]
.sym 68965 reg_file[9][10]
.sym 68966 instr[15]
.sym 68967 reg_file[13][10]
.sym 68971 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 68982 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 68986 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 68987 i_clk$SB_IO_IN_$glb_clk
.sym 68989 $abc$36303$new_n3207_
.sym 68990 $abc$36303$new_n3217_
.sym 68991 $abc$36303$new_n2636_
.sym 68992 $abc$36303$new_n2637_
.sym 68993 $abc$36303$new_n3206_
.sym 68994 reg_file[8][10]
.sym 68995 reg_file[8][6]
.sym 68996 $abc$36303$new_n2634_
.sym 68999 $abc$36303$new_n3443_
.sym 69000 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 69001 reg_file[15][10]
.sym 69004 instr[17]
.sym 69005 instr[22]
.sym 69009 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 69010 instr[17]
.sym 69013 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69023 reg_file[6][4]
.sym 69024 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 69030 $abc$36303$new_n3211_
.sym 69031 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69032 $abc$36303$new_n3214_
.sym 69033 $abc$36303$new_n3215_
.sym 69034 reg_file[25][10]
.sym 69036 instr[15]
.sym 69038 $abc$36303$new_n3210_
.sym 69039 $abc$36303$new_n3209_
.sym 69040 reg_file[31][10]
.sym 69044 instr[21]
.sym 69046 $abc$36303$new_n3206_
.sym 69047 instr[22]
.sym 69048 $abc$36303$new_n3213_
.sym 69050 reg_file[27][10]
.sym 69053 $abc$36303$new_n3212_
.sym 69054 instr[24]
.sym 69055 instr[17]
.sym 69056 instr[20]
.sym 69057 instr[20]
.sym 69058 reg_file[27][10]
.sym 69059 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 69061 reg_file[29][10]
.sym 69063 reg_file[25][10]
.sym 69064 instr[20]
.sym 69065 reg_file[29][10]
.sym 69066 instr[22]
.sym 69069 $abc$36303$new_n3210_
.sym 69070 $abc$36303$new_n3211_
.sym 69071 instr[21]
.sym 69075 reg_file[27][10]
.sym 69076 instr[22]
.sym 69077 instr[20]
.sym 69078 reg_file[31][10]
.sym 69081 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69087 $abc$36303$new_n3209_
.sym 69088 $abc$36303$new_n3212_
.sym 69089 $abc$36303$new_n3206_
.sym 69090 $abc$36303$new_n3215_
.sym 69096 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 69099 instr[15]
.sym 69100 reg_file[27][10]
.sym 69101 instr[17]
.sym 69102 reg_file[31][10]
.sym 69105 instr[24]
.sym 69106 $abc$36303$new_n3214_
.sym 69107 instr[21]
.sym 69108 $abc$36303$new_n3213_
.sym 69109 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 69110 i_clk$SB_IO_IN_$glb_clk
.sym 69112 reg_file[24][6]
.sym 69113 reg_file[24][10]
.sym 69115 $abc$36303$new_n2633_
.sym 69123 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 69124 instr[15]
.sym 69128 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 69130 reg_file[25][10]
.sym 69132 instr[15]
.sym 69135 instr[19]
.sym 69138 i_wb_data[10]$SB_IO_IN
.sym 69139 reg_file[22][10]
.sym 69141 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69142 reg_file[25][10]
.sym 69144 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 69153 instr[20]
.sym 69157 $abc$36303$new_n5054_
.sym 69158 reg_file[26][10]
.sym 69159 $abc$36303$new_n5049_
.sym 69160 reg_file[25][10]
.sym 69161 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69164 $abc$36303$new_n5053_
.sym 69165 instr[22]
.sym 69166 reg_file[29][10]
.sym 69169 instr[16]
.sym 69170 reg_file[24][10]
.sym 69173 instr[17]
.sym 69174 instr[15]
.sym 69175 reg_file[28][10]
.sym 69177 instr[19]
.sym 69178 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 69180 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 69182 reg_file[30][10]
.sym 69183 $abc$36303$new_n5050_
.sym 69186 instr[20]
.sym 69187 instr[22]
.sym 69188 reg_file[28][10]
.sym 69189 reg_file[24][10]
.sym 69192 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69198 reg_file[30][10]
.sym 69199 reg_file[26][10]
.sym 69200 instr[20]
.sym 69201 instr[22]
.sym 69204 reg_file[25][10]
.sym 69205 reg_file[29][10]
.sym 69206 instr[15]
.sym 69207 instr[17]
.sym 69210 $abc$36303$new_n5053_
.sym 69211 instr[15]
.sym 69212 reg_file[28][10]
.sym 69213 reg_file[24][10]
.sym 69216 $abc$36303$new_n5050_
.sym 69217 $abc$36303$new_n5054_
.sym 69218 instr[19]
.sym 69219 instr[16]
.sym 69222 reg_file[30][10]
.sym 69223 reg_file[26][10]
.sym 69224 $abc$36303$new_n5049_
.sym 69225 instr[15]
.sym 69229 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 69232 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 69233 i_clk$SB_IO_IN_$glb_clk
.sym 69235 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 69236 $abc$36303$new_n2642_
.sym 69237 reg_file[20][10]
.sym 69240 reg_file[20][6]
.sym 69241 reg_file[20][3]
.sym 69242 $abc$36303$new_n2640_
.sym 69246 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 69249 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 69252 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 69254 reg_file[24][6]
.sym 69256 instr[21]
.sym 69257 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69259 $abc$36303$new_n5290_
.sym 69260 $abc$36303$new_n3032_
.sym 69261 instr[17]
.sym 69263 instr[16]
.sym 69266 instr[16]
.sym 69267 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69270 instr[17]
.sym 69278 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 69279 reg_file[18][10]
.sym 69280 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 69282 reg_file[22][10]
.sym 69283 reg_file[23][10]
.sym 69288 instr[17]
.sym 69289 reg_file[19][10]
.sym 69290 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 69291 reg_file[23][10]
.sym 69292 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69293 $abc$36303$new_n3233_
.sym 69294 $abc$36303$new_n5132_
.sym 69296 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 69297 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 69298 i_wb_data[10]$SB_IO_IN
.sym 69300 instr[15]
.sym 69302 instr[22]
.sym 69303 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69304 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 69305 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69307 instr[20]
.sym 69309 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 69310 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 69312 $abc$36303$new_n3233_
.sym 69315 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 69316 i_wb_data[10]$SB_IO_IN
.sym 69317 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 69318 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 69321 reg_file[22][10]
.sym 69322 instr[22]
.sym 69323 instr[20]
.sym 69324 reg_file[23][10]
.sym 69330 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69333 reg_file[19][10]
.sym 69334 instr[17]
.sym 69335 reg_file[23][10]
.sym 69336 instr[15]
.sym 69340 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69345 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69351 reg_file[18][10]
.sym 69352 $abc$36303$new_n5132_
.sym 69353 instr[22]
.sym 69354 reg_file[19][10]
.sym 69355 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 69356 i_clk$SB_IO_IN_$glb_clk
.sym 69358 $abc$36303$new_n5289_
.sym 69359 $abc$36303$new_n2643_
.sym 69360 $abc$36303$new_n2645_
.sym 69361 reg_file[21][10]
.sym 69362 $abc$36303$new_n2639_
.sym 69363 $abc$36303$new_n2644_
.sym 69364 $abc$36303$new_n5290_
.sym 69365 reg_file[21][4]
.sym 69366 pc[14]
.sym 69367 reg_file[20][6]
.sym 69368 $abc$36303$new_n3456_
.sym 69369 pc[14]
.sym 69370 pc[4]
.sym 69371 reg_file[20][3]
.sym 69372 pc[2]
.sym 69373 reg_file[18][10]
.sym 69374 instr[24]
.sym 69376 $abc$36303$new_n4464_
.sym 69377 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 69378 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 69379 instr[20]
.sym 69381 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 69382 reg_file[27][10]
.sym 69383 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 69386 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 69387 reg_file[0][10]
.sym 69388 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 69389 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69390 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 69392 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69393 o_wb_data[5]$SB_IO_OUT
.sym 69399 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69401 $abc$36303$new_n5291_
.sym 69402 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 69404 $abc$36303$new_n3205_
.sym 69406 $abc$36303$new_n5133_
.sym 69407 $abc$36303$new_n3225_
.sym 69408 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69411 i_wb_data[4]$SB_IO_IN
.sym 69414 instr[23]
.sym 69416 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 69417 instr[21]
.sym 69419 $abc$36303$new_n5290_
.sym 69421 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 69426 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 69427 instr[24]
.sym 69430 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 69433 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 69444 $abc$36303$new_n5290_
.sym 69445 $abc$36303$new_n5133_
.sym 69446 instr[21]
.sym 69447 instr[24]
.sym 69451 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69458 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69462 $abc$36303$new_n3225_
.sym 69463 $abc$36303$new_n5291_
.sym 69464 $abc$36303$new_n3205_
.sym 69465 instr[23]
.sym 69468 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 69469 i_wb_data[4]$SB_IO_IN
.sym 69470 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 69471 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 69478 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 69479 i_clk$SB_IO_IN_$glb_clk
.sym 69481 $abc$36303$new_n3227_
.sym 69482 $abc$36303$new_n2646_
.sym 69484 $abc$36303$new_n2649_
.sym 69485 $abc$36303$new_n2648_
.sym 69487 reg_file[27][10]
.sym 69488 $abc$36303$new_n2651_
.sym 69489 reg_file[25][4]
.sym 69490 instr[22]
.sym 69495 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 69498 instr[16]
.sym 69500 reg_file[4][6]
.sym 69503 instr[22]
.sym 69505 pc[1]
.sym 69506 reg_file[5][10]
.sym 69507 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 69509 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 69510 reg_file[4][4]
.sym 69511 reg_file[6][4]
.sym 69513 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69515 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69516 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 69522 $abc$36303$new_n1977_
.sym 69524 $abc$36303$new_n3233_
.sym 69525 $abc$36303$new_n3228_
.sym 69526 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 69527 reg_file[7][10]
.sym 69528 $abc$36303$new_n3032_
.sym 69529 instr[21]
.sym 69530 $abc$36303$new_n3032_
.sym 69531 instr[22]
.sym 69532 $abc$36303$new_n3226_
.sym 69533 instr[17]
.sym 69534 instr[15]
.sym 69536 reg_file[6][10]
.sym 69537 instr[21]
.sym 69538 $abc$36303$new_n3227_
.sym 69539 $abc$36303$new_n5016_
.sym 69540 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 69541 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 69542 reg_file[3][10]
.sym 69543 instr[20]
.sym 69547 instr[24]
.sym 69549 $abc$36303$auto$ice40_ffinit.cc:141:execute$36201
.sym 69550 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 69551 $abc$36303$new_n3229_
.sym 69552 $abc$36303$new_n3230_
.sym 69555 instr[21]
.sym 69556 $abc$36303$new_n3226_
.sym 69557 $abc$36303$new_n3229_
.sym 69558 $abc$36303$new_n3230_
.sym 69561 $abc$36303$new_n5016_
.sym 69562 $abc$36303$new_n1977_
.sym 69563 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 69564 $abc$36303$new_n3032_
.sym 69567 instr[24]
.sym 69568 instr[21]
.sym 69569 $abc$36303$new_n3227_
.sym 69570 $abc$36303$new_n3228_
.sym 69573 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 69575 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 69576 $abc$36303$new_n3233_
.sym 69579 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 69580 $abc$36303$new_n5016_
.sym 69581 $abc$36303$new_n1977_
.sym 69582 $abc$36303$new_n3032_
.sym 69585 reg_file[7][10]
.sym 69586 instr[22]
.sym 69587 instr[20]
.sym 69588 reg_file[3][10]
.sym 69591 instr[22]
.sym 69592 instr[20]
.sym 69593 $abc$36303$auto$ice40_ffinit.cc:141:execute$36201
.sym 69594 reg_file[6][10]
.sym 69597 reg_file[6][10]
.sym 69598 instr[17]
.sym 69599 instr[15]
.sym 69600 $abc$36303$auto$ice40_ffinit.cc:141:execute$36201
.sym 69601 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 69602 i_clk$SB_IO_IN_$glb_clk
.sym 69604 reg_file[3][6]
.sym 69605 $abc$36303$new_n2440_
.sym 69607 $abc$36303$new_n2479_
.sym 69608 reg_file[3][10]
.sym 69609 $abc$36303$new_n2433_
.sym 69611 $abc$36303$new_n2481_
.sym 69614 $abc$36303$new_n2426_
.sym 69617 instr[19]
.sym 69618 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 69620 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69621 instr[15]
.sym 69622 instr[15]
.sym 69623 instr[19]
.sym 69626 $abc$36303$new_n1977_
.sym 69627 instr[15]
.sym 69629 instr[20]
.sym 69630 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 69631 $abc$36303$new_n2691_
.sym 69632 instr[20]
.sym 69634 branch_instr_offset[12]
.sym 69635 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 69636 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 69637 instr[22]
.sym 69638 reg_file[7][4]
.sym 69646 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69651 reg_file[4][10]
.sym 69652 $abc$36303$new_n2402_
.sym 69653 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69655 instr[21]
.sym 69657 reg_file[0][10]
.sym 69658 instr[20]
.sym 69659 instr[22]
.sym 69661 reg_file[30][3]
.sym 69664 reg_file[26][3]
.sym 69665 $abc$36303$new_n2403_
.sym 69668 instr[17]
.sym 69670 instr[15]
.sym 69672 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 69673 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69676 instr[15]
.sym 69679 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69684 instr[17]
.sym 69685 reg_file[4][10]
.sym 69686 reg_file[0][10]
.sym 69687 instr[15]
.sym 69690 $abc$36303$new_n2403_
.sym 69691 instr[21]
.sym 69693 $abc$36303$new_n2402_
.sym 69696 instr[22]
.sym 69697 reg_file[4][10]
.sym 69698 reg_file[0][10]
.sym 69699 instr[20]
.sym 69703 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 69708 reg_file[26][3]
.sym 69709 instr[15]
.sym 69710 instr[17]
.sym 69711 reg_file[30][3]
.sym 69717 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 69720 instr[22]
.sym 69721 reg_file[30][3]
.sym 69722 reg_file[26][3]
.sym 69723 instr[20]
.sym 69724 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 69725 i_clk$SB_IO_IN_$glb_clk
.sym 69727 reg_file[30][3]
.sym 69728 reg_file[30][4]
.sym 69731 $abc$36303$new_n2480_
.sym 69733 $abc$36303$new_n2438_
.sym 69736 instr[20]
.sym 69737 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 69739 $abc$36303$new_n2400_
.sym 69740 instr[16]
.sym 69741 reg_file[12][3]
.sym 69744 reg_file[16][4]
.sym 69745 instr[21]
.sym 69746 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 69748 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 69749 reg_file[16][4]
.sym 69751 pc[5]
.sym 69752 $abc$36303$is_alu_imm_instr_new_
.sym 69753 $abc$36303$new_n4475_
.sym 69754 instr[17]
.sym 69757 instr[17]
.sym 69758 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 69759 instr[16]
.sym 69761 pc[17]
.sym 69762 reg_file[27][4]
.sym 69768 pc[1]
.sym 69770 instr[21]
.sym 69771 $abc$36303$new_n2693_
.sym 69773 instr[17]
.sym 69777 $abc$36303$new_n2692_
.sym 69780 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 69783 $abc$36303$new_n4499_
.sym 69784 reg_file[12][12]
.sym 69785 instr[16]
.sym 69787 $abc$36303$procmux$1178_Y[31]_new_
.sym 69792 pc[0]
.sym 69793 reg_file[8][12]
.sym 69795 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 69796 instr[15]
.sym 69797 instr[19]
.sym 69801 pc[1]
.sym 69802 $abc$36303$procmux$1178_Y[31]_new_
.sym 69803 instr[21]
.sym 69804 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 69810 $abc$36303$new_n4499_
.sym 69819 instr[17]
.sym 69820 reg_file[8][12]
.sym 69821 instr[15]
.sym 69822 reg_file[12][12]
.sym 69828 pc[0]
.sym 69843 $abc$36303$new_n2693_
.sym 69844 $abc$36303$new_n2692_
.sym 69845 instr[16]
.sym 69846 instr[19]
.sym 69847 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20401
.sym 69848 i_clk$SB_IO_IN_$glb_clk
.sym 69849 i_reset$SB_IO_IN_$glb_sr
.sym 69850 pc[0]
.sym 69851 $abc$36303$new_n2439_
.sym 69852 $abc$36303$new_n5043_
.sym 69853 pc[17]
.sym 69854 pc[13]
.sym 69855 $abc$36303$new_n2482_
.sym 69856 pc[5]
.sym 69857 $abc$36303$new_n3365_
.sym 69862 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 69863 instr[20]
.sym 69864 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 69866 instr[22]
.sym 69867 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 69868 instr[20]
.sym 69869 instr[24]
.sym 69871 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 69872 instr[22]
.sym 69874 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 69875 pc[13]
.sym 69876 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 69877 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 69878 instr[24]
.sym 69879 instr[24]
.sym 69881 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69882 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 69883 pc[0]
.sym 69884 reg_file[29][12]
.sym 69885 instr[21]
.sym 69891 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 69892 $abc$36303$new_n2426_
.sym 69893 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 69894 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 69898 reg_file[8][12]
.sym 69899 reg_file[12][12]
.sym 69901 $abc$36303$new_n3446_
.sym 69902 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 69904 instr[24]
.sym 69906 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69909 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 69911 instr[22]
.sym 69912 $abc$36303$is_alu_imm_instr_new_
.sym 69913 instr[20]
.sym 69914 $abc$36303$new_n3445_
.sym 69915 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 69916 instr[21]
.sym 69922 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 69926 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 69930 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 69931 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 69932 $abc$36303$is_alu_imm_instr_new_
.sym 69933 instr[24]
.sym 69936 instr[20]
.sym 69937 reg_file[8][12]
.sym 69938 instr[22]
.sym 69939 reg_file[12][12]
.sym 69945 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 69949 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 69955 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 69960 instr[24]
.sym 69961 $abc$36303$new_n3445_
.sym 69962 instr[21]
.sym 69963 $abc$36303$new_n3446_
.sym 69967 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 69968 $abc$36303$new_n2426_
.sym 69970 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 69971 i_clk$SB_IO_IN_$glb_clk
.sym 69973 $abc$36303$new_n3447_
.sym 69974 $abc$36303$new_n3364_
.sym 69975 $abc$36303$new_n2695_
.sym 69976 $abc$36303$new_n2690_
.sym 69977 reg_file[3][4]
.sym 69978 $abc$36303$new_n3363_
.sym 69979 $abc$36303$new_n5044_
.sym 69980 $abc$36303$new_n2694_
.sym 69983 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 69984 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 69987 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 69989 $abc$36303$new_n2426_
.sym 69992 instr[24]
.sym 69993 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 69995 $abc$36303$new_n4453_
.sym 69996 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 69997 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 69999 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 70002 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 70004 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 70005 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 70006 reg_file[6][9]
.sym 70008 instr[23]
.sym 70014 instr[15]
.sym 70018 $abc$36303$new_n3448_
.sym 70019 reg_file[27][12]
.sym 70021 reg_file[11][12]
.sym 70022 reg_file[30][12]
.sym 70023 $abc$36303$new_n3439_
.sym 70024 instr[15]
.sym 70026 instr[21]
.sym 70027 reg_file[26][12]
.sym 70028 $abc$36303$new_n3444_
.sym 70029 instr[17]
.sym 70030 $abc$36303$new_n3447_
.sym 70032 reg_file[15][12]
.sym 70033 reg_file[31][12]
.sym 70036 $abc$36303$new_n5061_
.sym 70037 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70038 instr[24]
.sym 70039 instr[22]
.sym 70041 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 70042 instr[20]
.sym 70043 instr[20]
.sym 70045 $abc$36303$new_n3440_
.sym 70048 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70053 reg_file[30][12]
.sym 70054 instr[22]
.sym 70055 instr[20]
.sym 70056 reg_file[26][12]
.sym 70059 $abc$36303$new_n3440_
.sym 70060 instr[24]
.sym 70061 $abc$36303$new_n3439_
.sym 70062 instr[21]
.sym 70065 instr[21]
.sym 70066 $abc$36303$new_n3448_
.sym 70067 $abc$36303$new_n3444_
.sym 70068 $abc$36303$new_n3447_
.sym 70071 reg_file[15][12]
.sym 70072 instr[20]
.sym 70073 instr[22]
.sym 70074 reg_file[11][12]
.sym 70077 instr[15]
.sym 70078 reg_file[26][12]
.sym 70079 reg_file[30][12]
.sym 70080 $abc$36303$new_n5061_
.sym 70083 instr[15]
.sym 70084 reg_file[27][12]
.sym 70085 instr[17]
.sym 70086 reg_file[31][12]
.sym 70089 reg_file[27][12]
.sym 70090 instr[22]
.sym 70091 reg_file[31][12]
.sym 70092 instr[20]
.sym 70093 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 70094 i_clk$SB_IO_IN_$glb_clk
.sym 70096 $abc$36303$new_n3352_
.sym 70097 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 70098 $abc$36303$new_n5047_
.sym 70099 $abc$36303$new_n3366_
.sym 70100 reg_file[14][12]
.sym 70101 $abc$36303$new_n4023_
.sym 70102 $abc$36303$new_n2619_
.sym 70108 instr[15]
.sym 70111 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 70112 o_wb_addr[1]$SB_IO_OUT
.sym 70114 instr[15]
.sym 70117 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 70118 reg_file[26][9]
.sym 70119 $abc$36303$new_n3378_
.sym 70120 $abc$36303$new_n2902_
.sym 70121 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 70122 $abc$36303$new_n2690_
.sym 70123 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 70124 $abc$36303$new_n2691_
.sym 70125 instr[15]
.sym 70126 branch_instr_offset[12]
.sym 70127 instr[22]
.sym 70128 instr[20]
.sym 70129 instr[20]
.sym 70130 reg_file[24][12]
.sym 70137 instr[21]
.sym 70138 $abc$36303$new_n3441_
.sym 70139 $abc$36303$new_n3438_
.sym 70140 instr[24]
.sym 70141 instr[22]
.sym 70142 $abc$36303$new_n3442_
.sym 70144 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 70147 reg_file[25][12]
.sym 70148 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 70149 alu_i_branch_op[2]
.sym 70150 alu_i_branch_op[1]
.sym 70152 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70153 instr[20]
.sym 70154 alu_i_branch_op[0]
.sym 70156 reg_file[29][12]
.sym 70157 $abc$36303$is_alu_imm_instr_new_
.sym 70158 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70162 instr[15]
.sym 70163 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 70164 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 70166 reg_file[29][12]
.sym 70167 instr[17]
.sym 70171 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 70176 reg_file[25][12]
.sym 70177 instr[20]
.sym 70178 reg_file[29][12]
.sym 70179 instr[22]
.sym 70182 alu_i_branch_op[1]
.sym 70183 alu_i_branch_op[0]
.sym 70185 alu_i_branch_op[2]
.sym 70188 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70194 $abc$36303$is_alu_imm_instr_new_
.sym 70195 instr[24]
.sym 70196 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 70197 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 70201 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70206 reg_file[29][12]
.sym 70207 instr[17]
.sym 70208 instr[15]
.sym 70209 reg_file[25][12]
.sym 70212 $abc$36303$new_n3441_
.sym 70213 instr[21]
.sym 70214 $abc$36303$new_n3442_
.sym 70215 $abc$36303$new_n3438_
.sym 70216 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 70217 i_clk$SB_IO_IN_$glb_clk
.sym 70219 $abc$36303$new_n4166_
.sym 70220 $abc$36303$new_n2706_
.sym 70221 $abc$36303$new_n3461_
.sym 70222 $abc$36303$new_n2708_
.sym 70223 reg_file[6][9]
.sym 70224 reg_file[6][12]
.sym 70225 $abc$36303$new_n5041_
.sym 70226 $abc$36303$new_n3459_
.sym 70230 o_wb_data[10]$SB_IO_OUT
.sym 70232 i_wb_data[26]$SB_IO_IN
.sym 70233 instr[21]
.sym 70235 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 70236 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 70237 $abc$36303$new_n4299_
.sym 70242 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 70244 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70245 reg_file[5][14]
.sym 70246 pc[17]
.sym 70247 $abc$36303$is_alu_imm_instr_new_
.sym 70248 $abc$36303$new_n2902_
.sym 70249 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 70250 $abc$36303$new_n3459_
.sym 70251 instr[16]
.sym 70252 $abc$36303$new_n3378_
.sym 70253 instr[17]
.sym 70254 $abc$36303$new_n2703_
.sym 70260 instr[19]
.sym 70261 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 70262 instr[16]
.sym 70263 $abc$36303$new_n3437_
.sym 70265 reg_file[28][12]
.sym 70266 $abc$36303$new_n5065_
.sym 70267 instr[18]
.sym 70268 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70269 instr[22]
.sym 70270 $abc$36303$new_n5062_
.sym 70271 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 70273 $abc$36303$new_n3449_
.sym 70274 $abc$36303$new_n5066_
.sym 70278 instr[23]
.sym 70280 instr[15]
.sym 70282 $abc$36303$new_n2690_
.sym 70283 $abc$36303$new_n2696_
.sym 70285 $abc$36303$new_n5063_
.sym 70286 $abc$36303$new_n3443_
.sym 70289 instr[20]
.sym 70290 reg_file[24][12]
.sym 70291 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70294 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 70299 $abc$36303$new_n5066_
.sym 70300 instr[19]
.sym 70301 $abc$36303$new_n5062_
.sym 70302 instr[16]
.sym 70307 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70311 $abc$36303$new_n3437_
.sym 70312 $abc$36303$new_n3449_
.sym 70313 $abc$36303$new_n3443_
.sym 70314 instr[23]
.sym 70320 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70323 reg_file[24][12]
.sym 70324 instr[22]
.sym 70325 reg_file[28][12]
.sym 70326 instr[20]
.sym 70329 $abc$36303$new_n5065_
.sym 70330 reg_file[28][12]
.sym 70331 instr[15]
.sym 70332 reg_file[24][12]
.sym 70335 instr[18]
.sym 70336 $abc$36303$new_n2690_
.sym 70337 $abc$36303$new_n2696_
.sym 70338 $abc$36303$new_n5063_
.sym 70339 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 70340 i_clk$SB_IO_IN_$glb_clk
.sym 70342 reg_file[1][8]
.sym 70343 reg_file[1][12]
.sym 70344 $abc$36303$new_n2702_
.sym 70345 $abc$36303$new_n3455_
.sym 70346 $abc$36303$new_n3453_
.sym 70347 $abc$36303$new_n2697_
.sym 70348 $abc$36303$new_n2700_
.sym 70349 $abc$36303$new_n2696_
.sym 70352 o_wb_data[26]$SB_IO_OUT
.sym 70354 instr[19]
.sym 70355 instr[22]
.sym 70356 instr[24]
.sym 70359 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 70362 instr[22]
.sym 70363 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 70366 instr[20]
.sym 70367 reg_file[5][12]
.sym 70368 pc[13]
.sym 70369 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 70370 instr[20]
.sym 70371 instr[24]
.sym 70372 reg_file[6][12]
.sym 70373 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70374 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 70375 instr[24]
.sym 70376 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70377 instr[21]
.sym 70383 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 70384 instr[15]
.sym 70386 reg_file[19][12]
.sym 70387 instr[17]
.sym 70388 branch_instr_offset[6]
.sym 70392 reg_file[23][12]
.sym 70393 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 70394 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 70397 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 70398 $abc$36303$new_n3452_
.sym 70400 $2\o_wb_we[0:0]
.sym 70401 instr[21]
.sym 70403 $abc$36303$new_n3453_
.sym 70405 $abc$36303$is_alu_imm_instr_new_
.sym 70406 $abc$36303$new_n3451_
.sym 70407 $abc$36303$new_n3450_
.sym 70408 $abc$36303$is_alu_imm_instr_new_
.sym 70410 $abc$36303$new_n3459_
.sym 70411 instr[22]
.sym 70413 $abc$36303$new_n3456_
.sym 70414 instr[20]
.sym 70416 $abc$36303$new_n3452_
.sym 70417 $abc$36303$new_n3451_
.sym 70418 instr[21]
.sym 70423 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 70424 branch_instr_offset[6]
.sym 70425 $abc$36303$is_alu_imm_instr_new_
.sym 70429 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 70431 $2\o_wb_we[0:0]
.sym 70434 $2\o_wb_we[0:0]
.sym 70437 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 70440 reg_file[23][12]
.sym 70441 instr[15]
.sym 70442 instr[17]
.sym 70443 reg_file[19][12]
.sym 70446 $abc$36303$new_n3456_
.sym 70447 $abc$36303$new_n3453_
.sym 70448 $abc$36303$new_n3450_
.sym 70449 $abc$36303$new_n3459_
.sym 70452 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 70453 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 70454 $abc$36303$is_alu_imm_instr_new_
.sym 70455 branch_instr_offset[6]
.sym 70458 instr[22]
.sym 70459 reg_file[23][12]
.sym 70460 reg_file[19][12]
.sym 70461 instr[20]
.sym 70463 i_clk$SB_IO_IN_$glb_clk
.sym 70464 i_reset$SB_IO_IN_$glb_sr
.sym 70465 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70466 $abc$36303$new_n3454_
.sym 70467 reg_file[20][14]
.sym 70468 $abc$36303$new_n2704_
.sym 70469 reg_file[20][12]
.sym 70470 $abc$36303$new_n2703_
.sym 70471 $abc$36303$new_n2701_
.sym 70477 instr[16]
.sym 70479 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 70480 instr[24]
.sym 70482 instr[16]
.sym 70483 instr[17]
.sym 70485 instr[24]
.sym 70487 instr[17]
.sym 70489 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70490 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 70492 instr[23]
.sym 70493 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 70495 reg_file[22][12]
.sym 70496 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 70498 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70499 reg_file[5][14]
.sym 70506 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 70507 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]_new_inv_
.sym 70509 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 70510 instr[15]
.sym 70511 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 70512 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 70513 reg_file[22][12]
.sym 70514 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70516 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 70517 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[4]_new_
.sym 70518 reg_file[18][12]
.sym 70519 $abc$36303$is_alu_imm_instr_new_
.sym 70520 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 70521 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 70522 alu_i_branch_op[2]
.sym 70523 alu_i_branch_op[0]
.sym 70526 instr[20]
.sym 70528 instr[17]
.sym 70530 alu_i_branch_op[1]
.sym 70531 instr[22]
.sym 70533 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 70534 $abc$36303$new_n5014_
.sym 70535 instr[24]
.sym 70537 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 70539 instr[17]
.sym 70540 reg_file[18][12]
.sym 70541 instr[15]
.sym 70542 reg_file[22][12]
.sym 70547 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 70551 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 70552 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]_new_inv_
.sym 70553 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 70554 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 70557 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 70558 $abc$36303$is_alu_imm_instr_new_
.sym 70559 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 70560 instr[24]
.sym 70563 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 70564 alu_i_branch_op[1]
.sym 70565 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 70566 alu_i_branch_op[0]
.sym 70569 $abc$36303$new_n5014_
.sym 70570 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[4]_new_
.sym 70571 alu_i_branch_op[1]
.sym 70572 alu_i_branch_op[2]
.sym 70578 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70581 reg_file[22][12]
.sym 70582 instr[20]
.sym 70583 reg_file[18][12]
.sym 70584 instr[22]
.sym 70585 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 70586 i_clk$SB_IO_IN_$glb_clk
.sym 70588 $abc$36303$new_n5037_
.sym 70589 reg_file[3][12]
.sym 70590 $abc$36303$new_n5038_
.sym 70591 reg_file[3][26]
.sym 70592 reg_file[3][14]
.sym 70593 $abc$36303$new_n4165_
.sym 70594 $abc$36303$new_n2705_
.sym 70595 $abc$36303$new_n4164_
.sym 70596 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 70599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 70600 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 70602 instr[15]
.sym 70605 instr[22]
.sym 70607 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 70610 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 70611 $abc$36303$new_n4189_
.sym 70612 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 70613 reg_file[3][14]
.sym 70616 instr[22]
.sym 70617 instr[15]
.sym 70618 branch_instr_offset[12]
.sym 70620 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 70621 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 70622 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 70623 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 70629 $abc$36303$new_n5233_
.sym 70630 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 70631 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13818[1]_new_
.sym 70632 $abc$36303$new_n3201_
.sym 70633 instr[22]
.sym 70634 $abc$36303$new_n3457_
.sym 70635 $abc$36303$new_n4787_
.sym 70637 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70639 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 70640 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 70641 $abc$36303$new_n5229_
.sym 70642 instr[21]
.sym 70643 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70644 reg_file[6][12]
.sym 70646 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13890[1]_new_
.sym 70648 $abc$36303$new_n3196_
.sym 70649 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70651 $abc$36303$new_n2426_
.sym 70653 instr[20]
.sym 70654 reg_file[3][12]
.sym 70655 reg_file[7][12]
.sym 70656 $abc$36303$new_n3199_
.sym 70659 $abc$36303$new_n3458_
.sym 70665 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70668 $abc$36303$new_n3457_
.sym 70670 $abc$36303$new_n3458_
.sym 70671 instr[21]
.sym 70675 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70681 $abc$36303$new_n2426_
.sym 70682 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 70683 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70686 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13818[1]_new_
.sym 70687 $abc$36303$new_n3196_
.sym 70688 $abc$36303$new_n3199_
.sym 70689 $abc$36303$new_n3201_
.sym 70692 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 70693 instr[22]
.sym 70694 instr[20]
.sym 70695 reg_file[6][12]
.sym 70698 instr[22]
.sym 70699 instr[20]
.sym 70700 reg_file[3][12]
.sym 70701 reg_file[7][12]
.sym 70704 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13890[1]_new_
.sym 70705 $abc$36303$new_n5233_
.sym 70706 $abc$36303$new_n5229_
.sym 70707 $abc$36303$new_n4787_
.sym 70708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 70709 i_clk$SB_IO_IN_$glb_clk
.sym 70711 reg_file[30][8]
.sym 70712 reg_file[30][14]
.sym 70713 reg_file[30][26]
.sym 70714 $abc$36303$new_n5252_
.sym 70715 $abc$36303$new_n4013_
.sym 70716 $abc$36303$new_n4014_
.sym 70717 $abc$36303$new_n4015_
.sym 70718 $abc$36303$new_n5253_
.sym 70721 instr[20]
.sym 70723 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 70725 reg_file[26][8]
.sym 70727 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13818[1]_new_
.sym 70729 reg_file[26][8]
.sym 70731 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 70733 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 70736 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 70737 instr[16]
.sym 70738 instr[22]
.sym 70740 instr[16]
.sym 70741 $abc$36303$new_n2902_
.sym 70742 reg_file[5][14]
.sym 70743 instr[16]
.sym 70744 $abc$36303$is_alu_imm_instr_new_
.sym 70745 reg_file[22][26]
.sym 70754 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][2]_new_inv_
.sym 70755 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70757 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][6]_new_inv_
.sym 70759 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 70760 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][2]_new_inv_
.sym 70761 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70762 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 70763 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 70765 $abc$36303$new_n2902_
.sym 70768 $abc$36303$is_alu_imm_instr_new_
.sym 70769 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][2]_new_inv_
.sym 70772 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 70775 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70778 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 70780 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 70781 $abc$36303$new_n2426_
.sym 70782 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 70786 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][6]_new_inv_
.sym 70787 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][2]_new_inv_
.sym 70788 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 70793 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 70800 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 70803 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70809 $abc$36303$new_n2902_
.sym 70810 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][2]_new_inv_
.sym 70811 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70812 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][2]_new_inv_
.sym 70815 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 70816 $abc$36303$is_alu_imm_instr_new_
.sym 70821 $abc$36303$new_n2426_
.sym 70822 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 70823 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 70824 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70827 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][2]_new_inv_
.sym 70828 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70829 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 70830 $abc$36303$new_n2902_
.sym 70831 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 70832 i_clk$SB_IO_IN_$glb_clk
.sym 70834 $abc$36303$new_n2755_
.sym 70835 reg_file[14][8]
.sym 70836 reg_file[14][14]
.sym 70837 $abc$36303$new_n5254_
.sym 70838 $abc$36303$new_n4017_
.sym 70839 $abc$36303$new_n5299_
.sym 70840 $abc$36303$new_n5298_
.sym 70841 $abc$36303$new_n4991_
.sym 70845 $abc$36303$new_n5204_
.sym 70846 $2\o_wb_we[0:0]
.sym 70847 instr[22]
.sym 70851 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 70852 instr[22]
.sym 70853 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 70854 branch_instr_offset[12]
.sym 70856 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 70857 instr[22]
.sym 70858 instr[21]
.sym 70859 $abc$36303$new_n2248_
.sym 70860 reg_file[6][26]
.sym 70861 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 70862 instr[20]
.sym 70863 instr[24]
.sym 70864 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 70865 instr[17]
.sym 70866 instr[17]
.sym 70867 instr[24]
.sym 70868 instr[24]
.sym 70869 instr[21]
.sym 70875 instr[17]
.sym 70876 instr[15]
.sym 70877 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 70881 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 70882 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 70883 $abc$36303$new_n4018_
.sym 70884 instr[21]
.sym 70885 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 70888 $abc$36303$new_n3463_
.sym 70889 instr[24]
.sym 70890 branch_instr_offset[12]
.sym 70891 reg_file[1][26]
.sym 70895 $abc$36303$new_n4017_
.sym 70896 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 70898 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 70899 $abc$36303$new_n3464_
.sym 70902 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 70903 instr[22]
.sym 70904 $abc$36303$is_alu_imm_instr_new_
.sym 70905 reg_file[5][26]
.sym 70906 instr[20]
.sym 70908 reg_file[1][26]
.sym 70909 instr[22]
.sym 70910 instr[20]
.sym 70911 reg_file[5][26]
.sym 70916 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 70920 reg_file[1][26]
.sym 70921 instr[15]
.sym 70922 instr[17]
.sym 70923 reg_file[5][26]
.sym 70926 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 70927 branch_instr_offset[12]
.sym 70928 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 70929 $abc$36303$is_alu_imm_instr_new_
.sym 70932 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 70933 $abc$36303$new_n3464_
.sym 70934 $abc$36303$new_n3463_
.sym 70935 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 70938 $abc$36303$new_n4018_
.sym 70939 instr[21]
.sym 70940 instr[24]
.sym 70941 $abc$36303$new_n4017_
.sym 70947 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 70950 $abc$36303$new_n3464_
.sym 70951 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 70952 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 70953 $abc$36303$new_n3463_
.sym 70954 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 70955 i_clk$SB_IO_IN_$glb_clk
.sym 70957 reg_file[18][14]
.sym 70958 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 70959 $abc$36303$new_n4009_
.sym 70960 reg_file[18][26]
.sym 70961 $abc$36303$new_n2243_
.sym 70962 $abc$36303$new_n4007_
.sym 70963 $abc$36303$new_n4006_
.sym 70964 $abc$36303$new_n2247_
.sym 70971 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 70977 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 70978 reg_file[14][8]
.sym 70979 instr[17]
.sym 70980 reg_file[14][14]
.sym 70981 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 70983 reg_file[1][14]
.sym 70984 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 70986 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 70987 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 70990 reg_file[18][14]
.sym 70991 reg_file[24][18]
.sym 70992 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 70998 $abc$36303$new_n2246_
.sym 71000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 71002 instr[19]
.sym 71003 branch_instr_offset[12]
.sym 71005 $abc$36303$new_n2245_
.sym 71007 $abc$36303$new_n4012_
.sym 71008 reg_file[23][26]
.sym 71009 instr[15]
.sym 71010 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 71013 reg_file[17][26]
.sym 71014 $abc$36303$is_alu_imm_instr_new_
.sym 71015 instr[16]
.sym 71016 instr[20]
.sym 71017 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71019 reg_file[17][26]
.sym 71020 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 71021 instr[22]
.sym 71022 reg_file[21][26]
.sym 71024 $abc$36303$new_n4011_
.sym 71025 instr[17]
.sym 71026 instr[17]
.sym 71027 reg_file[19][26]
.sym 71028 instr[24]
.sym 71029 instr[21]
.sym 71031 instr[17]
.sym 71032 reg_file[17][26]
.sym 71033 instr[15]
.sym 71034 reg_file[21][26]
.sym 71037 $abc$36303$new_n4011_
.sym 71038 instr[21]
.sym 71039 instr[24]
.sym 71040 $abc$36303$new_n4012_
.sym 71043 instr[20]
.sym 71044 instr[22]
.sym 71045 reg_file[17][26]
.sym 71046 reg_file[21][26]
.sym 71049 instr[22]
.sym 71050 instr[20]
.sym 71051 reg_file[23][26]
.sym 71052 reg_file[19][26]
.sym 71056 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71061 instr[16]
.sym 71062 $abc$36303$new_n2246_
.sym 71063 $abc$36303$new_n2245_
.sym 71064 instr[19]
.sym 71067 instr[15]
.sym 71068 instr[17]
.sym 71069 reg_file[19][26]
.sym 71070 reg_file[23][26]
.sym 71073 branch_instr_offset[12]
.sym 71074 $abc$36303$is_alu_imm_instr_new_
.sym 71075 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 71076 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 71077 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 71078 i_clk$SB_IO_IN_$glb_clk
.sym 71080 $abc$36303$new_n4002_
.sym 71081 $abc$36303$new_n2253_
.sym 71082 $abc$36303$new_n2256_
.sym 71083 $abc$36303$new_n2254_
.sym 71084 reg_file[6][18]
.sym 71085 $abc$36303$new_n4001_
.sym 71086 $abc$36303$new_n2249_
.sym 71096 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 71097 reg_file[25][14]
.sym 71098 pc[18]
.sym 71100 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 71104 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 71105 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71106 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 71107 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 71108 instr[15]
.sym 71109 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 71110 instr[15]
.sym 71111 instr[20]
.sym 71112 $abc$36303$new_n4006_
.sym 71113 reg_file[19][26]
.sym 71114 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 71122 reg_file[16][26]
.sym 71123 reg_file[8][26]
.sym 71125 reg_file[12][26]
.sym 71126 branch_instr_offset[12]
.sym 71130 reg_file[16][26]
.sym 71131 reg_file[8][26]
.sym 71132 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71133 instr[22]
.sym 71134 reg_file[29][26]
.sym 71136 reg_file[20][26]
.sym 71138 instr[17]
.sym 71139 instr[15]
.sym 71143 reg_file[25][26]
.sym 71146 $abc$36303$is_alu_imm_instr_new_
.sym 71147 instr[20]
.sym 71151 reg_file[25][26]
.sym 71156 $abc$36303$is_alu_imm_instr_new_
.sym 71157 branch_instr_offset[12]
.sym 71160 instr[20]
.sym 71161 reg_file[20][26]
.sym 71162 instr[22]
.sym 71163 reg_file[16][26]
.sym 71168 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71172 instr[20]
.sym 71173 reg_file[12][26]
.sym 71174 instr[22]
.sym 71175 reg_file[8][26]
.sym 71178 reg_file[25][26]
.sym 71179 instr[22]
.sym 71180 reg_file[29][26]
.sym 71181 instr[20]
.sym 71184 instr[17]
.sym 71185 reg_file[20][26]
.sym 71186 reg_file[16][26]
.sym 71187 instr[15]
.sym 71190 instr[15]
.sym 71191 reg_file[25][26]
.sym 71192 reg_file[29][26]
.sym 71193 instr[17]
.sym 71196 reg_file[8][26]
.sym 71197 reg_file[12][26]
.sym 71198 instr[17]
.sym 71199 instr[15]
.sym 71200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 71201 i_clk$SB_IO_IN_$glb_clk
.sym 71203 $abc$36303$new_n4000_
.sym 71204 $abc$36303$new_n3995_
.sym 71205 $abc$36303$new_n2259_
.sym 71206 reg_file[27][26]
.sym 71207 $abc$36303$new_n2261_
.sym 71208 $abc$36303$new_n2257_
.sym 71209 reg_file[27][18]
.sym 71210 $abc$36303$new_n3996_
.sym 71213 o_wb_addr[13]$SB_IO_OUT
.sym 71216 reg_file[16][26]
.sym 71224 reg_file[20][26]
.sym 71227 alu_i_branch_op[0]
.sym 71228 instr[22]
.sym 71229 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 71230 alu_i_branch_op[1]
.sym 71231 instr[16]
.sym 71232 $abc$36303$is_alu_imm_instr_new_
.sym 71233 alu_i_branch_op[0]
.sym 71234 alu_i_branch_op[1]
.sym 71236 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 71237 $abc$36303$is_alu_imm_instr_new_
.sym 71238 $abc$36303$new_n2902_
.sym 71244 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 71245 instr[22]
.sym 71246 reg_file[28][26]
.sym 71247 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 71248 $abc$36303$new_n3998_
.sym 71249 branch_instr_offset[12]
.sym 71250 reg_file[24][26]
.sym 71252 $abc$36303$new_n3464_
.sym 71253 $abc$36303$is_alu_imm_instr_new_
.sym 71254 instr[21]
.sym 71256 instr[20]
.sym 71258 alu_i_branch_op[1]
.sym 71259 $abc$36303$new_n3589_
.sym 71260 $abc$36303$new_n4000_
.sym 71261 $abc$36303$new_n3995_
.sym 71262 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 71263 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71268 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71269 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 71270 instr[23]
.sym 71271 $abc$36303$new_n3994_
.sym 71272 $abc$36303$new_n4006_
.sym 71275 $abc$36303$new_n3999_
.sym 71277 $abc$36303$new_n3589_
.sym 71280 $abc$36303$new_n3464_
.sym 71283 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 71284 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 71285 branch_instr_offset[12]
.sym 71286 $abc$36303$is_alu_imm_instr_new_
.sym 71289 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 71290 alu_i_branch_op[1]
.sym 71291 $abc$36303$new_n3589_
.sym 71292 $abc$36303$new_n3464_
.sym 71295 $abc$36303$new_n3995_
.sym 71296 $abc$36303$new_n3998_
.sym 71297 instr[21]
.sym 71298 $abc$36303$new_n3999_
.sym 71301 $abc$36303$new_n4000_
.sym 71302 instr[23]
.sym 71303 $abc$36303$new_n3994_
.sym 71304 $abc$36303$new_n4006_
.sym 71309 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71316 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71319 instr[22]
.sym 71320 reg_file[28][26]
.sym 71321 instr[20]
.sym 71322 reg_file[24][26]
.sym 71323 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 71324 i_clk$SB_IO_IN_$glb_clk
.sym 71326 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71327 $abc$36303$new_n3997_
.sym 71328 $abc$36303$new_n2251_
.sym 71329 $abc$36303$new_n2250_
.sym 71330 $abc$36303$new_n2260_
.sym 71331 $abc$36303$new_n3597_
.sym 71332 reg_file[21][18]
.sym 71333 $abc$36303$new_n4004_
.sym 71338 $2\o_wb_we[0:0]
.sym 71340 reg_file[28][26]
.sym 71341 $abc$36303$new_n3464_
.sym 71342 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 71343 instr[19]
.sym 71347 instr[22]
.sym 71348 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 71349 $abc$36303$is_alu_imm_instr_new_
.sym 71350 instr[21]
.sym 71351 instr[24]
.sym 71352 $abc$36303$new_n3592_
.sym 71353 instr[24]
.sym 71355 instr[21]
.sym 71359 instr[17]
.sym 71360 instr[20]
.sym 71361 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 71367 $abc$36303$new_n5125_
.sym 71369 $abc$36303$new_n5159_
.sym 71373 $abc$36303$new_n3112_
.sym 71375 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 71377 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 71379 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 71380 $abc$36303$new_n5118_
.sym 71385 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 71386 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 71387 alu_i_branch_op[0]
.sym 71388 alu_i_branch_op[2]
.sym 71390 alu_i_branch_op[1]
.sym 71391 $2\o_wb_we[0:0]
.sym 71392 $abc$36303$is_alu_imm_instr_new_
.sym 71393 alu_i_branch_op[0]
.sym 71394 alu_i_branch_op[1]
.sym 71395 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 71396 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 71400 alu_i_branch_op[1]
.sym 71401 alu_i_branch_op[2]
.sym 71402 $abc$36303$new_n5118_
.sym 71403 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 71407 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 71408 $2\o_wb_we[0:0]
.sym 71413 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 71415 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 71418 $2\o_wb_we[0:0]
.sym 71420 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 71424 $abc$36303$new_n5125_
.sym 71425 $2\o_wb_we[0:0]
.sym 71426 $abc$36303$new_n3112_
.sym 71430 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 71431 alu_i_branch_op[1]
.sym 71432 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 71433 alu_i_branch_op[0]
.sym 71436 $abc$36303$new_n5159_
.sym 71437 alu_i_branch_op[1]
.sym 71438 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 71439 alu_i_branch_op[0]
.sym 71442 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 71445 $abc$36303$is_alu_imm_instr_new_
.sym 71447 i_clk$SB_IO_IN_$glb_clk
.sym 71448 i_reset$SB_IO_IN_$glb_sr
.sym 71449 $abc$36303$new_n2252_
.sym 71451 $abc$36303$new_n2858_
.sym 71452 $abc$36303$new_n3813_
.sym 71453 $abc$36303$new_n3598_
.sym 71454 $abc$36303$new_n3574_
.sym 71455 reg_file[16][17]
.sym 71456 $abc$36303$new_n4005_
.sym 71457 o_wb_data[17]$SB_IO_OUT
.sym 71459 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 71461 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 71462 instr[16]
.sym 71463 reg_file[10][26]
.sym 71471 $abc$36303$new_n5125_
.sym 71474 instr[21]
.sym 71475 reg_file[14][26]
.sym 71476 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 71477 reg_file[15][18]
.sym 71478 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 71479 instr[23]
.sym 71480 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 71481 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 71482 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 71484 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 71491 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 71492 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71494 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 71495 $abc$36303$new_n4116_
.sym 71496 i_wb_data[28]$SB_IO_IN
.sym 71497 instr[15]
.sym 71498 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71499 $abc$36303$new_n5273_
.sym 71501 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 71502 reg_file[20][17]
.sym 71503 branch_instr_offset[12]
.sym 71504 $abc$36303$new_n5203_
.sym 71507 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 71508 $abc$36303$new_n2902_
.sym 71509 $abc$36303$is_alu_imm_instr_new_
.sym 71510 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[30]_new_
.sym 71511 $abc$36303$new_n4231_
.sym 71512 reg_file[16][17]
.sym 71513 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 71518 instr[22]
.sym 71524 reg_file[20][17]
.sym 71525 reg_file[16][17]
.sym 71526 instr[22]
.sym 71530 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 71531 $abc$36303$is_alu_imm_instr_new_
.sym 71532 branch_instr_offset[12]
.sym 71535 $abc$36303$new_n5273_
.sym 71536 instr[15]
.sym 71537 reg_file[16][17]
.sym 71538 reg_file[20][17]
.sym 71541 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71547 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 71548 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 71549 $abc$36303$new_n2902_
.sym 71550 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 71556 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 71560 $abc$36303$new_n4116_
.sym 71561 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[30]_new_
.sym 71562 $abc$36303$new_n5203_
.sym 71565 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 71567 $abc$36303$new_n4231_
.sym 71568 i_wb_data[28]$SB_IO_IN
.sym 71569 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 71570 i_clk$SB_IO_IN_$glb_clk
.sym 71572 reg_file[3][30]
.sym 71575 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 71576 reg_file[3][21]
.sym 71578 $abc$36303$auto$ice40_ffinit.cc:141:execute$36297
.sym 71585 instr[15]
.sym 71586 reg_file[11][26]
.sym 71588 i_wb_data[21]$SB_IO_IN
.sym 71589 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 71592 i_wb_data[28]$SB_IO_IN
.sym 71593 i_wb_data[25]$SB_IO_IN
.sym 71596 instr[15]
.sym 71597 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71599 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 71601 reg_file[18][17]
.sym 71603 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71605 reg_file[23][17]
.sym 71613 reg_file[26][17]
.sym 71614 instr[15]
.sym 71615 instr[19]
.sym 71616 instr[22]
.sym 71617 reg_file[18][17]
.sym 71619 $abc$36303$is_alu_imm_instr_new_
.sym 71621 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 71622 instr[22]
.sym 71623 $abc$36303$new_n5274_
.sym 71624 $abc$36303$new_n5088_
.sym 71625 reg_file[18][17]
.sym 71626 $abc$36303$new_n5087_
.sym 71627 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 71628 $abc$36303$new_n4230_
.sym 71629 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 71631 instr[15]
.sym 71632 branch_instr_offset[12]
.sym 71633 reg_file[22][17]
.sym 71634 $abc$36303$new_n5210_
.sym 71637 instr[16]
.sym 71638 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 71639 instr[20]
.sym 71640 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 71641 reg_file[30][17]
.sym 71642 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 71643 instr[17]
.sym 71646 reg_file[18][17]
.sym 71647 instr[20]
.sym 71648 reg_file[22][17]
.sym 71649 instr[22]
.sym 71652 instr[17]
.sym 71653 reg_file[26][17]
.sym 71654 reg_file[30][17]
.sym 71655 instr[15]
.sym 71658 $abc$36303$is_alu_imm_instr_new_
.sym 71659 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 71660 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 71661 branch_instr_offset[12]
.sym 71664 instr[15]
.sym 71665 $abc$36303$new_n5087_
.sym 71666 reg_file[18][17]
.sym 71667 reg_file[22][17]
.sym 71670 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 71676 reg_file[30][17]
.sym 71677 reg_file[26][17]
.sym 71678 instr[20]
.sym 71679 instr[22]
.sym 71682 instr[19]
.sym 71683 instr[16]
.sym 71684 $abc$36303$new_n5088_
.sym 71685 $abc$36303$new_n5274_
.sym 71688 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 71689 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 71690 $abc$36303$new_n5210_
.sym 71691 $abc$36303$new_n4230_
.sym 71692 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 71693 i_clk$SB_IO_IN_$glb_clk
.sym 71695 $abc$36303$new_n5255_
.sym 71696 reg_file[0][21]
.sym 71697 $abc$36303$new_n3793_
.sym 71698 $abc$36303$new_n4143_
.sym 71699 reg_file[0][18]
.sym 71702 $abc$36303$new_n5246_
.sym 71704 instr[17]
.sym 71705 instr[17]
.sym 71706 o_wb_data[10]$SB_IO_OUT
.sym 71709 instr[23]
.sym 71710 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 71715 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 71717 instr[17]
.sym 71719 instr[16]
.sym 71720 instr[17]
.sym 71721 reg_file[18][30]
.sym 71722 reg_file[7][30]
.sym 71723 instr[16]
.sym 71725 reg_file[26][18]
.sym 71728 instr[18]
.sym 71729 $abc$36303$is_alu_imm_instr_new_
.sym 71737 reg_file[27][17]
.sym 71738 instr[22]
.sym 71739 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 71740 reg_file[31][17]
.sym 71741 instr[16]
.sym 71743 instr[19]
.sym 71744 instr[24]
.sym 71745 $abc$36303$new_n2827_
.sym 71746 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 71747 $abc$36303$new_n2826_
.sym 71748 instr[20]
.sym 71749 $abc$36303$new_n3102_
.sym 71750 $abc$36303$new_n3101_
.sym 71751 instr[23]
.sym 71754 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 71759 instr[15]
.sym 71761 reg_file[19][17]
.sym 71763 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71765 reg_file[23][17]
.sym 71766 instr[17]
.sym 71767 instr[15]
.sym 71772 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 71777 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 71781 $abc$36303$new_n3102_
.sym 71782 instr[24]
.sym 71783 instr[23]
.sym 71784 $abc$36303$new_n3101_
.sym 71787 instr[17]
.sym 71788 reg_file[31][17]
.sym 71789 reg_file[27][17]
.sym 71790 instr[15]
.sym 71793 $abc$36303$new_n2826_
.sym 71794 instr[19]
.sym 71795 $abc$36303$new_n2827_
.sym 71796 instr[16]
.sym 71799 instr[17]
.sym 71800 reg_file[23][17]
.sym 71801 instr[15]
.sym 71802 reg_file[19][17]
.sym 71805 instr[22]
.sym 71806 reg_file[27][17]
.sym 71807 reg_file[31][17]
.sym 71808 instr[20]
.sym 71812 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 71815 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 71816 i_clk$SB_IO_IN_$glb_clk
.sym 71818 $abc$36303$new_n4141_
.sym 71819 $abc$36303$new_n2063_
.sym 71820 $abc$36303$new_n4136_
.sym 71821 instr[16]
.sym 71822 $abc$36303$new_n2109_
.sym 71823 reg_file[6][30]
.sym 71825 $abc$36303$new_n4211_
.sym 71828 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 71831 instr[22]
.sym 71832 instr[22]
.sym 71839 instr[19]
.sym 71843 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 71844 reg_file[7][21]
.sym 71845 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 71846 instr[24]
.sym 71847 instr[21]
.sym 71850 instr[21]
.sym 71851 instr[24]
.sym 71852 instr[17]
.sym 71853 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 71860 instr[22]
.sym 71861 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 71863 $abc$36303$auto$ice40_ffinit.cc:141:execute$36289
.sym 71864 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 71866 $abc$36303$new_n5246_
.sym 71867 instr[15]
.sym 71868 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 71874 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 71876 branch_instr_offset[12]
.sym 71880 instr[20]
.sym 71881 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 71888 reg_file[6][30]
.sym 71889 $abc$36303$is_alu_imm_instr_new_
.sym 71892 reg_file[6][30]
.sym 71893 instr[22]
.sym 71894 $abc$36303$auto$ice40_ffinit.cc:141:execute$36289
.sym 71895 instr[20]
.sym 71900 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 71904 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 71916 $abc$36303$auto$ice40_ffinit.cc:141:execute$36289
.sym 71917 instr[15]
.sym 71918 reg_file[6][30]
.sym 71919 $abc$36303$new_n5246_
.sym 71934 branch_instr_offset[12]
.sym 71935 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 71936 $abc$36303$is_alu_imm_instr_new_
.sym 71937 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 71938 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 71939 i_clk$SB_IO_IN_$glb_clk
.sym 71941 $abc$36303$new_n4137_
.sym 71942 reg_file[7][30]
.sym 71943 $abc$36303$new_n4135_
.sym 71944 $abc$36303$new_n4134_
.sym 71945 $abc$36303$new_n2104_
.sym 71946 reg_file[7][28]
.sym 71947 $abc$36303$new_n2108_
.sym 71948 reg_file[7][21]
.sym 71950 instr[22]
.sym 71951 instr[22]
.sym 71954 instr[17]
.sym 71959 instr[16]
.sym 71962 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 71964 reg_file[23][30]
.sym 71965 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 71966 instr[21]
.sym 71967 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 71971 instr[23]
.sym 71972 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 71975 reg_file[16][30]
.sym 71982 $abc$36303$new_n4146_
.sym 71983 $abc$36303$new_n4145_
.sym 71984 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 71987 $abc$36303$new_n4971_
.sym 71990 instr[15]
.sym 71991 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 71993 instr[18]
.sym 71994 $abc$36303$new_n5247_
.sym 71995 instr[16]
.sym 72002 $abc$36303$new_n2104_
.sym 72005 $abc$36303$new_n2110_
.sym 72006 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 72010 instr[21]
.sym 72011 instr[24]
.sym 72012 $abc$36303$new_n5248_
.sym 72013 instr[19]
.sym 72018 instr[15]
.sym 72029 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72035 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 72045 $abc$36303$new_n4145_
.sym 72046 $abc$36303$new_n4146_
.sym 72047 instr[21]
.sym 72048 instr[24]
.sym 72051 instr[19]
.sym 72052 $abc$36303$new_n5247_
.sym 72053 instr[16]
.sym 72054 $abc$36303$new_n4971_
.sym 72057 $abc$36303$new_n2110_
.sym 72058 instr[18]
.sym 72059 $abc$36303$new_n5248_
.sym 72060 $abc$36303$new_n2104_
.sym 72061 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 72062 i_clk$SB_IO_IN_$glb_clk
.sym 72064 $abc$36303$new_n4138_
.sym 72065 $abc$36303$new_n2107_
.sym 72066 reg_file[30][30]
.sym 72067 $abc$36303$new_n4210_
.sym 72068 $abc$36303$new_n4139_
.sym 72069 $abc$36303$new_n2105_
.sym 72070 reg_file[30][21]
.sym 72071 $abc$36303$new_n2052_
.sym 72085 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 72088 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 72089 reg_file[8][30]
.sym 72091 $abc$36303$new_n2110_
.sym 72098 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72105 reg_file[20][30]
.sym 72106 instr[20]
.sym 72108 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 72111 $abc$36303$new_n4128_
.sym 72112 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 72113 instr[15]
.sym 72116 $abc$36303$new_n4134_
.sym 72120 $abc$36303$new_n4110_
.sym 72122 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72124 $abc$36303$new_n5204_
.sym 72127 reg_file[14][30]
.sym 72129 $abc$36303$new_n4122_
.sym 72130 instr[17]
.sym 72131 instr[23]
.sym 72132 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 72133 reg_file[10][30]
.sym 72134 instr[22]
.sym 72135 reg_file[16][30]
.sym 72136 $abc$36303$new_n4150_
.sym 72138 instr[17]
.sym 72139 instr[15]
.sym 72140 reg_file[20][30]
.sym 72141 reg_file[16][30]
.sym 72144 $abc$36303$new_n5204_
.sym 72145 $abc$36303$new_n4110_
.sym 72146 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 72147 $abc$36303$new_n4150_
.sym 72151 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 72156 $abc$36303$new_n4122_
.sym 72157 $abc$36303$new_n4134_
.sym 72158 instr[23]
.sym 72159 $abc$36303$new_n4128_
.sym 72162 instr[22]
.sym 72163 instr[20]
.sym 72164 reg_file[14][30]
.sym 72165 reg_file[10][30]
.sym 72168 reg_file[10][30]
.sym 72169 instr[17]
.sym 72170 instr[15]
.sym 72171 reg_file[14][30]
.sym 72177 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72180 instr[20]
.sym 72181 reg_file[20][30]
.sym 72182 reg_file[16][30]
.sym 72183 instr[22]
.sym 72184 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 72185 i_clk$SB_IO_IN_$glb_clk
.sym 72187 $abc$36303$new_n2120_
.sym 72188 $abc$36303$new_n2114_
.sym 72190 reg_file[26][30]
.sym 72191 $abc$36303$new_n2116_
.sym 72192 reg_file[26][28]
.sym 72193 $abc$36303$new_n2122_
.sym 72194 $abc$36303$new_n4124_
.sym 72196 instr[20]
.sym 72197 instr[20]
.sym 72199 reg_file[10][28]
.sym 72200 instr[17]
.sym 72202 instr[20]
.sym 72203 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72205 reg_file[10][28]
.sym 72208 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 72210 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 72211 instr[16]
.sym 72215 instr[16]
.sym 72220 instr[18]
.sym 72221 instr[15]
.sym 72222 $abc$36303$new_n2115_
.sym 72229 $abc$36303$new_n4133_
.sym 72230 reg_file[11][30]
.sym 72232 $abc$36303$new_n4132_
.sym 72233 instr[16]
.sym 72234 $abc$36303$new_n2117_
.sym 72236 instr[21]
.sym 72237 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72238 reg_file[11][30]
.sym 72239 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 72241 $abc$36303$new_n2112_
.sym 72244 reg_file[15][30]
.sym 72245 $abc$36303$new_n2114_
.sym 72247 instr[15]
.sym 72250 instr[17]
.sym 72252 $abc$36303$new_n2120_
.sym 72253 $abc$36303$new_n4129_
.sym 72254 instr[22]
.sym 72255 $abc$36303$new_n2113_
.sym 72256 instr[20]
.sym 72257 $abc$36303$new_n2111_
.sym 72261 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72267 instr[20]
.sym 72268 reg_file[11][30]
.sym 72269 instr[22]
.sym 72270 reg_file[15][30]
.sym 72279 reg_file[11][30]
.sym 72280 instr[17]
.sym 72281 instr[15]
.sym 72282 reg_file[15][30]
.sym 72291 instr[16]
.sym 72292 $abc$36303$new_n2112_
.sym 72294 $abc$36303$new_n2113_
.sym 72297 $abc$36303$new_n4129_
.sym 72298 $abc$36303$new_n4133_
.sym 72299 $abc$36303$new_n4132_
.sym 72300 instr[21]
.sym 72303 $abc$36303$new_n2120_
.sym 72304 $abc$36303$new_n2117_
.sym 72305 $abc$36303$new_n2114_
.sym 72306 $abc$36303$new_n2111_
.sym 72307 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 72308 i_clk$SB_IO_IN_$glb_clk
.sym 72310 reg_file[12][30]
.sym 72311 $abc$36303$new_n4129_
.sym 72312 $abc$36303$new_n4125_
.sym 72313 $abc$36303$new_n2121_
.sym 72314 reg_file[12][24]
.sym 72315 $abc$36303$new_n4131_
.sym 72317 $abc$36303$new_n4123_
.sym 72327 instr[17]
.sym 72333 instr[19]
.sym 72336 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 72337 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 72339 instr[24]
.sym 72340 instr[17]
.sym 72343 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 72344 instr[17]
.sym 72351 $abc$36303$new_n2119_
.sym 72353 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 72354 $abc$36303$new_n4126_
.sym 72359 reg_file[24][30]
.sym 72361 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 72363 instr[21]
.sym 72364 $abc$36303$new_n4127_
.sym 72371 instr[16]
.sym 72372 instr[20]
.sym 72373 reg_file[28][30]
.sym 72374 $abc$36303$new_n2118_
.sym 72376 instr[22]
.sym 72378 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 72380 instr[17]
.sym 72381 instr[15]
.sym 72382 $abc$36303$new_n4123_
.sym 72384 $abc$36303$new_n4127_
.sym 72385 $abc$36303$new_n4126_
.sym 72386 $abc$36303$new_n4123_
.sym 72387 instr[21]
.sym 72393 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 72397 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 72414 reg_file[24][30]
.sym 72415 reg_file[28][30]
.sym 72416 instr[20]
.sym 72417 instr[22]
.sym 72420 instr[16]
.sym 72421 $abc$36303$new_n2118_
.sym 72422 $abc$36303$new_n2119_
.sym 72426 reg_file[24][30]
.sym 72427 instr[17]
.sym 72428 instr[15]
.sym 72429 reg_file[28][30]
.sym 72430 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 72431 i_clk$SB_IO_IN_$glb_clk
.sym 72434 reg_file[27][28]
.sym 72436 $abc$36303$new_n4130_
.sym 72438 $abc$36303$new_n2115_
.sym 72440 reg_file[27][30]
.sym 72441 reg_file[18][28]
.sym 72447 instr[16]
.sym 72449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 72451 reg_file[30][28]
.sym 72454 instr[17]
.sym 72474 reg_file[29][30]
.sym 72482 reg_file[29][30]
.sym 72492 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 72493 instr[15]
.sym 72495 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72496 instr[22]
.sym 72497 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 72500 instr[20]
.sym 72504 instr[17]
.sym 72505 reg_file[25][30]
.sym 72507 reg_file[29][30]
.sym 72508 instr[15]
.sym 72509 reg_file[25][30]
.sym 72510 instr[17]
.sym 72515 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72525 instr[20]
.sym 72526 instr[22]
.sym 72527 reg_file[29][30]
.sym 72528 reg_file[25][30]
.sym 72532 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 72553 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 72554 i_clk$SB_IO_IN_$glb_clk
.sym 72563 reg_file[25][30]
.sym 72569 instr[17]
.sym 72573 instr[22]
.sym 72577 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 72588 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 72590 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 72613 o_wb_data[10]$SB_IO_OUT
.sym 72623 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72631 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 72649 o_wb_data[10]$SB_IO_OUT
.sym 72676 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 72677 i_clk$SB_IO_IN_$glb_clk
.sym 72697 instr[19]
.sym 72723 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134
.sym 72724 o_wb_data[2]$SB_IO_OUT
.sym 72745 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134
.sym 72746 o_wb_data[2]$SB_IO_OUT
.sym 72779 reg_file[30][6]
.sym 72812 i_wb_data[10]$SB_IO_IN
.sym 72826 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 72865 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 72899 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 72900 i_clk$SB_IO_IN_$glb_clk
.sym 72910 reg_file[15][10]
.sym 72913 reg_file[15][6]
.sym 72917 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 72920 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 72926 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 72948 o_wb_addr[11]$SB_IO_OUT
.sym 72950 reg_file[15][6]
.sym 72959 instr[15]
.sym 72961 instr[20]
.sym 72983 instr[20]
.sym 72985 reg_file[11][10]
.sym 72986 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 72988 reg_file[15][10]
.sym 72993 reg_file[11][10]
.sym 72994 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 72997 instr[17]
.sym 72998 instr[22]
.sym 73003 reg_file[15][10]
.sym 73007 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73011 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73013 instr[15]
.sym 73016 reg_file[11][10]
.sym 73017 instr[15]
.sym 73018 reg_file[15][10]
.sym 73019 instr[17]
.sym 73022 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73031 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 73034 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73052 instr[22]
.sym 73053 reg_file[11][10]
.sym 73054 instr[20]
.sym 73055 reg_file[15][10]
.sym 73062 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 73063 i_clk$SB_IO_IN_$glb_clk
.sym 73065 reg_file[14][10]
.sym 73067 $abc$36303$new_n2525_
.sym 73068 reg_file[14][6]
.sym 73069 $abc$36303$new_n2527_
.sym 73070 $abc$36303$new_n3158_
.sym 73071 $abc$36303$new_n3160_
.sym 73072 $abc$36303$new_n3162_
.sym 73076 pc[13]
.sym 73078 instr[20]
.sym 73080 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 73083 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73084 instr[20]
.sym 73089 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 73092 pc[2]
.sym 73093 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73096 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 73098 pc[4]
.sym 73099 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 73100 $abc$36303$new_n2633_
.sym 73107 reg_file[12][10]
.sym 73108 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 73109 reg_file[10][10]
.sym 73111 instr[15]
.sym 73112 instr[21]
.sym 73113 reg_file[12][10]
.sym 73114 $abc$36303$new_n3207_
.sym 73117 instr[17]
.sym 73118 instr[19]
.sym 73119 instr[16]
.sym 73120 $abc$36303$new_n3208_
.sym 73122 reg_file[14][10]
.sym 73123 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73124 $abc$36303$new_n2636_
.sym 73127 instr[20]
.sym 73130 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73134 $abc$36303$new_n2635_
.sym 73135 reg_file[8][10]
.sym 73137 instr[22]
.sym 73139 instr[22]
.sym 73140 reg_file[10][10]
.sym 73141 reg_file[14][10]
.sym 73142 instr[20]
.sym 73145 reg_file[12][10]
.sym 73146 reg_file[8][10]
.sym 73147 instr[20]
.sym 73148 instr[22]
.sym 73151 instr[17]
.sym 73152 instr[15]
.sym 73153 reg_file[8][10]
.sym 73154 reg_file[12][10]
.sym 73157 instr[15]
.sym 73158 instr[17]
.sym 73159 reg_file[10][10]
.sym 73160 reg_file[14][10]
.sym 73164 $abc$36303$new_n3208_
.sym 73165 instr[21]
.sym 73166 $abc$36303$new_n3207_
.sym 73169 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73178 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73181 instr[19]
.sym 73182 $abc$36303$new_n2636_
.sym 73183 $abc$36303$new_n2635_
.sym 73184 instr[16]
.sym 73185 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 73186 i_clk$SB_IO_IN_$glb_clk
.sym 73188 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73189 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 73190 $abc$36303$new_n3157_
.sym 73191 $abc$36303$new_n2522_
.sym 73192 $abc$36303$new_n3180_
.sym 73193 $abc$36303$auto$ice40_ffinit.cc:141:execute$36197
.sym 73194 $abc$36303$new_n2526_
.sym 73195 $abc$36303$new_n3161_
.sym 73202 instr[16]
.sym 73204 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 73205 instr[17]
.sym 73207 instr[16]
.sym 73209 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 73211 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73215 $abc$36303$new_n4503_
.sym 73216 $abc$36303$new_n2645_
.sym 73217 instr[22]
.sym 73218 pc[2]
.sym 73219 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 73220 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 73223 instr[22]
.sym 73232 $abc$36303$new_n2637_
.sym 73237 $abc$36303$new_n2638_
.sym 73240 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 73244 $abc$36303$new_n2634_
.sym 73245 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73253 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73256 instr[16]
.sym 73263 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73271 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73280 $abc$36303$new_n2638_
.sym 73281 instr[16]
.sym 73282 $abc$36303$new_n2637_
.sym 73283 $abc$36303$new_n2634_
.sym 73308 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 73309 i_clk$SB_IO_IN_$glb_clk
.sym 73311 $abc$36303$new_n2537_
.sym 73312 pc[2]
.sym 73313 $abc$36303$new_n3171_
.sym 73315 pc[4]
.sym 73317 pc[14]
.sym 73322 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 73326 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 73330 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73331 instr[17]
.sym 73332 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 73335 o_wb_addr[11]$SB_IO_OUT
.sym 73336 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 73337 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 73338 instr[15]
.sym 73342 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 73343 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 73344 instr[15]
.sym 73345 instr[19]
.sym 73346 pc[2]
.sym 73352 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73353 $abc$36303$new_n2642_
.sym 73356 $abc$36303$new_n2639_
.sym 73360 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73363 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 73364 $abc$36303$new_n2641_
.sym 73366 reg_file[18][10]
.sym 73367 reg_file[22][10]
.sym 73368 instr[15]
.sym 73369 instr[17]
.sym 73370 $abc$36303$new_n2633_
.sym 73371 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 73373 $abc$36303$new_n5051_
.sym 73374 instr[16]
.sym 73380 instr[18]
.sym 73385 $abc$36303$new_n2633_
.sym 73386 instr[18]
.sym 73387 $abc$36303$new_n2639_
.sym 73388 $abc$36303$new_n5051_
.sym 73391 reg_file[18][10]
.sym 73392 reg_file[22][10]
.sym 73393 instr[17]
.sym 73394 instr[15]
.sym 73397 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73417 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73422 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 73427 $abc$36303$new_n2641_
.sym 73428 instr[16]
.sym 73429 $abc$36303$new_n2642_
.sym 73431 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 73432 i_clk$SB_IO_IN_$glb_clk
.sym 73435 reg_file[1][10]
.sym 73440 reg_file[1][4]
.sym 73444 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 73446 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 73447 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 73450 instr[20]
.sym 73453 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 73455 $abc$36303$new_n4472_
.sym 73462 instr[16]
.sym 73463 instr[20]
.sym 73464 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 73476 $abc$36303$new_n2646_
.sym 73477 reg_file[20][10]
.sym 73478 reg_file[21][10]
.sym 73480 instr[20]
.sym 73481 instr[16]
.sym 73482 $abc$36303$new_n2640_
.sym 73483 $abc$36303$new_n5289_
.sym 73484 $abc$36303$new_n2643_
.sym 73486 $abc$36303$new_n2649_
.sym 73487 reg_file[16][10]
.sym 73488 $abc$36303$new_n2645_
.sym 73489 instr[17]
.sym 73491 reg_file[17][10]
.sym 73492 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 73493 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 73496 $abc$36303$new_n2644_
.sym 73499 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73504 instr[15]
.sym 73505 instr[19]
.sym 73506 instr[22]
.sym 73508 reg_file[20][10]
.sym 73509 instr[20]
.sym 73510 instr[22]
.sym 73511 reg_file[21][10]
.sym 73514 $abc$36303$new_n2644_
.sym 73515 instr[16]
.sym 73516 instr[19]
.sym 73517 $abc$36303$new_n2645_
.sym 73520 reg_file[20][10]
.sym 73521 reg_file[16][10]
.sym 73522 instr[15]
.sym 73523 instr[17]
.sym 73528 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73532 $abc$36303$new_n2643_
.sym 73533 $abc$36303$new_n2646_
.sym 73534 $abc$36303$new_n2649_
.sym 73535 $abc$36303$new_n2640_
.sym 73538 instr[17]
.sym 73539 instr[15]
.sym 73540 reg_file[21][10]
.sym 73541 reg_file[17][10]
.sym 73544 reg_file[17][10]
.sym 73545 reg_file[16][10]
.sym 73546 instr[22]
.sym 73547 $abc$36303$new_n5289_
.sym 73552 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 73554 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 73555 i_clk$SB_IO_IN_$glb_clk
.sym 73557 $abc$36303$new_n2431_
.sym 73559 $abc$36303$new_n2476_
.sym 73560 reg_file[10][4]
.sym 73561 reg_file[3][6]
.sym 73562 reg_file[10][3]
.sym 73563 $abc$36303$new_n2430_
.sym 73564 $abc$36303$new_n2474_
.sym 73568 o_wb_data[5]$SB_IO_OUT
.sym 73569 instr[20]
.sym 73570 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 73571 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73575 reg_file[16][10]
.sym 73576 instr[20]
.sym 73583 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 73586 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 73588 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 73589 $abc$36303$new_n2480_
.sym 73590 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 73592 reg_file[21][4]
.sym 73599 reg_file[1][10]
.sym 73600 instr[17]
.sym 73604 instr[15]
.sym 73606 instr[16]
.sym 73607 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73609 instr[17]
.sym 73610 reg_file[3][10]
.sym 73611 instr[16]
.sym 73613 $abc$36303$new_n2647_
.sym 73614 instr[20]
.sym 73616 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 73617 instr[19]
.sym 73618 $abc$36303$new_n2648_
.sym 73621 $abc$36303$new_n2651_
.sym 73622 reg_file[5][10]
.sym 73623 $abc$36303$new_n2650_
.sym 73627 instr[22]
.sym 73628 reg_file[7][10]
.sym 73631 instr[22]
.sym 73632 reg_file[1][10]
.sym 73633 instr[20]
.sym 73634 reg_file[5][10]
.sym 73637 instr[16]
.sym 73638 $abc$36303$new_n2648_
.sym 73640 $abc$36303$new_n2647_
.sym 73649 $abc$36303$new_n2651_
.sym 73650 $abc$36303$new_n2650_
.sym 73651 instr[19]
.sym 73652 instr[16]
.sym 73655 instr[17]
.sym 73656 reg_file[7][10]
.sym 73657 instr[15]
.sym 73658 reg_file[3][10]
.sym 73669 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73673 reg_file[5][10]
.sym 73674 instr[15]
.sym 73675 reg_file[1][10]
.sym 73676 instr[17]
.sym 73677 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 73678 i_clk$SB_IO_IN_$glb_clk
.sym 73680 $abc$36303$new_n2477_
.sym 73681 o_wb_data[3]$SB_IO_OUT
.sym 73682 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 73683 $abc$36303$new_n2473_
.sym 73684 $abc$36303$new_n2428_
.sym 73685 $abc$36303$memory\reg_file$rdmux[1][1][1]$a$2245[4]_new_inv_
.sym 73686 $abc$36303$new_n2432_
.sym 73687 $abc$36303$new_n2475_
.sym 73692 instr[16]
.sym 73696 instr[17]
.sym 73697 reg_file[27][4]
.sym 73701 instr[17]
.sym 73703 instr[16]
.sym 73704 pc[0]
.sym 73706 $abc$36303$new_n2433_
.sym 73710 instr[22]
.sym 73711 reg_file[28][3]
.sym 73712 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 73715 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 73724 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73725 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73726 reg_file[16][4]
.sym 73727 reg_file[16][4]
.sym 73731 reg_file[6][4]
.sym 73737 instr[22]
.sym 73741 $abc$36303$auto$ice40_ffinit.cc:141:execute$36189
.sym 73742 instr[15]
.sym 73744 reg_file[20][4]
.sym 73748 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 73750 instr[20]
.sym 73752 instr[17]
.sym 73755 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 73761 $abc$36303$auto$ice40_ffinit.cc:141:execute$36189
.sym 73762 reg_file[6][4]
.sym 73763 instr[22]
.sym 73772 instr[15]
.sym 73773 reg_file[16][4]
.sym 73774 reg_file[20][4]
.sym 73775 instr[17]
.sym 73780 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 73784 reg_file[16][4]
.sym 73785 instr[22]
.sym 73786 reg_file[20][4]
.sym 73787 instr[20]
.sym 73796 instr[15]
.sym 73797 instr[17]
.sym 73798 reg_file[6][4]
.sym 73799 $abc$36303$auto$ice40_ffinit.cc:141:execute$36189
.sym 73800 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 73801 i_clk$SB_IO_IN_$glb_clk
.sym 73803 $abc$36303$new_n2435_
.sym 73804 $abc$36303$new_n2478_
.sym 73805 $abc$36303$new_n2483_
.sym 73807 $abc$36303$new_n2437_
.sym 73808 $abc$36303$new_n2485_
.sym 73809 reg_file[17][4]
.sym 73810 $abc$36303$new_n2434_
.sym 73815 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 73816 $abc$36303$procmux$1618_Y[3]_new_
.sym 73820 pc[3]
.sym 73824 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 73826 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 73827 pc[2]
.sym 73828 instr[15]
.sym 73829 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 73830 $abc$36303$new_n4452_
.sym 73831 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 73832 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 73834 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 73836 $abc$36303$new_n4511_
.sym 73837 reg_file[30][4]
.sym 73838 o_wb_addr[11]$SB_IO_OUT
.sym 73845 $abc$36303$new_n2440_
.sym 73847 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 73848 instr[20]
.sym 73849 $abc$36303$new_n2482_
.sym 73853 $abc$36303$new_n2439_
.sym 73859 $abc$36303$new_n2481_
.sym 73862 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 73869 instr[16]
.sym 73870 instr[21]
.sym 73875 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 73877 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 73885 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 73901 $abc$36303$new_n2481_
.sym 73903 instr[16]
.sym 73904 $abc$36303$new_n2482_
.sym 73913 instr[20]
.sym 73914 $abc$36303$new_n2440_
.sym 73915 $abc$36303$new_n2439_
.sym 73916 instr[21]
.sym 73923 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 73924 i_clk$SB_IO_IN_$glb_clk
.sym 73928 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 73930 reg_file[1][9]
.sym 73940 reg_file[4][4]
.sym 73942 $abc$36303$new_n2484_
.sym 73944 $abc$36303$new_n4514_
.sym 73945 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 73946 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 73951 reg_file[24][9]
.sym 73952 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 73953 instr[16]
.sym 73954 pc[5]
.sym 73956 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 73959 instr[16]
.sym 73967 reg_file[27][9]
.sym 73968 instr[20]
.sym 73970 reg_file[7][4]
.sym 73971 reg_file[3][4]
.sym 73972 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 73973 instr[22]
.sym 73974 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 73975 $abc$36303$new_n4512_
.sym 73976 $abc$36303$new_n4476_
.sym 73977 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 73978 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 73979 reg_file[3][4]
.sym 73980 $abc$36303$new_n4453_
.sym 73981 $abc$36303$new_n4475_
.sym 73982 instr[17]
.sym 73984 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 73987 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 73988 instr[15]
.sym 73990 $abc$36303$new_n4452_
.sym 73991 reg_file[31][9]
.sym 73992 $abc$36303$new_n4499_
.sym 73993 $abc$36303$new_n4500_
.sym 73996 $abc$36303$new_n4511_
.sym 74000 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 74001 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 74002 $abc$36303$new_n4453_
.sym 74003 $abc$36303$new_n4452_
.sym 74006 reg_file[7][4]
.sym 74008 reg_file[3][4]
.sym 74009 instr[22]
.sym 74012 reg_file[27][9]
.sym 74013 reg_file[31][9]
.sym 74014 instr[17]
.sym 74015 instr[15]
.sym 74018 $abc$36303$new_n4512_
.sym 74019 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 74020 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 74021 $abc$36303$new_n4511_
.sym 74024 $abc$36303$new_n4499_
.sym 74025 $abc$36303$new_n4500_
.sym 74026 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 74027 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 74030 instr[15]
.sym 74031 reg_file[3][4]
.sym 74032 reg_file[7][4]
.sym 74033 instr[17]
.sym 74036 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 74037 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 74038 $abc$36303$new_n4476_
.sym 74039 $abc$36303$new_n4475_
.sym 74042 reg_file[31][9]
.sym 74043 reg_file[27][9]
.sym 74044 instr[20]
.sym 74045 instr[22]
.sym 74046 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 74047 i_clk$SB_IO_IN_$glb_clk
.sym 74048 i_reset$SB_IO_IN_$glb_sr
.sym 74051 $abc$36303$new_n5048_
.sym 74052 reg_file[28][3]
.sym 74053 $abc$36303$new_n5045_
.sym 74054 reg_file[28][9]
.sym 74055 $abc$36303$new_n3362_
.sym 74056 $abc$36303$new_n3367_
.sym 74062 instr[20]
.sym 74065 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 74069 instr[22]
.sym 74071 instr[20]
.sym 74072 $abc$36303$new_n4476_
.sym 74074 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 74075 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 74076 pc[17]
.sym 74079 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 74080 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 74083 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 74084 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 74091 $abc$36303$new_n3364_
.sym 74092 $abc$36303$new_n5043_
.sym 74093 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 74094 instr[16]
.sym 74095 instr[15]
.sym 74096 reg_file[10][12]
.sym 74097 instr[21]
.sym 74099 instr[24]
.sym 74100 instr[17]
.sym 74101 instr[17]
.sym 74102 reg_file[14][12]
.sym 74103 reg_file[26][9]
.sym 74104 reg_file[10][12]
.sym 74105 $abc$36303$new_n3365_
.sym 74106 $abc$36303$new_n2691_
.sym 74108 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 74109 instr[22]
.sym 74110 reg_file[30][9]
.sym 74111 instr[20]
.sym 74112 instr[15]
.sym 74113 $abc$36303$new_n2694_
.sym 74116 $abc$36303$new_n2695_
.sym 74117 reg_file[11][12]
.sym 74118 reg_file[30][9]
.sym 74119 instr[20]
.sym 74121 reg_file[15][12]
.sym 74123 instr[20]
.sym 74124 reg_file[14][12]
.sym 74125 reg_file[10][12]
.sym 74126 instr[22]
.sym 74129 instr[22]
.sym 74130 reg_file[30][9]
.sym 74131 instr[20]
.sym 74132 reg_file[26][9]
.sym 74135 reg_file[15][12]
.sym 74136 instr[15]
.sym 74137 reg_file[11][12]
.sym 74138 instr[17]
.sym 74141 $abc$36303$new_n2694_
.sym 74142 $abc$36303$new_n2691_
.sym 74143 $abc$36303$new_n2695_
.sym 74144 instr[16]
.sym 74148 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 74153 $abc$36303$new_n3364_
.sym 74154 $abc$36303$new_n3365_
.sym 74155 instr[21]
.sym 74156 instr[24]
.sym 74159 $abc$36303$new_n5043_
.sym 74160 instr[15]
.sym 74161 reg_file[26][9]
.sym 74162 reg_file[30][9]
.sym 74165 reg_file[14][12]
.sym 74166 instr[17]
.sym 74167 reg_file[10][12]
.sym 74168 instr[15]
.sym 74169 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 74170 i_clk$SB_IO_IN_$glb_clk
.sym 74172 $abc$36303$new_n3351_
.sym 74173 $abc$36303$new_n3350_
.sym 74175 $abc$36303$new_n2620_
.sym 74177 reg_file[7][9]
.sym 74178 instr[24]
.sym 74179 $abc$36303$new_n2618_
.sym 74184 instr[16]
.sym 74185 o_wb_addr[3]$SB_IO_OUT
.sym 74187 instr[17]
.sym 74190 instr[16]
.sym 74192 reg_file[10][12]
.sym 74195 instr[16]
.sym 74196 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 74198 reg_file[28][3]
.sym 74200 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74204 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 74206 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 74207 reg_file[0][12]
.sym 74213 reg_file[29][9]
.sym 74214 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 74217 i_wb_data[26]$SB_IO_IN
.sym 74218 reg_file[6][9]
.sym 74220 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 74221 reg_file[29][9]
.sym 74222 branch_instr_offset[6]
.sym 74224 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 74225 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 74226 reg_file[6][9]
.sym 74227 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74229 reg_file[25][9]
.sym 74230 instr[20]
.sym 74233 $abc$36303$auto$ice40_ffinit.cc:141:execute$36217
.sym 74235 instr[22]
.sym 74237 reg_file[25][9]
.sym 74238 instr[20]
.sym 74239 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 74241 instr[15]
.sym 74242 $abc$36303$new_n3378_
.sym 74243 instr[17]
.sym 74246 $abc$36303$auto$ice40_ffinit.cc:141:execute$36217
.sym 74247 instr[20]
.sym 74248 instr[22]
.sym 74249 reg_file[6][9]
.sym 74252 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 74253 $abc$36303$new_n3378_
.sym 74254 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 74258 reg_file[25][9]
.sym 74259 instr[17]
.sym 74260 reg_file[29][9]
.sym 74261 instr[15]
.sym 74264 reg_file[29][9]
.sym 74265 instr[22]
.sym 74266 reg_file[25][9]
.sym 74267 instr[20]
.sym 74271 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74276 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 74277 branch_instr_offset[6]
.sym 74278 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 74279 i_wb_data[26]$SB_IO_IN
.sym 74282 $abc$36303$auto$ice40_ffinit.cc:141:execute$36217
.sym 74283 instr[15]
.sym 74284 reg_file[6][9]
.sym 74285 instr[17]
.sym 74292 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 74293 i_clk$SB_IO_IN_$glb_clk
.sym 74296 $abc$36303$new_n2707_
.sym 74298 reg_file[3][9]
.sym 74301 $abc$36303$new_n3460_
.sym 74302 reg_file[3][8]
.sym 74304 branch_instr_offset[6]
.sym 74309 instr[21]
.sym 74311 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 74315 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74316 instr[24]
.sym 74319 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74320 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 74322 instr[19]
.sym 74323 $abc$36303$new_n5041_
.sym 74324 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 74326 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 74327 $abc$36303$new_n4166_
.sym 74328 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 74329 instr[15]
.sym 74336 instr[15]
.sym 74337 reg_file[1][12]
.sym 74338 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 74339 instr[22]
.sym 74340 reg_file[25][8]
.sym 74345 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 74346 instr[19]
.sym 74347 $abc$36303$new_n2708_
.sym 74349 instr[20]
.sym 74351 instr[24]
.sym 74353 $abc$36303$new_n2707_
.sym 74354 $abc$36303$new_n3461_
.sym 74355 reg_file[29][8]
.sym 74357 instr[17]
.sym 74358 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74361 instr[16]
.sym 74362 instr[21]
.sym 74365 reg_file[5][12]
.sym 74366 $abc$36303$new_n3460_
.sym 74369 instr[20]
.sym 74370 reg_file[29][8]
.sym 74371 reg_file[25][8]
.sym 74372 instr[22]
.sym 74375 $abc$36303$new_n2707_
.sym 74376 $abc$36303$new_n2708_
.sym 74377 instr[19]
.sym 74378 instr[16]
.sym 74381 instr[20]
.sym 74382 reg_file[1][12]
.sym 74383 reg_file[5][12]
.sym 74384 instr[22]
.sym 74387 reg_file[1][12]
.sym 74388 instr[15]
.sym 74389 instr[17]
.sym 74390 reg_file[5][12]
.sym 74393 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 74400 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74405 instr[15]
.sym 74406 reg_file[29][8]
.sym 74407 reg_file[25][8]
.sym 74408 instr[17]
.sym 74411 $abc$36303$new_n3460_
.sym 74412 $abc$36303$new_n3461_
.sym 74413 instr[21]
.sym 74414 instr[24]
.sym 74415 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 74416 i_clk$SB_IO_IN_$glb_clk
.sym 74418 $abc$36303$new_n4181_
.sym 74419 $abc$36303$new_n2593_
.sym 74420 reg_file[0][8]
.sym 74421 $abc$36303$new_n4183_
.sym 74422 $abc$36303$new_n4179_
.sym 74423 reg_file[0][12]
.sym 74424 reg_file[0][14]
.sym 74425 $abc$36303$new_n2591_
.sym 74432 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 74442 instr[16]
.sym 74444 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74445 reg_file[7][8]
.sym 74447 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74449 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 74450 alu_i_branch_op[1]
.sym 74451 instr[16]
.sym 74452 $abc$36303$new_n4165_
.sym 74453 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 74460 $abc$36303$new_n2706_
.sym 74461 $abc$36303$new_n2702_
.sym 74463 reg_file[20][12]
.sym 74464 instr[16]
.sym 74465 $abc$36303$new_n2701_
.sym 74467 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74468 $abc$36303$new_n3454_
.sym 74469 instr[20]
.sym 74470 instr[22]
.sym 74471 $abc$36303$new_n2698_
.sym 74472 instr[17]
.sym 74473 $abc$36303$new_n2700_
.sym 74474 $abc$36303$new_n2703_
.sym 74475 $abc$36303$new_n2699_
.sym 74476 reg_file[16][12]
.sym 74477 instr[21]
.sym 74478 $abc$36303$new_n3455_
.sym 74481 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74482 instr[19]
.sym 74486 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 74487 instr[24]
.sym 74488 $abc$36303$new_n2697_
.sym 74489 instr[15]
.sym 74493 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74499 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74504 instr[17]
.sym 74505 reg_file[16][12]
.sym 74506 reg_file[20][12]
.sym 74507 instr[15]
.sym 74510 instr[20]
.sym 74511 reg_file[20][12]
.sym 74512 reg_file[16][12]
.sym 74513 instr[22]
.sym 74516 $abc$36303$new_n3454_
.sym 74517 $abc$36303$new_n3455_
.sym 74518 instr[21]
.sym 74519 instr[24]
.sym 74522 $abc$36303$new_n2698_
.sym 74523 $abc$36303$new_n2699_
.sym 74524 instr[16]
.sym 74528 $abc$36303$new_n2702_
.sym 74529 instr[16]
.sym 74530 $abc$36303$new_n2701_
.sym 74531 instr[19]
.sym 74534 $abc$36303$new_n2700_
.sym 74535 $abc$36303$new_n2697_
.sym 74536 $abc$36303$new_n2706_
.sym 74537 $abc$36303$new_n2703_
.sym 74538 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 74539 i_clk$SB_IO_IN_$glb_clk
.sym 74541 reg_file[21][9]
.sym 74542 reg_file[21][12]
.sym 74543 $abc$36303$new_n4182_
.sym 74544 $abc$36303$new_n2592_
.sym 74545 $abc$36303$new_n4162_
.sym 74546 reg_file[21][14]
.sym 74547 reg_file[21][8]
.sym 74553 reg_file[1][8]
.sym 74555 instr[20]
.sym 74557 instr[20]
.sym 74558 instr[22]
.sym 74565 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 74567 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 74568 pc[17]
.sym 74569 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 74571 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 74573 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74584 reg_file[6][12]
.sym 74585 instr[17]
.sym 74586 $abc$36303$new_n4189_
.sym 74588 instr[22]
.sym 74589 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 74590 instr[20]
.sym 74591 instr[16]
.sym 74593 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 74594 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 74596 $abc$36303$new_n2705_
.sym 74597 instr[15]
.sym 74598 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 74604 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74605 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74607 reg_file[21][12]
.sym 74609 $abc$36303$new_n2704_
.sym 74610 reg_file[17][12]
.sym 74615 $abc$36303$new_n4189_
.sym 74617 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 74618 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 74621 instr[20]
.sym 74622 reg_file[21][12]
.sym 74623 reg_file[17][12]
.sym 74624 instr[22]
.sym 74628 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74633 instr[17]
.sym 74634 instr[15]
.sym 74635 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 74636 reg_file[6][12]
.sym 74639 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74645 $abc$36303$new_n2705_
.sym 74646 instr[16]
.sym 74648 $abc$36303$new_n2704_
.sym 74651 instr[15]
.sym 74652 instr[17]
.sym 74653 reg_file[21][12]
.sym 74654 reg_file[17][12]
.sym 74661 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 74662 i_clk$SB_IO_IN_$glb_clk
.sym 74664 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 74665 $abc$36303$new_n4163_
.sym 74666 $abc$36303$new_n5039_
.sym 74667 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 74668 reg_file[17][12]
.sym 74669 $abc$36303$new_n5295_
.sym 74670 reg_file[17][14]
.sym 74671 $abc$36303$new_n5267_
.sym 74675 reg_file[30][26]
.sym 74676 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74677 instr[16]
.sym 74679 instr[17]
.sym 74688 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 74689 reg_file[20][14]
.sym 74690 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 74691 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74692 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 74693 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 74695 reg_file[30][14]
.sym 74697 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 74698 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 74699 reg_file[6][8]
.sym 74705 $abc$36303$new_n5037_
.sym 74707 reg_file[7][12]
.sym 74708 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74709 instr[17]
.sym 74710 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 74712 reg_file[26][8]
.sym 74713 reg_file[30][8]
.sym 74714 reg_file[26][8]
.sym 74715 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74716 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 74718 instr[20]
.sym 74719 reg_file[27][8]
.sym 74720 reg_file[31][8]
.sym 74722 reg_file[3][12]
.sym 74726 reg_file[31][8]
.sym 74733 instr[15]
.sym 74734 instr[22]
.sym 74738 reg_file[31][8]
.sym 74739 reg_file[27][8]
.sym 74740 instr[17]
.sym 74741 instr[15]
.sym 74746 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74750 reg_file[26][8]
.sym 74751 instr[15]
.sym 74752 $abc$36303$new_n5037_
.sym 74753 reg_file[30][8]
.sym 74758 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 74765 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74768 reg_file[27][8]
.sym 74769 instr[20]
.sym 74770 reg_file[31][8]
.sym 74771 instr[22]
.sym 74774 reg_file[7][12]
.sym 74775 instr[15]
.sym 74776 instr[17]
.sym 74777 reg_file[3][12]
.sym 74780 reg_file[26][8]
.sym 74781 instr[20]
.sym 74782 reg_file[30][8]
.sym 74783 instr[22]
.sym 74784 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 74785 i_clk$SB_IO_IN_$glb_clk
.sym 74787 $abc$36303$new_n5152_
.sym 74788 $abc$36303$new_n2753_
.sym 74789 $abc$36303$new_n5296_
.sym 74790 $abc$36303$new_n5268_
.sym 74791 $abc$36303$new_n5297_
.sym 74792 reg_file[19][14]
.sym 74794 $abc$36303$new_n5269_
.sym 74799 instr[17]
.sym 74800 instr[20]
.sym 74801 instr[24]
.sym 74802 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 74805 instr[17]
.sym 74806 instr[20]
.sym 74810 $abc$36303$new_n5039_
.sym 74811 reg_file[18][14]
.sym 74812 $abc$36303$new_n5297_
.sym 74813 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 74814 instr[15]
.sym 74815 instr[19]
.sym 74816 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 74817 instr[15]
.sym 74819 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 74821 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 74822 $abc$36303$new_n5254_
.sym 74828 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 74829 instr[15]
.sym 74831 $abc$36303$new_n5252_
.sym 74832 instr[22]
.sym 74834 $abc$36303$new_n4015_
.sym 74836 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74837 instr[15]
.sym 74839 reg_file[3][26]
.sym 74840 instr[22]
.sym 74841 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 74847 instr[17]
.sym 74848 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 74849 instr[20]
.sym 74850 reg_file[6][26]
.sym 74853 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74855 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 74856 instr[21]
.sym 74857 $abc$36303$new_n4014_
.sym 74858 reg_file[7][26]
.sym 74862 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74868 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74873 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 74879 instr[17]
.sym 74880 instr[15]
.sym 74881 reg_file[7][26]
.sym 74882 reg_file[3][26]
.sym 74885 $abc$36303$new_n4014_
.sym 74886 instr[21]
.sym 74887 $abc$36303$new_n4015_
.sym 74891 instr[20]
.sym 74892 reg_file[6][26]
.sym 74893 instr[22]
.sym 74894 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 74897 instr[22]
.sym 74898 reg_file[7][26]
.sym 74899 reg_file[3][26]
.sym 74900 instr[20]
.sym 74903 instr[15]
.sym 74904 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 74905 $abc$36303$new_n5252_
.sym 74906 reg_file[6][26]
.sym 74907 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 74908 i_clk$SB_IO_IN_$glb_clk
.sym 74910 $abc$36303$new_n5155_
.sym 74911 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74912 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 74913 reg_file[6][14]
.sym 74914 $abc$36303$new_n2756_
.sym 74915 reg_file[6][8]
.sym 74916 $abc$36303$new_n2752_
.sym 74917 $abc$36303$new_n2751_
.sym 74918 o_wb_addr[8]$SB_IO_OUT
.sym 74919 reg_file[16][14]
.sym 74920 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 74925 reg_file[5][14]
.sym 74926 instr[23]
.sym 74929 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 74930 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 74931 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 74932 reg_file[18][14]
.sym 74933 pc[18]
.sym 74934 instr[16]
.sym 74935 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74936 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 74937 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 74939 $abc$36303$new_n4013_
.sym 74940 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 74941 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 74942 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 74944 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 74945 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74951 reg_file[3][14]
.sym 74953 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 74956 instr[17]
.sym 74957 instr[16]
.sym 74958 $abc$36303$new_n5253_
.sym 74959 reg_file[3][14]
.sym 74960 reg_file[7][14]
.sym 74961 $abc$36303$new_n4990_
.sym 74962 reg_file[5][14]
.sym 74963 instr[15]
.sym 74964 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74965 instr[20]
.sym 74966 instr[22]
.sym 74968 instr[21]
.sym 74971 reg_file[4][26]
.sym 74973 reg_file[1][14]
.sym 74975 instr[19]
.sym 74976 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 74978 reg_file[0][26]
.sym 74979 reg_file[4][26]
.sym 74981 $abc$36303$new_n5298_
.sym 74982 $abc$36303$new_n4991_
.sym 74984 reg_file[3][14]
.sym 74985 instr[17]
.sym 74986 reg_file[7][14]
.sym 74987 instr[15]
.sym 74993 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 74998 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 75002 $abc$36303$new_n5253_
.sym 75003 instr[16]
.sym 75004 instr[19]
.sym 75005 $abc$36303$new_n4991_
.sym 75008 reg_file[0][26]
.sym 75009 reg_file[4][26]
.sym 75010 instr[22]
.sym 75011 instr[20]
.sym 75014 $abc$36303$new_n5298_
.sym 75015 reg_file[1][14]
.sym 75016 instr[21]
.sym 75017 reg_file[5][14]
.sym 75020 reg_file[7][14]
.sym 75021 instr[21]
.sym 75022 instr[22]
.sym 75023 reg_file[3][14]
.sym 75026 $abc$36303$new_n4990_
.sym 75027 reg_file[4][26]
.sym 75028 instr[15]
.sym 75029 reg_file[0][26]
.sym 75030 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 75031 i_clk$SB_IO_IN_$glb_clk
.sym 75035 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 75036 reg_file[4][14]
.sym 75037 reg_file[4][26]
.sym 75038 $abc$36303$new_n5300_
.sym 75039 $abc$36303$new_n2754_
.sym 75040 $abc$36303$new_n5156_
.sym 75047 instr[15]
.sym 75049 instr[20]
.sym 75051 reg_file[8][8]
.sym 75053 instr[20]
.sym 75056 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 75059 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 75060 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 75061 $abc$36303$new_n2259_
.sym 75062 reg_file[21][18]
.sym 75064 reg_file[0][26]
.sym 75065 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 75067 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 75074 instr[20]
.sym 75075 $abc$36303$new_n4010_
.sym 75076 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 75077 reg_file[22][26]
.sym 75078 instr[16]
.sym 75079 $abc$36303$new_n2248_
.sym 75081 instr[21]
.sym 75083 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 75085 $abc$36303$new_n4008_
.sym 75086 instr[17]
.sym 75087 $abc$36303$new_n2244_
.sym 75088 $abc$36303$new_n2249_
.sym 75089 instr[22]
.sym 75090 instr[15]
.sym 75092 $abc$36303$new_n5254_
.sym 75093 reg_file[18][26]
.sym 75094 $abc$36303$new_n2243_
.sym 75095 $abc$36303$new_n4007_
.sym 75097 $abc$36303$new_n2247_
.sym 75098 instr[18]
.sym 75099 $abc$36303$new_n4013_
.sym 75100 $abc$36303$new_n4009_
.sym 75101 reg_file[18][26]
.sym 75103 $abc$36303$new_n4016_
.sym 75104 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 75107 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 75113 instr[18]
.sym 75114 $abc$36303$new_n2243_
.sym 75115 $abc$36303$new_n2249_
.sym 75116 $abc$36303$new_n5254_
.sym 75119 instr[20]
.sym 75120 reg_file[22][26]
.sym 75121 instr[22]
.sym 75122 reg_file[18][26]
.sym 75127 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 75131 $abc$36303$new_n2244_
.sym 75132 $abc$36303$new_n2248_
.sym 75133 instr[16]
.sym 75134 $abc$36303$new_n2247_
.sym 75137 instr[21]
.sym 75139 $abc$36303$new_n4009_
.sym 75140 $abc$36303$new_n4008_
.sym 75143 $abc$36303$new_n4013_
.sym 75144 $abc$36303$new_n4010_
.sym 75145 $abc$36303$new_n4016_
.sym 75146 $abc$36303$new_n4007_
.sym 75149 instr[17]
.sym 75150 reg_file[18][26]
.sym 75151 reg_file[22][26]
.sym 75152 instr[15]
.sym 75153 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 75154 i_clk$SB_IO_IN_$glb_clk
.sym 75156 $abc$36303$new_n2867_
.sym 75159 reg_file[3][18]
.sym 75163 $abc$36303$new_n3583_
.sym 75169 alu_i_branch_op[0]
.sym 75172 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 75177 instr[22]
.sym 75182 $abc$36303$new_n3997_
.sym 75186 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 75187 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 75188 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 75190 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 75191 reg_file[27][26]
.sym 75197 $abc$36303$new_n4002_
.sym 75198 instr[21]
.sym 75199 reg_file[9][26]
.sym 75200 $abc$36303$new_n4003_
.sym 75201 instr[24]
.sym 75204 $abc$36303$new_n2255_
.sym 75206 instr[16]
.sym 75208 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 75209 instr[17]
.sym 75210 $abc$36303$new_n2257_
.sym 75211 $abc$36303$new_n2258_
.sym 75212 instr[20]
.sym 75213 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75214 $abc$36303$new_n2253_
.sym 75215 $abc$36303$new_n2256_
.sym 75216 $abc$36303$new_n2254_
.sym 75217 instr[19]
.sym 75218 instr[22]
.sym 75220 reg_file[13][26]
.sym 75221 $abc$36303$new_n2259_
.sym 75226 instr[15]
.sym 75228 $abc$36303$new_n2250_
.sym 75230 reg_file[9][26]
.sym 75231 reg_file[13][26]
.sym 75232 instr[20]
.sym 75233 instr[22]
.sym 75236 $abc$36303$new_n2255_
.sym 75237 instr[16]
.sym 75238 $abc$36303$new_n2254_
.sym 75239 instr[19]
.sym 75242 $abc$36303$new_n2257_
.sym 75243 $abc$36303$new_n2258_
.sym 75244 instr[16]
.sym 75248 reg_file[13][26]
.sym 75249 instr[15]
.sym 75250 instr[17]
.sym 75251 reg_file[9][26]
.sym 75254 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75260 $abc$36303$new_n4003_
.sym 75261 $abc$36303$new_n4002_
.sym 75262 instr[21]
.sym 75263 instr[24]
.sym 75266 $abc$36303$new_n2250_
.sym 75267 $abc$36303$new_n2253_
.sym 75268 $abc$36303$new_n2256_
.sym 75269 $abc$36303$new_n2259_
.sym 75276 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 75277 i_clk$SB_IO_IN_$glb_clk
.sym 75279 $abc$36303$new_n2850_
.sym 75280 reg_file[28][26]
.sym 75281 reg_file[28][18]
.sym 75282 $abc$36303$new_n3567_
.sym 75283 $abc$36303$new_n3568_
.sym 75284 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[18]_new_inv_
.sym 75285 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[18]_new_inv_
.sym 75286 $abc$36303$new_n3563_
.sym 75293 instr[20]
.sym 75294 instr[20]
.sym 75295 instr[24]
.sym 75296 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 75297 instr[17]
.sym 75298 reg_file[13][18]
.sym 75299 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 75300 instr[20]
.sym 75301 instr[17]
.sym 75303 instr[19]
.sym 75304 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 75305 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 75306 instr[15]
.sym 75308 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75312 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 75313 $abc$36303$new_n4005_
.sym 75314 $abc$36303$new_n2250_
.sym 75320 instr[15]
.sym 75322 instr[15]
.sym 75323 reg_file[26][26]
.sym 75325 instr[21]
.sym 75327 $abc$36303$new_n3996_
.sym 75328 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75329 instr[19]
.sym 75330 instr[22]
.sym 75331 reg_file[26][26]
.sym 75332 $abc$36303$new_n2260_
.sym 75333 $abc$36303$new_n4001_
.sym 75334 reg_file[24][26]
.sym 75335 $abc$36303$new_n4004_
.sym 75337 reg_file[28][26]
.sym 75339 $abc$36303$new_n4005_
.sym 75340 $abc$36303$new_n2261_
.sym 75341 instr[16]
.sym 75342 $abc$36303$new_n3997_
.sym 75345 instr[20]
.sym 75347 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 75348 reg_file[30][26]
.sym 75349 instr[17]
.sym 75350 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 75351 instr[24]
.sym 75353 $abc$36303$new_n4001_
.sym 75354 $abc$36303$new_n4005_
.sym 75355 $abc$36303$new_n4004_
.sym 75356 instr[21]
.sym 75359 instr[21]
.sym 75360 $abc$36303$new_n3997_
.sym 75361 $abc$36303$new_n3996_
.sym 75362 instr[24]
.sym 75365 $abc$36303$new_n2261_
.sym 75366 $abc$36303$new_n2260_
.sym 75367 instr[19]
.sym 75368 instr[16]
.sym 75373 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 75377 instr[15]
.sym 75378 reg_file[30][26]
.sym 75379 instr[17]
.sym 75380 reg_file[26][26]
.sym 75383 reg_file[28][26]
.sym 75384 instr[15]
.sym 75385 reg_file[24][26]
.sym 75386 instr[17]
.sym 75390 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75395 instr[22]
.sym 75396 instr[20]
.sym 75397 reg_file[30][26]
.sym 75398 reg_file[26][26]
.sym 75399 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 75400 i_clk$SB_IO_IN_$glb_clk
.sym 75402 reg_file[31][18]
.sym 75403 $abc$36303$new_n3564_
.sym 75404 reg_file[31][26]
.sym 75405 $abc$36303$new_n3566_
.sym 75406 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 75407 $abc$36303$new_n2853_
.sym 75408 $abc$36303$new_n2849_
.sym 75409 $abc$36303$new_n2854_
.sym 75414 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 75416 o_wb_data[13]$SB_IO_OUT
.sym 75417 reg_file[26][26]
.sym 75418 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 75421 reg_file[24][18]
.sym 75422 instr[21]
.sym 75423 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 75427 reg_file[29][18]
.sym 75428 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 75429 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 75430 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 75432 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 75434 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75436 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 75437 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 75443 $abc$36303$new_n2252_
.sym 75445 $abc$36303$new_n2251_
.sym 75446 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 75447 $abc$36303$new_n3598_
.sym 75448 instr[22]
.sym 75451 instr[16]
.sym 75454 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 75456 instr[15]
.sym 75458 reg_file[10][26]
.sym 75459 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75461 reg_file[27][26]
.sym 75462 $abc$36303$new_n3592_
.sym 75463 $abc$36303$new_n5162_
.sym 75464 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 75465 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 75467 instr[17]
.sym 75469 reg_file[31][26]
.sym 75470 instr[20]
.sym 75472 $abc$36303$new_n3597_
.sym 75473 reg_file[14][26]
.sym 75476 $abc$36303$new_n5162_
.sym 75477 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 75478 $abc$36303$new_n3597_
.sym 75479 $abc$36303$new_n3592_
.sym 75482 instr[22]
.sym 75483 instr[20]
.sym 75484 reg_file[31][26]
.sym 75485 reg_file[27][26]
.sym 75488 instr[15]
.sym 75489 instr[17]
.sym 75490 reg_file[10][26]
.sym 75491 reg_file[14][26]
.sym 75495 $abc$36303$new_n2252_
.sym 75496 instr[16]
.sym 75497 $abc$36303$new_n2251_
.sym 75500 instr[15]
.sym 75501 instr[17]
.sym 75502 reg_file[27][26]
.sym 75503 reg_file[31][26]
.sym 75506 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 75507 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 75509 $abc$36303$new_n3598_
.sym 75512 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75518 reg_file[14][26]
.sym 75519 reg_file[10][26]
.sym 75520 instr[22]
.sym 75521 instr[20]
.sym 75522 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 75523 i_clk$SB_IO_IN_$glb_clk
.sym 75525 $abc$36303$new_n2856_
.sym 75526 $abc$36303$new_n3569_
.sym 75527 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 75528 $abc$36303$new_n3565_
.sym 75529 reg_file[5][18]
.sym 75531 $abc$36303$new_n2855_
.sym 75532 reg_file[5][21]
.sym 75537 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75538 o_wb_data[1]$SB_IO_OUT
.sym 75540 instr[15]
.sym 75545 instr[20]
.sym 75549 reg_file[1][21]
.sym 75550 reg_file[15][26]
.sym 75552 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 75555 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75556 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 75558 reg_file[21][18]
.sym 75566 reg_file[15][26]
.sym 75567 instr[21]
.sym 75569 reg_file[11][18]
.sym 75570 instr[15]
.sym 75571 instr[17]
.sym 75573 reg_file[11][26]
.sym 75574 instr[22]
.sym 75575 instr[18]
.sym 75577 reg_file[11][18]
.sym 75578 i_wb_data[18]$SB_IO_IN
.sym 75579 reg_file[11][26]
.sym 75580 instr[20]
.sym 75581 i_wb_data[21]$SB_IO_IN
.sym 75584 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 75587 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 75589 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 75595 reg_file[15][18]
.sym 75597 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 75599 instr[15]
.sym 75600 instr[17]
.sym 75601 reg_file[15][26]
.sym 75602 reg_file[11][26]
.sym 75611 reg_file[15][18]
.sym 75612 reg_file[11][18]
.sym 75613 instr[15]
.sym 75614 instr[17]
.sym 75617 instr[21]
.sym 75618 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 75619 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 75620 i_wb_data[21]$SB_IO_IN
.sym 75623 instr[18]
.sym 75624 i_wb_data[18]$SB_IO_IN
.sym 75625 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 75626 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 75629 instr[20]
.sym 75630 reg_file[11][18]
.sym 75631 instr[22]
.sym 75632 reg_file[15][18]
.sym 75636 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 75641 instr[20]
.sym 75642 reg_file[15][26]
.sym 75643 instr[22]
.sym 75644 reg_file[11][26]
.sym 75645 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 75646 i_clk$SB_IO_IN_$glb_clk
.sym 75648 reg_file[29][18]
.sym 75649 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75651 $abc$36303$new_n2857_
.sym 75652 $abc$36303$new_n5000_
.sym 75653 $abc$36303$new_n3808_
.sym 75655 $abc$36303$new_n3573_
.sym 75661 instr[18]
.sym 75662 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 75664 alu_i_branch_op[1]
.sym 75667 instr[16]
.sym 75669 reg_file[26][18]
.sym 75672 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 75675 $abc$36303$new_n3813_
.sym 75677 instr[22]
.sym 75678 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 75680 reg_file[3][30]
.sym 75682 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 75683 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75691 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 75696 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 75704 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 75714 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75725 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 75743 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75748 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75758 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 75768 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 75769 i_clk$SB_IO_IN_$glb_clk
.sym 75771 reg_file[31][21]
.sym 75772 $abc$36303$new_n5001_
.sym 75773 $abc$36303$new_n5256_
.sym 75774 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 75775 $abc$36303$new_n3791_
.sym 75776 $abc$36303$new_n5257_
.sym 75777 $abc$36303$new_n3792_
.sym 75778 $abc$36303$new_n3807_
.sym 75783 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 75786 instr[20]
.sym 75788 reg_file[14][18]
.sym 75792 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75793 instr[20]
.sym 75795 reg_file[0][18]
.sym 75798 instr[15]
.sym 75799 instr[15]
.sym 75802 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 75803 instr[19]
.sym 75804 $abc$36303$auto$ice40_ffinit.cc:141:execute$36297
.sym 75806 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 75813 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75814 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 75816 reg_file[3][21]
.sym 75817 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75822 instr[15]
.sym 75825 instr[15]
.sym 75827 instr[22]
.sym 75829 instr[20]
.sym 75830 instr[17]
.sym 75834 instr[17]
.sym 75837 instr[20]
.sym 75838 reg_file[7][30]
.sym 75840 reg_file[3][30]
.sym 75842 reg_file[7][21]
.sym 75845 reg_file[3][21]
.sym 75846 instr[15]
.sym 75847 instr[17]
.sym 75848 reg_file[7][21]
.sym 75851 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75857 reg_file[3][21]
.sym 75858 reg_file[7][21]
.sym 75859 instr[22]
.sym 75860 instr[20]
.sym 75863 reg_file[7][30]
.sym 75864 instr[22]
.sym 75865 reg_file[3][30]
.sym 75866 instr[20]
.sym 75872 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 75887 reg_file[3][30]
.sym 75888 instr[15]
.sym 75889 reg_file[7][30]
.sym 75890 instr[17]
.sym 75891 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 75892 i_clk$SB_IO_IN_$glb_clk
.sym 75894 reg_file[17][30]
.sym 75897 $abc$36303$new_n4212_
.sym 75898 $abc$36303$new_n2061_
.sym 75899 $abc$36303$new_n2062_
.sym 75906 instr[23]
.sym 75907 $abc$36303$new_n2331_
.sym 75908 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 75909 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 75910 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 75913 reg_file[15][18]
.sym 75914 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 75915 instr[23]
.sym 75918 reg_file[19][30]
.sym 75921 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 75923 instr[20]
.sym 75924 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 75927 reg_file[17][30]
.sym 75928 instr[19]
.sym 75929 instr[20]
.sym 75935 instr[16]
.sym 75936 reg_file[19][30]
.sym 75937 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 75939 reg_file[23][30]
.sym 75940 reg_file[7][28]
.sym 75943 $abc$36303$new_n4142_
.sym 75944 reg_file[19][30]
.sym 75946 $abc$36303$new_n4143_
.sym 75947 instr[20]
.sym 75948 reg_file[7][28]
.sym 75954 instr[17]
.sym 75959 instr[15]
.sym 75960 instr[21]
.sym 75962 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 75964 $abc$36303$auto$ice40_ffinit.cc:141:execute$36297
.sym 75966 instr[22]
.sym 75968 $abc$36303$new_n4143_
.sym 75969 $abc$36303$new_n4142_
.sym 75970 instr[21]
.sym 75974 instr[15]
.sym 75975 reg_file[7][28]
.sym 75976 instr[17]
.sym 75977 $abc$36303$auto$ice40_ffinit.cc:141:execute$36297
.sym 75980 instr[22]
.sym 75981 reg_file[19][30]
.sym 75982 reg_file[23][30]
.sym 75983 instr[20]
.sym 75987 instr[16]
.sym 75992 reg_file[19][30]
.sym 75993 instr[17]
.sym 75994 reg_file[23][30]
.sym 75995 instr[15]
.sym 75999 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76010 instr[20]
.sym 76011 instr[22]
.sym 76012 reg_file[7][28]
.sym 76013 $abc$36303$auto$ice40_ffinit.cc:141:execute$36297
.sym 76014 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 76015 i_clk$SB_IO_IN_$glb_clk
.sym 76017 reg_file[4][28]
.sym 76019 reg_file[4][21]
.sym 76020 instr[15]
.sym 76021 $abc$36303$new_n3787_
.sym 76022 $abc$36303$new_n4207_
.sym 76024 $abc$36303$new_n2343_
.sym 76032 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76033 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 76039 reg_file[23][17]
.sym 76043 reg_file[26][21]
.sym 76046 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 76048 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 76049 reg_file[11][28]
.sym 76052 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 76058 $abc$36303$new_n4141_
.sym 76060 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 76061 reg_file[18][30]
.sym 76062 $abc$36303$new_n2109_
.sym 76063 $abc$36303$new_n2105_
.sym 76064 instr[17]
.sym 76066 $abc$36303$new_n4138_
.sym 76067 instr[21]
.sym 76068 $abc$36303$new_n4136_
.sym 76069 instr[15]
.sym 76070 reg_file[22][30]
.sym 76071 $abc$36303$new_n4144_
.sym 76073 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 76075 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76080 $abc$36303$new_n2108_
.sym 76081 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 76082 $abc$36303$new_n4137_
.sym 76083 instr[20]
.sym 76084 $abc$36303$new_n4135_
.sym 76086 instr[16]
.sym 76089 instr[22]
.sym 76091 instr[22]
.sym 76092 reg_file[22][30]
.sym 76093 instr[20]
.sym 76094 reg_file[18][30]
.sym 76099 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76103 instr[21]
.sym 76104 $abc$36303$new_n4137_
.sym 76106 $abc$36303$new_n4136_
.sym 76109 $abc$36303$new_n4138_
.sym 76110 $abc$36303$new_n4141_
.sym 76111 $abc$36303$new_n4135_
.sym 76112 $abc$36303$new_n4144_
.sym 76115 $abc$36303$new_n2108_
.sym 76116 $abc$36303$new_n2105_
.sym 76117 $abc$36303$new_n2109_
.sym 76118 instr[16]
.sym 76122 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 76127 instr[15]
.sym 76128 reg_file[22][30]
.sym 76129 instr[17]
.sym 76130 reg_file[18][30]
.sym 76135 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 76137 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 76138 i_clk$SB_IO_IN_$glb_clk
.sym 76140 reg_file[15][28]
.sym 76141 $abc$36303$new_n4208_
.sym 76142 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 76143 $abc$36303$new_n2053_
.sym 76144 instr[16]
.sym 76145 $abc$36303$new_n2048_
.sym 76147 $abc$36303$new_n4209_
.sym 76152 instr[17]
.sym 76155 instr[15]
.sym 76158 reg_file[22][30]
.sym 76160 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 76163 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 76166 instr[22]
.sym 76168 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 76170 $abc$36303$new_n2052_
.sym 76175 instr[22]
.sym 76182 reg_file[10][28]
.sym 76183 instr[20]
.sym 76184 instr[15]
.sym 76185 instr[17]
.sym 76186 instr[24]
.sym 76189 $abc$36303$new_n2106_
.sym 76190 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76191 reg_file[14][28]
.sym 76192 instr[16]
.sym 76193 instr[21]
.sym 76194 reg_file[10][28]
.sym 76196 $abc$36303$new_n4140_
.sym 76197 reg_file[17][30]
.sym 76199 instr[22]
.sym 76200 instr[19]
.sym 76201 $abc$36303$new_n4139_
.sym 76202 reg_file[21][30]
.sym 76204 instr[20]
.sym 76206 $abc$36303$new_n2107_
.sym 76208 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 76212 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 76214 $abc$36303$new_n4140_
.sym 76215 instr[24]
.sym 76216 $abc$36303$new_n4139_
.sym 76217 instr[21]
.sym 76220 instr[15]
.sym 76221 reg_file[17][30]
.sym 76222 reg_file[21][30]
.sym 76223 instr[17]
.sym 76228 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76232 reg_file[10][28]
.sym 76233 instr[22]
.sym 76234 reg_file[14][28]
.sym 76235 instr[20]
.sym 76238 reg_file[17][30]
.sym 76239 instr[20]
.sym 76240 instr[22]
.sym 76241 reg_file[21][30]
.sym 76244 $abc$36303$new_n2106_
.sym 76245 instr[16]
.sym 76246 instr[19]
.sym 76247 $abc$36303$new_n2107_
.sym 76250 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 76256 reg_file[14][28]
.sym 76257 instr[17]
.sym 76258 instr[15]
.sym 76259 reg_file[10][28]
.sym 76260 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 76261 i_clk$SB_IO_IN_$glb_clk
.sym 76263 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 76264 $abc$36303$new_n2054_
.sym 76265 reg_file[16][28]
.sym 76266 reg_file[16][30]
.sym 76267 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 76268 reg_file[21][30]
.sym 76270 $abc$36303$new_n2055_
.sym 76277 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 76278 instr[24]
.sym 76279 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 76282 instr[17]
.sym 76283 instr[17]
.sym 76288 instr[19]
.sym 76289 reg_file[26][28]
.sym 76294 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 76296 i_wb_data[30]$SB_IO_IN
.sym 76304 reg_file[12][30]
.sym 76306 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 76307 $abc$36303$new_n2121_
.sym 76308 instr[16]
.sym 76309 reg_file[8][30]
.sym 76310 $abc$36303$new_n2122_
.sym 76312 instr[19]
.sym 76314 reg_file[30][30]
.sym 76315 reg_file[26][30]
.sym 76318 instr[17]
.sym 76321 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76323 reg_file[26][30]
.sym 76324 $abc$36303$new_n2116_
.sym 76325 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 76326 instr[20]
.sym 76330 $abc$36303$new_n2115_
.sym 76331 instr[15]
.sym 76335 instr[22]
.sym 76337 $abc$36303$new_n2122_
.sym 76338 instr[19]
.sym 76339 instr[16]
.sym 76340 $abc$36303$new_n2121_
.sym 76343 instr[19]
.sym 76344 instr[16]
.sym 76345 $abc$36303$new_n2115_
.sym 76346 $abc$36303$new_n2116_
.sym 76355 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76361 instr[15]
.sym 76362 reg_file[8][30]
.sym 76363 reg_file[12][30]
.sym 76364 instr[17]
.sym 76367 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 76373 reg_file[26][30]
.sym 76374 instr[17]
.sym 76375 instr[15]
.sym 76376 reg_file[30][30]
.sym 76379 reg_file[30][30]
.sym 76380 instr[22]
.sym 76381 reg_file[26][30]
.sym 76382 instr[20]
.sym 76383 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 76384 i_clk$SB_IO_IN_$glb_clk
.sym 76386 $abc$36303$new_n4960_
.sym 76387 $abc$36303$new_n4201_
.sym 76388 $abc$36303$new_n4959_
.sym 76389 reg_file[19][28]
.sym 76390 $abc$36303$new_n4202_
.sym 76391 $abc$36303$new_n2056_
.sym 76392 $abc$36303$new_n4204_
.sym 76393 $abc$36303$new_n4205_
.sym 76401 reg_file[16][30]
.sym 76403 instr[23]
.sym 76406 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76407 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 76412 instr[20]
.sym 76417 instr[19]
.sym 76419 i_wb_data[30]$SB_IO_IN
.sym 76421 instr[20]
.sym 76430 $abc$36303$new_n4130_
.sym 76432 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76433 instr[15]
.sym 76434 reg_file[27][30]
.sym 76435 reg_file[8][30]
.sym 76437 $abc$36303$new_n4125_
.sym 76438 instr[20]
.sym 76440 $abc$36303$new_n4131_
.sym 76442 $abc$36303$new_n4124_
.sym 76444 reg_file[31][30]
.sym 76445 instr[22]
.sym 76451 reg_file[12][30]
.sym 76452 instr[21]
.sym 76453 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 76454 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 76455 instr[24]
.sym 76458 instr[17]
.sym 76461 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76466 $abc$36303$new_n4130_
.sym 76467 instr[21]
.sym 76468 instr[24]
.sym 76469 $abc$36303$new_n4131_
.sym 76472 instr[20]
.sym 76473 reg_file[27][30]
.sym 76474 instr[22]
.sym 76475 reg_file[31][30]
.sym 76478 reg_file[31][30]
.sym 76479 instr[17]
.sym 76480 reg_file[27][30]
.sym 76481 instr[15]
.sym 76487 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 76490 reg_file[8][30]
.sym 76491 instr[20]
.sym 76492 reg_file[12][30]
.sym 76493 instr[22]
.sym 76502 $abc$36303$new_n4125_
.sym 76503 instr[21]
.sym 76504 instr[24]
.sym 76505 $abc$36303$new_n4124_
.sym 76506 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 76507 i_clk$SB_IO_IN_$glb_clk
.sym 76510 reg_file[31][30]
.sym 76511 $abc$36303$new_n4958_
.sym 76512 reg_file[31][28]
.sym 76516 $abc$36303$new_n4203_
.sym 76528 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76540 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 76551 reg_file[13][30]
.sym 76552 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 76556 instr[17]
.sym 76561 instr[15]
.sym 76563 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 76572 instr[20]
.sym 76578 reg_file[9][30]
.sym 76580 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76581 instr[22]
.sym 76590 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 76601 reg_file[9][30]
.sym 76602 instr[22]
.sym 76603 reg_file[13][30]
.sym 76604 instr[20]
.sym 76613 reg_file[13][30]
.sym 76614 instr[15]
.sym 76615 reg_file[9][30]
.sym 76616 instr[17]
.sym 76625 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76629 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 76630 i_clk$SB_IO_IN_$glb_clk
.sym 76636 reg_file[9][30]
.sym 76647 instr[15]
.sym 76654 instr[18]
.sym 76662 o_wb_sel[2]$SB_IO_OUT
.sym 76667 instr[22]
.sym 76684 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 76692 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76748 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 76752 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 76753 i_clk$SB_IO_IN_$glb_clk
.sym 76755 i_wb_data[30]$SB_IO_IN
.sym 76772 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 76784 i_wb_data[30]$SB_IO_IN
.sym 76803 o_wb_data[10]$SB_IO_OUT
.sym 76812 o_wb_data[10]$SB_IO_OUT
.sym 76830 o_wb_addr[11]$SB_IO_OUT
.sym 76833 o_wb_data[3]$SB_IO_OUT
.sym 76840 o_wb_data[3]$SB_IO_OUT
.sym 76848 o_wb_addr[11]$SB_IO_OUT
.sym 76860 reg_file[31][6]
.sym 76872 o_wb_data[3]$SB_IO_OUT
.sym 76876 pc[14]
.sym 76879 reg_file[1][4]
.sym 76910 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 76924 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 76937 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 76976 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 76977 i_clk$SB_IO_IN_$glb_clk
.sym 76979 i_wb_data[4]$SB_IO_IN
.sym 76981 i_wb_data[10]$SB_IO_IN
.sym 76983 $abc$36303$new_n3159_
.sym 76984 $abc$36303$new_n3164_
.sym 76985 $abc$36303$new_n5028_
.sym 76986 $abc$36303$new_n3165_
.sym 76987 $abc$36303$new_n2524_
.sym 76988 reg_file[13][6]
.sym 76989 $abc$36303$new_n3166_
.sym 76990 $abc$36303$new_n5027_
.sym 76993 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 77002 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77004 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 77024 i_wb_data[4]$SB_IO_IN
.sym 77034 $abc$36303$new_n5028_
.sym 77036 reg_file[30][6]
.sym 77037 instr[21]
.sym 77040 reg_file[26][6]
.sym 77043 instr[21]
.sym 77046 $abc$36303$new_n3180_
.sym 77047 instr[24]
.sym 77049 $abc$36303$new_n3164_
.sym 77069 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 77076 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77087 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 77119 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 77136 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77139 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 77140 i_clk$SB_IO_IN_$glb_clk
.sym 77142 $abc$36303$new_n5032_
.sym 77145 $abc$36303$new_n3167_
.sym 77146 $abc$36303$new_n2523_
.sym 77147 $abc$36303$new_n3163_
.sym 77148 $abc$36303$new_n5029_
.sym 77149 reg_file[27][6]
.sym 77156 instr[22]
.sym 77167 $abc$36303$new_n2523_
.sym 77168 instr[20]
.sym 77170 $abc$36303$new_n3171_
.sym 77171 instr[17]
.sym 77172 instr[17]
.sym 77174 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 77176 instr[17]
.sym 77183 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77184 reg_file[11][6]
.sym 77187 instr[17]
.sym 77188 instr[20]
.sym 77189 reg_file[8][6]
.sym 77190 reg_file[15][6]
.sym 77191 $abc$36303$new_n3159_
.sym 77194 reg_file[15][6]
.sym 77195 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 77197 reg_file[8][6]
.sym 77199 instr[15]
.sym 77202 reg_file[12][6]
.sym 77203 instr[21]
.sym 77210 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 77212 instr[24]
.sym 77213 $abc$36303$new_n3160_
.sym 77214 instr[22]
.sym 77217 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 77228 instr[15]
.sym 77229 reg_file[8][6]
.sym 77230 instr[17]
.sym 77231 reg_file[12][6]
.sym 77235 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77240 instr[15]
.sym 77241 reg_file[11][6]
.sym 77242 instr[17]
.sym 77243 reg_file[15][6]
.sym 77246 $abc$36303$new_n3159_
.sym 77247 instr[21]
.sym 77248 $abc$36303$new_n3160_
.sym 77249 instr[24]
.sym 77252 reg_file[8][6]
.sym 77253 reg_file[12][6]
.sym 77254 instr[22]
.sym 77255 instr[20]
.sym 77258 instr[20]
.sym 77259 instr[22]
.sym 77260 reg_file[11][6]
.sym 77261 reg_file[15][6]
.sym 77262 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 77263 i_clk$SB_IO_IN_$glb_clk
.sym 77265 $abc$36303$new_n2531_
.sym 77266 reg_file[26][6]
.sym 77267 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 77268 reg_file[26][4]
.sym 77269 $abc$36303$new_n3169_
.sym 77270 $abc$36303$new_n2528_
.sym 77271 $abc$36303$new_n3179_
.sym 77272 $abc$36303$new_n2529_
.sym 77278 reg_file[11][6]
.sym 77280 instr[19]
.sym 77285 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 77290 pc[14]
.sym 77292 instr[23]
.sym 77297 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77299 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 77307 instr[20]
.sym 77308 reg_file[17][6]
.sym 77309 reg_file[14][6]
.sym 77310 reg_file[10][6]
.sym 77311 $abc$36303$new_n3158_
.sym 77312 $abc$36303$new_n5029_
.sym 77313 $abc$36303$new_n3162_
.sym 77314 reg_file[10][6]
.sym 77315 $abc$36303$new_n3187_
.sym 77317 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 77318 $abc$36303$new_n2527_
.sym 77319 instr[16]
.sym 77320 $abc$36303$new_n2522_
.sym 77321 $abc$36303$new_n3161_
.sym 77323 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 77324 reg_file[21][6]
.sym 77326 instr[22]
.sym 77327 $abc$36303$new_n2523_
.sym 77328 $abc$36303$new_n2526_
.sym 77331 instr[17]
.sym 77332 instr[22]
.sym 77333 instr[21]
.sym 77335 $abc$36303$new_n2528_
.sym 77336 instr[18]
.sym 77337 instr[15]
.sym 77341 $abc$36303$new_n3187_
.sym 77342 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 77345 $abc$36303$new_n2522_
.sym 77346 $abc$36303$new_n2528_
.sym 77347 instr[18]
.sym 77348 $abc$36303$new_n5029_
.sym 77351 $abc$36303$new_n3161_
.sym 77352 $abc$36303$new_n3162_
.sym 77353 instr[21]
.sym 77354 $abc$36303$new_n3158_
.sym 77357 $abc$36303$new_n2527_
.sym 77358 $abc$36303$new_n2526_
.sym 77359 $abc$36303$new_n2523_
.sym 77360 instr[16]
.sym 77363 reg_file[17][6]
.sym 77364 instr[20]
.sym 77365 reg_file[21][6]
.sym 77366 instr[22]
.sym 77369 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 77370 $abc$36303$new_n3187_
.sym 77375 instr[15]
.sym 77376 reg_file[14][6]
.sym 77377 instr[17]
.sym 77378 reg_file[10][6]
.sym 77381 reg_file[14][6]
.sym 77382 instr[22]
.sym 77383 instr[20]
.sym 77384 reg_file[10][6]
.sym 77385 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 77386 i_clk$SB_IO_IN_$glb_clk
.sym 77388 reg_file[7][6]
.sym 77389 $abc$36303$new_n3174_
.sym 77390 $abc$36303$new_n2540_
.sym 77391 $abc$36303$new_n3170_
.sym 77392 $abc$36303$new_n2530_
.sym 77393 $abc$36303$new_n2535_
.sym 77394 $abc$36303$new_n3173_
.sym 77395 $abc$36303$new_n3181_
.sym 77398 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 77400 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77401 $abc$36303$new_n3187_
.sym 77402 reg_file[17][6]
.sym 77404 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 77406 reg_file[10][6]
.sym 77407 instr[16]
.sym 77408 $abc$36303$new_n2522_
.sym 77410 reg_file[10][6]
.sym 77411 instr[20]
.sym 77412 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 77414 reg_file[26][4]
.sym 77416 pc[14]
.sym 77418 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 77422 instr[18]
.sym 77431 $abc$36303$new_n4502_
.sym 77432 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 77434 $abc$36303$auto$ice40_ffinit.cc:141:execute$36197
.sym 77435 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 77436 $abc$36303$new_n4503_
.sym 77437 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 77439 $abc$36303$new_n4472_
.sym 77440 $abc$36303$new_n4473_
.sym 77441 instr[17]
.sym 77442 $abc$36303$auto$ice40_ffinit.cc:141:execute$36197
.sym 77443 $abc$36303$new_n4455_
.sym 77444 instr[22]
.sym 77445 instr[15]
.sym 77446 pc[2]
.sym 77447 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 77449 $abc$36303$new_n4464_
.sym 77454 instr[20]
.sym 77457 reg_file[6][6]
.sym 77462 instr[15]
.sym 77463 reg_file[6][6]
.sym 77464 $abc$36303$auto$ice40_ffinit.cc:141:execute$36197
.sym 77465 instr[17]
.sym 77468 pc[2]
.sym 77469 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 77470 $abc$36303$new_n4455_
.sym 77471 $abc$36303$new_n4464_
.sym 77474 instr[22]
.sym 77475 $abc$36303$auto$ice40_ffinit.cc:141:execute$36197
.sym 77476 instr[20]
.sym 77477 reg_file[6][6]
.sym 77486 $abc$36303$new_n4473_
.sym 77487 $abc$36303$new_n4472_
.sym 77488 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 77489 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 77498 $abc$36303$new_n4502_
.sym 77499 $abc$36303$new_n4503_
.sym 77500 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 77501 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 77508 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 77509 i_clk$SB_IO_IN_$glb_clk
.sym 77510 i_reset$SB_IO_IN_$glb_sr
.sym 77511 reg_file[16][6]
.sym 77512 $abc$36303$new_n3172_
.sym 77513 $abc$36303$new_n2536_
.sym 77516 reg_file[16][4]
.sym 77517 reg_file[16][10]
.sym 77523 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 77524 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 77525 $abc$36303$new_n4502_
.sym 77526 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77527 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 77528 $abc$36303$new_n4473_
.sym 77530 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 77535 $abc$36303$new_n2477_
.sym 77539 instr[24]
.sym 77540 reg_file[23][4]
.sym 77541 instr[21]
.sym 77542 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 77544 instr[21]
.sym 77545 reg_file[31][4]
.sym 77546 reg_file[10][4]
.sym 77559 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 77563 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 77572 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 77591 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 77623 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 77631 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 77632 i_clk$SB_IO_IN_$glb_clk
.sym 77635 $abc$36303$new_n2446_
.sym 77636 $abc$36303$new_n5019_
.sym 77637 $abc$36303$new_n5017_
.sym 77638 reg_file[22][4]
.sym 77639 $abc$36303$new_n5018_
.sym 77640 $abc$36303$new_n2441_
.sym 77641 $abc$36303$new_n2445_
.sym 77645 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 77647 branch_instr_offset[6]
.sym 77654 pc[0]
.sym 77658 instr[22]
.sym 77659 instr[20]
.sym 77660 instr[17]
.sym 77663 instr[17]
.sym 77664 reg_file[14][4]
.sym 77665 instr[17]
.sym 77666 $2\o_wb_we[0:0]
.sym 77667 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 77668 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 77669 instr[18]
.sym 77675 instr[20]
.sym 77681 instr[17]
.sym 77682 $abc$36303$new_n2475_
.sym 77683 $abc$36303$new_n2431_
.sym 77684 instr[22]
.sym 77685 $abc$36303$new_n2476_
.sym 77688 instr[16]
.sym 77689 $abc$36303$new_n2432_
.sym 77691 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 77692 reg_file[18][4]
.sym 77695 reg_file[22][4]
.sym 77699 reg_file[3][6]
.sym 77701 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 77702 instr[15]
.sym 77703 reg_file[22][4]
.sym 77704 instr[21]
.sym 77708 instr[22]
.sym 77709 reg_file[18][4]
.sym 77710 reg_file[22][4]
.sym 77720 instr[17]
.sym 77721 reg_file[18][4]
.sym 77722 instr[15]
.sym 77723 reg_file[22][4]
.sym 77726 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 77733 reg_file[3][6]
.sym 77741 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 77744 instr[21]
.sym 77745 $abc$36303$new_n2432_
.sym 77746 instr[20]
.sym 77747 $abc$36303$new_n2431_
.sym 77750 $abc$36303$new_n2475_
.sym 77751 instr[16]
.sym 77752 $abc$36303$new_n2476_
.sym 77754 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 77755 i_clk$SB_IO_IN_$glb_clk
.sym 77757 $abc$36303$new_n2471_
.sym 77758 $abc$36303$new_n2467_
.sym 77759 reg_file[23][4]
.sym 77760 $abc$36303$new_n2451_
.sym 77761 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 77763 $abc$36303$new_n2448_
.sym 77764 $abc$36303$new_n2447_
.sym 77771 reg_file[10][3]
.sym 77774 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 77775 reg_file[30][4]
.sym 77776 instr[19]
.sym 77778 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 77782 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 77785 instr[23]
.sym 77786 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 77787 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 77798 $abc$36303$new_n2435_
.sym 77799 $abc$36303$new_n2478_
.sym 77800 $abc$36303$new_n5019_
.sym 77801 $abc$36303$new_n2473_
.sym 77802 $abc$36303$new_n2480_
.sym 77803 instr[23]
.sym 77804 $abc$36303$new_n2413_
.sym 77805 $abc$36303$new_n2474_
.sym 77806 instr[16]
.sym 77807 $abc$36303$new_n2477_
.sym 77808 $abc$36303$new_n2483_
.sym 77809 $abc$36303$new_n2479_
.sym 77810 reg_file[23][4]
.sym 77811 $abc$36303$memory\reg_file$rdmux[1][1][1]$a$2245[4]_new_inv_
.sym 77812 $abc$36303$new_n2430_
.sym 77813 $abc$36303$new_n2434_
.sym 77814 $abc$36303$new_n2400_
.sym 77815 $abc$36303$new_n2467_
.sym 77816 reg_file[23][4]
.sym 77818 instr[19]
.sym 77819 instr[15]
.sym 77820 reg_file[19][4]
.sym 77821 instr[22]
.sym 77822 instr[24]
.sym 77823 instr[17]
.sym 77824 instr[21]
.sym 77825 $abc$36303$new_n2433_
.sym 77826 $2\o_wb_we[0:0]
.sym 77827 instr[18]
.sym 77828 $abc$36303$new_n2438_
.sym 77831 instr[19]
.sym 77832 $abc$36303$new_n2478_
.sym 77833 $abc$36303$new_n2479_
.sym 77834 instr[16]
.sym 77837 $2\o_wb_we[0:0]
.sym 77838 $abc$36303$new_n2413_
.sym 77839 instr[23]
.sym 77840 $abc$36303$new_n2400_
.sym 77843 instr[18]
.sym 77844 $abc$36303$new_n2473_
.sym 77845 $abc$36303$new_n5019_
.sym 77846 $abc$36303$new_n2467_
.sym 77849 $abc$36303$new_n2474_
.sym 77850 $abc$36303$new_n2477_
.sym 77851 $abc$36303$new_n2483_
.sym 77852 $abc$36303$new_n2480_
.sym 77855 $abc$36303$new_n2435_
.sym 77856 instr[24]
.sym 77857 $abc$36303$memory\reg_file$rdmux[1][1][1]$a$2245[4]_new_inv_
.sym 77858 $abc$36303$new_n2438_
.sym 77861 $abc$36303$new_n2430_
.sym 77862 $abc$36303$new_n2434_
.sym 77863 instr[21]
.sym 77864 $abc$36303$new_n2433_
.sym 77867 reg_file[19][4]
.sym 77869 reg_file[23][4]
.sym 77870 instr[22]
.sym 77873 reg_file[23][4]
.sym 77874 instr[17]
.sym 77875 instr[15]
.sym 77876 reg_file[19][4]
.sym 77878 i_clk$SB_IO_IN_$glb_clk
.sym 77879 i_reset$SB_IO_IN_$glb_sr
.sym 77883 $abc$36303$new_n2436_
.sym 77884 reg_file[19][9]
.sym 77885 $abc$36303$new_n2484_
.sym 77886 reg_file[19][4]
.sym 77891 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 77900 $abc$36303$new_n2413_
.sym 77902 instr[16]
.sym 77904 instr[19]
.sym 77905 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 77908 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 77909 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 77910 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 77913 instr[18]
.sym 77928 $abc$36303$new_n2484_
.sym 77929 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 77930 instr[19]
.sym 77931 reg_file[21][4]
.sym 77932 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 77933 $abc$36303$new_n2437_
.sym 77935 instr[17]
.sym 77937 instr[15]
.sym 77938 instr[20]
.sym 77939 instr[22]
.sym 77942 reg_file[5][4]
.sym 77943 reg_file[17][4]
.sym 77944 instr[16]
.sym 77945 instr[22]
.sym 77946 instr[20]
.sym 77948 $abc$36303$new_n2436_
.sym 77950 $abc$36303$new_n2485_
.sym 77951 instr[21]
.sym 77952 reg_file[1][4]
.sym 77954 $abc$36303$new_n2436_
.sym 77955 $abc$36303$new_n2437_
.sym 77956 instr[20]
.sym 77957 instr[21]
.sym 77960 instr[17]
.sym 77961 instr[15]
.sym 77962 reg_file[21][4]
.sym 77963 reg_file[17][4]
.sym 77966 instr[19]
.sym 77967 instr[16]
.sym 77968 $abc$36303$new_n2485_
.sym 77969 $abc$36303$new_n2484_
.sym 77979 reg_file[5][4]
.sym 77980 reg_file[1][4]
.sym 77981 instr[22]
.sym 77984 instr[17]
.sym 77985 instr[15]
.sym 77986 reg_file[5][4]
.sym 77987 reg_file[1][4]
.sym 77993 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 77996 instr[20]
.sym 77997 reg_file[17][4]
.sym 77998 reg_file[21][4]
.sym 77999 instr[22]
.sym 78000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 78001 i_clk$SB_IO_IN_$glb_clk
.sym 78003 $abc$36303$new_n3354_
.sym 78006 $abc$36303$new_n2623_
.sym 78007 reg_file[5][9]
.sym 78008 reg_file[5][4]
.sym 78016 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 78018 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78020 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 78024 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 78027 instr[21]
.sym 78029 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 78030 instr[23]
.sym 78031 instr[21]
.sym 78033 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 78034 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 78037 instr[21]
.sym 78038 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78055 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 78063 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78065 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 78090 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 78104 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78123 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 78124 i_clk$SB_IO_IN_$glb_clk
.sym 78126 $abc$36303$new_n2622_
.sym 78127 $abc$36303$new_n3355_
.sym 78128 reg_file[0][9]
.sym 78129 $abc$36303$new_n3353_
.sym 78130 $abc$36303$new_n2611_
.sym 78131 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 78132 $abc$36303$new_n2621_
.sym 78133 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 78137 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 78141 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78151 instr[20]
.sym 78152 instr[17]
.sym 78153 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 78156 instr[20]
.sym 78157 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 78159 instr[17]
.sym 78161 instr[22]
.sym 78167 instr[20]
.sym 78168 instr[22]
.sym 78172 reg_file[24][9]
.sym 78173 $abc$36303$new_n5044_
.sym 78177 $abc$36303$new_n5048_
.sym 78180 $abc$36303$new_n3363_
.sym 78182 instr[16]
.sym 78183 instr[15]
.sym 78185 $abc$36303$new_n5047_
.sym 78186 $abc$36303$new_n3366_
.sym 78188 reg_file[28][9]
.sym 78190 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 78192 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78194 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 78195 instr[19]
.sym 78196 reg_file[28][9]
.sym 78197 instr[21]
.sym 78198 $abc$36303$new_n3367_
.sym 78212 instr[15]
.sym 78213 reg_file[28][9]
.sym 78214 $abc$36303$new_n5047_
.sym 78215 reg_file[24][9]
.sym 78218 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 78224 $abc$36303$new_n5044_
.sym 78225 $abc$36303$new_n5048_
.sym 78226 instr[16]
.sym 78227 instr[19]
.sym 78233 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78236 $abc$36303$new_n3363_
.sym 78237 instr[21]
.sym 78238 $abc$36303$new_n3367_
.sym 78239 $abc$36303$new_n3366_
.sym 78242 reg_file[24][9]
.sym 78243 instr[20]
.sym 78244 instr[22]
.sym 78245 reg_file[28][9]
.sym 78246 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 78247 i_clk$SB_IO_IN_$glb_clk
.sym 78249 reg_file[4][8]
.sym 78250 $abc$36303$new_n3356_
.sym 78251 $abc$36303$new_n3349_
.sym 78252 $abc$36303$new_n2615_
.sym 78254 reg_file[4][12]
.sym 78255 reg_file[4][9]
.sym 78258 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 78259 alu_i_branch_op[1]
.sym 78261 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 78266 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 78274 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 78275 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 78276 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 78277 instr[23]
.sym 78279 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 78284 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 78290 $abc$36303$new_n3352_
.sym 78291 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78293 reg_file[3][9]
.sym 78294 instr[16]
.sym 78298 $abc$36303$new_n3351_
.sym 78301 $abc$36303$new_n2620_
.sym 78304 $abc$36303$new_n2619_
.sym 78305 instr[24]
.sym 78311 instr[20]
.sym 78312 instr[17]
.sym 78314 instr[21]
.sym 78317 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 78319 reg_file[7][9]
.sym 78320 instr[15]
.sym 78321 instr[22]
.sym 78323 instr[22]
.sym 78324 instr[20]
.sym 78325 reg_file[7][9]
.sym 78326 reg_file[3][9]
.sym 78329 instr[21]
.sym 78330 $abc$36303$new_n3352_
.sym 78331 $abc$36303$new_n3351_
.sym 78341 instr[15]
.sym 78342 reg_file[7][9]
.sym 78343 reg_file[3][9]
.sym 78344 instr[17]
.sym 78355 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78361 instr[24]
.sym 78366 $abc$36303$new_n2620_
.sym 78367 $abc$36303$new_n2619_
.sym 78368 instr[16]
.sym 78369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 78370 i_clk$SB_IO_IN_$glb_clk
.sym 78372 $abc$36303$new_n3358_
.sym 78373 reg_file[17][8]
.sym 78375 reg_file[17][9]
.sym 78377 $abc$36303$new_n4185_
.sym 78378 $abc$36303$new_n2595_
.sym 78379 $abc$36303$new_n2616_
.sym 78382 instr[23]
.sym 78386 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 78387 instr[16]
.sym 78390 instr[16]
.sym 78393 reg_file[24][9]
.sym 78395 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78396 reg_file[21][9]
.sym 78397 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 78398 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 78402 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 78403 instr[19]
.sym 78404 reg_file[11][12]
.sym 78406 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 78407 instr[19]
.sym 78418 reg_file[0][12]
.sym 78421 instr[20]
.sym 78424 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 78426 reg_file[4][12]
.sym 78427 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78428 reg_file[0][12]
.sym 78429 instr[17]
.sym 78432 instr[15]
.sym 78438 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78443 instr[22]
.sym 78452 instr[15]
.sym 78453 instr[17]
.sym 78454 reg_file[0][12]
.sym 78455 reg_file[4][12]
.sym 78464 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78482 reg_file[4][12]
.sym 78483 instr[20]
.sym 78484 reg_file[0][12]
.sym 78485 instr[22]
.sym 78489 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78492 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 78493 i_clk$SB_IO_IN_$glb_clk
.sym 78495 $abc$36303$new_n4178_
.sym 78496 $abc$36303$new_n4184_
.sym 78497 reg_file[11][12]
.sym 78498 $abc$36303$new_n2584_
.sym 78499 $abc$36303$new_n2589_
.sym 78500 $abc$36303$new_n2594_
.sym 78501 $abc$36303$new_n4174_
.sym 78502 $abc$36303$new_n2588_
.sym 78515 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78516 branch_instr_offset[6]
.sym 78518 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78519 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 78521 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 78523 instr[21]
.sym 78525 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 78529 instr[23]
.sym 78530 instr[21]
.sym 78537 instr[21]
.sym 78538 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 78539 $abc$36303$new_n2592_
.sym 78541 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78542 reg_file[21][8]
.sym 78543 reg_file[3][8]
.sym 78545 reg_file[17][8]
.sym 78546 $abc$36303$new_n4182_
.sym 78548 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78550 instr[15]
.sym 78551 reg_file[3][8]
.sym 78552 instr[16]
.sym 78553 $abc$36303$new_n2593_
.sym 78554 reg_file[7][8]
.sym 78555 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 78557 instr[17]
.sym 78560 instr[20]
.sym 78561 instr[20]
.sym 78562 instr[22]
.sym 78563 $abc$36303$new_n4183_
.sym 78569 $abc$36303$new_n4183_
.sym 78570 instr[21]
.sym 78572 $abc$36303$new_n4182_
.sym 78575 instr[15]
.sym 78576 reg_file[3][8]
.sym 78577 instr[17]
.sym 78578 reg_file[7][8]
.sym 78582 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78587 instr[22]
.sym 78588 instr[20]
.sym 78589 reg_file[3][8]
.sym 78590 reg_file[7][8]
.sym 78593 reg_file[17][8]
.sym 78594 instr[20]
.sym 78595 reg_file[21][8]
.sym 78596 instr[22]
.sym 78599 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 78608 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78611 $abc$36303$new_n2593_
.sym 78613 $abc$36303$new_n2592_
.sym 78614 instr[16]
.sym 78615 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 78616 i_clk$SB_IO_IN_$glb_clk
.sym 78618 reg_file[28][8]
.sym 78621 $abc$36303$new_n5042_
.sym 78622 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 78623 $abc$36303$new_n4167_
.sym 78632 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 78637 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 78639 $abc$36303$new_n4184_
.sym 78642 instr[20]
.sym 78643 instr[17]
.sym 78644 $abc$36303$new_n2584_
.sym 78645 instr[18]
.sym 78646 instr[20]
.sym 78647 instr[20]
.sym 78648 instr[22]
.sym 78649 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 78650 instr[17]
.sym 78651 reg_file[0][14]
.sym 78660 $abc$36303$new_n4166_
.sym 78662 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78664 instr[20]
.sym 78665 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 78666 instr[22]
.sym 78667 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78668 $abc$36303$new_n4163_
.sym 78670 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 78674 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 78676 instr[17]
.sym 78682 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78683 instr[21]
.sym 78685 instr[15]
.sym 78688 $abc$36303$new_n4167_
.sym 78690 reg_file[6][8]
.sym 78693 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 78699 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 78704 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 78705 instr[20]
.sym 78706 reg_file[6][8]
.sym 78707 instr[22]
.sym 78710 instr[17]
.sym 78711 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 78712 instr[15]
.sym 78713 reg_file[6][8]
.sym 78716 $abc$36303$new_n4163_
.sym 78717 $abc$36303$new_n4166_
.sym 78718 $abc$36303$new_n4167_
.sym 78719 instr[21]
.sym 78722 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78729 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78738 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 78739 i_clk$SB_IO_IN_$glb_clk
.sym 78741 $abc$36303$new_n4172_
.sym 78742 $abc$36303$new_n2582_
.sym 78743 $abc$36303$new_n4173_
.sym 78744 $abc$36303$new_n2578_
.sym 78745 reg_file[31][14]
.sym 78746 $abc$36303$new_n4168_
.sym 78747 $abc$36303$new_n2583_
.sym 78756 $abc$36303$new_n5041_
.sym 78759 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 78762 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 78766 instr[23]
.sym 78767 $abc$36303$new_n5295_
.sym 78769 instr[23]
.sym 78774 instr[24]
.sym 78776 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 78783 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 78784 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 78785 $abc$36303$new_n4165_
.sym 78786 $abc$36303$new_n5039_
.sym 78787 reg_file[21][14]
.sym 78788 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 78789 $abc$36303$new_n4164_
.sym 78791 instr[16]
.sym 78792 $abc$36303$new_n5038_
.sym 78793 $abc$36303$new_n5042_
.sym 78795 reg_file[21][14]
.sym 78796 reg_file[17][14]
.sym 78797 instr[24]
.sym 78800 reg_file[20][14]
.sym 78801 $abc$36303$new_n2578_
.sym 78802 instr[20]
.sym 78803 instr[17]
.sym 78804 $abc$36303$new_n2584_
.sym 78805 instr[18]
.sym 78806 instr[19]
.sym 78808 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78811 instr[21]
.sym 78812 instr[22]
.sym 78813 instr[15]
.sym 78815 $abc$36303$new_n5039_
.sym 78816 instr[18]
.sym 78817 $abc$36303$new_n2584_
.sym 78818 $abc$36303$new_n2578_
.sym 78821 $abc$36303$new_n4165_
.sym 78822 instr[24]
.sym 78823 $abc$36303$new_n4164_
.sym 78824 instr[21]
.sym 78827 $abc$36303$new_n5042_
.sym 78828 instr[19]
.sym 78829 instr[16]
.sym 78830 $abc$36303$new_n5038_
.sym 78835 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 78839 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 78845 reg_file[21][14]
.sym 78846 instr[20]
.sym 78847 instr[22]
.sym 78848 reg_file[20][14]
.sym 78852 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78857 instr[17]
.sym 78858 reg_file[21][14]
.sym 78859 reg_file[17][14]
.sym 78860 instr[15]
.sym 78861 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 78862 i_clk$SB_IO_IN_$glb_clk
.sym 78864 $abc$36303$new_n5151_
.sym 78865 reg_file[11][14]
.sym 78866 $abc$36303$new_n2743_
.sym 78867 $abc$36303$new_n5073_
.sym 78868 $abc$36303$new_n3529_
.sym 78869 $abc$36303$new_n5074_
.sym 78870 instr[22]
.sym 78871 reg_file[11][8]
.sym 78874 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 78876 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 78882 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 78885 instr[16]
.sym 78889 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 78891 instr[19]
.sym 78893 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 78894 $abc$36303$new_n5269_
.sym 78895 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78896 instr[19]
.sym 78897 instr[18]
.sym 78899 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 78907 instr[19]
.sym 78908 $abc$36303$new_n5268_
.sym 78910 reg_file[19][14]
.sym 78911 reg_file[17][14]
.sym 78913 $abc$36303$new_n5152_
.sym 78914 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78915 reg_file[16][14]
.sym 78916 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 78918 reg_file[20][14]
.sym 78919 reg_file[5][14]
.sym 78920 $abc$36303$new_n5267_
.sym 78921 $abc$36303$new_n5151_
.sym 78922 instr[22]
.sym 78923 $abc$36303$new_n5296_
.sym 78925 instr[16]
.sym 78926 $abc$36303$new_n5074_
.sym 78927 $abc$36303$new_n5295_
.sym 78928 reg_file[1][14]
.sym 78929 instr[21]
.sym 78930 reg_file[18][14]
.sym 78931 instr[15]
.sym 78932 instr[17]
.sym 78934 instr[24]
.sym 78936 instr[15]
.sym 78938 $abc$36303$new_n5151_
.sym 78939 instr[22]
.sym 78940 reg_file[18][14]
.sym 78941 reg_file[19][14]
.sym 78944 reg_file[5][14]
.sym 78945 instr[17]
.sym 78946 reg_file[1][14]
.sym 78947 instr[15]
.sym 78950 $abc$36303$new_n5295_
.sym 78951 reg_file[16][14]
.sym 78952 reg_file[17][14]
.sym 78953 instr[22]
.sym 78956 instr[15]
.sym 78957 $abc$36303$new_n5267_
.sym 78958 reg_file[16][14]
.sym 78959 reg_file[20][14]
.sym 78962 instr[24]
.sym 78963 $abc$36303$new_n5152_
.sym 78964 $abc$36303$new_n5296_
.sym 78965 instr[21]
.sym 78971 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 78980 $abc$36303$new_n5074_
.sym 78981 instr[16]
.sym 78982 $abc$36303$new_n5268_
.sym 78983 instr[19]
.sym 78984 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 78985 i_clk$SB_IO_IN_$glb_clk
.sym 78987 $abc$36303$new_n3528_
.sym 78988 $abc$36303$new_n2744_
.sym 78989 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 78990 $abc$36303$new_n2739_
.sym 78991 $abc$36303$new_n3530_
.sym 78992 $abc$36303$new_n2742_
.sym 78993 reg_file[26][14]
.sym 78994 $abc$36303$new_n2738_
.sym 79004 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 79006 o_wb_addr[31]$SB_IO_OUT
.sym 79011 instr[21]
.sym 79012 reg_file[27][14]
.sym 79013 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 79014 instr[21]
.sym 79015 instr[21]
.sym 79016 instr[24]
.sym 79017 instr[21]
.sym 79018 instr[21]
.sym 79020 instr[21]
.sym 79021 instr[23]
.sym 79022 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 79028 $abc$36303$new_n2755_
.sym 79029 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 79031 instr[21]
.sym 79033 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 79034 $abc$36303$new_n2754_
.sym 79035 instr[15]
.sym 79036 $abc$36303$new_n3553_
.sym 79037 $abc$36303$new_n2753_
.sym 79039 reg_file[6][14]
.sym 79040 $abc$36303$new_n2756_
.sym 79043 $abc$36303$new_n2751_
.sym 79044 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 79045 instr[16]
.sym 79046 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 79047 reg_file[6][14]
.sym 79048 instr[22]
.sym 79050 $abc$36303$new_n2752_
.sym 79051 $abc$36303$new_n2738_
.sym 79053 $abc$36303$auto$ice40_ffinit.cc:141:execute$36233
.sym 79054 $abc$36303$new_n5269_
.sym 79055 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 79056 instr[19]
.sym 79057 instr[18]
.sym 79058 instr[17]
.sym 79059 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 79061 instr[22]
.sym 79062 instr[21]
.sym 79063 $abc$36303$auto$ice40_ffinit.cc:141:execute$36233
.sym 79064 reg_file[6][14]
.sym 79067 $abc$36303$new_n3553_
.sym 79068 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 79069 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 79070 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 79073 instr[18]
.sym 79074 $abc$36303$new_n2738_
.sym 79075 $abc$36303$new_n2751_
.sym 79076 $abc$36303$new_n5269_
.sym 79081 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 79085 $abc$36303$auto$ice40_ffinit.cc:141:execute$36233
.sym 79086 instr[17]
.sym 79087 reg_file[6][14]
.sym 79088 instr[15]
.sym 79092 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 79097 $abc$36303$new_n2754_
.sym 79098 instr[16]
.sym 79099 $abc$36303$new_n2753_
.sym 79100 instr[19]
.sym 79103 $abc$36303$new_n2756_
.sym 79104 $abc$36303$new_n2755_
.sym 79105 instr[16]
.sym 79106 $abc$36303$new_n2752_
.sym 79107 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 79108 i_clk$SB_IO_IN_$glb_clk
.sym 79110 $abc$36303$new_n3526_
.sym 79111 $abc$36303$new_n3527_
.sym 79112 reg_file[24][14]
.sym 79113 $abc$36303$new_n3525_
.sym 79114 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 79115 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[14]_new_inv_
.sym 79116 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[14]_new_inv_
.sym 79117 $abc$36303$new_n3524_
.sym 79122 reg_file[30][14]
.sym 79126 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 79130 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 79134 instr[22]
.sym 79136 instr[20]
.sym 79137 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 79138 instr[20]
.sym 79139 reg_file[0][14]
.sym 79142 instr[22]
.sym 79143 instr[17]
.sym 79144 instr[17]
.sym 79145 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 79151 instr[17]
.sym 79156 instr[20]
.sym 79157 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 79159 $abc$36303$new_n5155_
.sym 79160 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 79161 instr[15]
.sym 79163 reg_file[0][14]
.sym 79164 $abc$36303$new_n5300_
.sym 79165 $abc$36303$new_n5297_
.sym 79166 $abc$36303$new_n5156_
.sym 79169 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 79171 instr[21]
.sym 79172 $abc$36303$new_n5299_
.sym 79176 instr[24]
.sym 79178 reg_file[4][14]
.sym 79181 instr[23]
.sym 79182 $abc$36303$new_n3524_
.sym 79196 $abc$36303$new_n5300_
.sym 79197 $abc$36303$new_n5297_
.sym 79198 $abc$36303$new_n3524_
.sym 79199 instr[23]
.sym 79205 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 79208 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 79214 $abc$36303$new_n5299_
.sym 79215 $abc$36303$new_n5156_
.sym 79216 instr[20]
.sym 79217 instr[24]
.sym 79220 instr[17]
.sym 79221 instr[15]
.sym 79222 reg_file[4][14]
.sym 79223 reg_file[0][14]
.sym 79226 reg_file[0][14]
.sym 79227 instr[21]
.sym 79228 $abc$36303$new_n5155_
.sym 79229 reg_file[4][14]
.sym 79230 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 79231 i_clk$SB_IO_IN_$glb_clk
.sym 79234 $abc$36303$new_n3582_
.sym 79236 reg_file[8][14]
.sym 79237 $abc$36303$new_n3584_
.sym 79238 $abc$36303$new_n2866_
.sym 79240 reg_file[8][18]
.sym 79241 o_wb_addr[18]$SB_IO_OUT
.sym 79251 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 79252 reg_file[28][14]
.sym 79253 $abc$36303$new_n5297_
.sym 79260 instr[24]
.sym 79262 instr[24]
.sym 79265 instr[23]
.sym 79266 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79267 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 79268 $abc$36303$new_n3582_
.sym 79274 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 79278 reg_file[6][18]
.sym 79285 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 79293 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 79296 instr[20]
.sym 79297 instr[15]
.sym 79299 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79302 instr[22]
.sym 79304 instr[17]
.sym 79307 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 79308 instr[15]
.sym 79309 reg_file[6][18]
.sym 79310 instr[17]
.sym 79326 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79349 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 79350 instr[20]
.sym 79351 instr[22]
.sym 79352 reg_file[6][18]
.sym 79353 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34795
.sym 79354 i_clk$SB_IO_IN_$glb_clk
.sym 79356 $abc$36303$new_n3579_
.sym 79357 instr[22]
.sym 79358 $abc$36303$new_n3580_
.sym 79359 reg_file[7][18]
.sym 79360 $abc$36303$new_n5276_
.sym 79361 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 79362 instr[22]
.sym 79363 $abc$36303$new_n2862_
.sym 79373 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 79381 instr[19]
.sym 79383 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 79384 instr[19]
.sym 79386 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 79387 $abc$36303$new_n2863_
.sym 79389 instr[18]
.sym 79390 reg_file[8][18]
.sym 79391 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 79397 reg_file[24][18]
.sym 79399 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 79406 $abc$36303$new_n3564_
.sym 79408 $abc$36303$new_n3567_
.sym 79409 $abc$36303$new_n3568_
.sym 79410 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[18]_new_inv_
.sym 79411 instr[21]
.sym 79413 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79415 reg_file[28][18]
.sym 79416 instr[17]
.sym 79417 instr[20]
.sym 79418 reg_file[29][18]
.sym 79419 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 79420 instr[22]
.sym 79422 instr[16]
.sym 79423 instr[15]
.sym 79425 instr[20]
.sym 79427 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[18]_new_inv_
.sym 79428 reg_file[25][18]
.sym 79430 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[18]_new_inv_
.sym 79431 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[18]_new_inv_
.sym 79432 instr[16]
.sym 79433 instr[17]
.sym 79439 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 79444 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79448 instr[22]
.sym 79449 instr[20]
.sym 79450 reg_file[29][18]
.sym 79451 reg_file[25][18]
.sym 79454 reg_file[28][18]
.sym 79455 instr[22]
.sym 79456 reg_file[24][18]
.sym 79457 instr[20]
.sym 79460 instr[15]
.sym 79461 reg_file[28][18]
.sym 79462 reg_file[29][18]
.sym 79466 reg_file[24][18]
.sym 79468 reg_file[25][18]
.sym 79469 instr[15]
.sym 79472 instr[21]
.sym 79473 $abc$36303$new_n3567_
.sym 79474 $abc$36303$new_n3568_
.sym 79475 $abc$36303$new_n3564_
.sym 79476 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 79477 i_clk$SB_IO_IN_$glb_clk
.sym 79480 instr[16]
.sym 79481 $abc$36303$new_n2861_
.sym 79482 reg_file[12][18]
.sym 79483 $abc$36303$new_n3572_
.sym 79484 $abc$36303$new_n3575_
.sym 79485 $abc$36303$new_n3570_
.sym 79486 $abc$36303$new_n2859_
.sym 79492 reg_file[21][18]
.sym 79493 reg_file[21][18]
.sym 79496 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 79505 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79506 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 79507 instr[21]
.sym 79508 instr[21]
.sym 79509 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 79511 instr[21]
.sym 79514 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 79520 $abc$36303$new_n2850_
.sym 79521 instr[22]
.sym 79522 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79523 instr[20]
.sym 79525 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79526 $abc$36303$new_n2855_
.sym 79527 $abc$36303$new_n3563_
.sym 79528 $abc$36303$new_n2856_
.sym 79529 $abc$36303$new_n3569_
.sym 79530 $abc$36303$new_n2853_
.sym 79531 $abc$36303$new_n3565_
.sym 79532 instr[19]
.sym 79533 instr[21]
.sym 79534 instr[15]
.sym 79535 $abc$36303$new_n2854_
.sym 79536 reg_file[31][18]
.sym 79537 instr[16]
.sym 79539 $abc$36303$new_n3566_
.sym 79541 $abc$36303$new_n3575_
.sym 79542 reg_file[27][18]
.sym 79543 instr[24]
.sym 79547 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 79549 instr[23]
.sym 79550 instr[17]
.sym 79551 $abc$36303$new_n2859_
.sym 79556 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79559 instr[24]
.sym 79560 $abc$36303$new_n3565_
.sym 79561 $abc$36303$new_n3566_
.sym 79562 instr[21]
.sym 79567 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 79571 instr[20]
.sym 79572 reg_file[31][18]
.sym 79573 instr[22]
.sym 79574 reg_file[27][18]
.sym 79577 $abc$36303$new_n3569_
.sym 79578 $abc$36303$new_n3575_
.sym 79579 instr[23]
.sym 79580 $abc$36303$new_n3563_
.sym 79583 instr[16]
.sym 79584 $abc$36303$new_n2854_
.sym 79585 instr[19]
.sym 79586 $abc$36303$new_n2855_
.sym 79589 $abc$36303$new_n2859_
.sym 79590 $abc$36303$new_n2856_
.sym 79591 $abc$36303$new_n2850_
.sym 79592 $abc$36303$new_n2853_
.sym 79595 instr[15]
.sym 79596 reg_file[31][18]
.sym 79597 instr[17]
.sym 79598 reg_file[27][18]
.sym 79599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79600 i_clk$SB_IO_IN_$glb_clk
.sym 79602 $abc$36303$new_n2865_
.sym 79604 $abc$36303$new_n3586_
.sym 79605 $abc$36303$new_n2863_
.sym 79606 $abc$36303$new_n2864_
.sym 79607 $abc$36303$new_n3587_
.sym 79608 reg_file[4][18]
.sym 79609 $abc$36303$new_n3585_
.sym 79616 $abc$36303$new_n2853_
.sym 79624 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 79626 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 79628 instr[20]
.sym 79631 instr[17]
.sym 79633 instr[18]
.sym 79635 instr[20]
.sym 79636 instr[17]
.sym 79637 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 79643 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79645 $abc$36303$new_n2858_
.sym 79646 $abc$36303$new_n2857_
.sym 79647 instr[17]
.sym 79651 instr[16]
.sym 79652 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79653 reg_file[26][18]
.sym 79654 instr[20]
.sym 79656 $abc$36303$new_n3574_
.sym 79657 $abc$36303$new_n3570_
.sym 79658 $abc$36303$new_n3573_
.sym 79660 instr[22]
.sym 79661 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 79664 reg_file[30][18]
.sym 79667 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79668 instr[15]
.sym 79671 instr[21]
.sym 79672 reg_file[30][18]
.sym 79676 $abc$36303$new_n2858_
.sym 79677 $abc$36303$new_n2857_
.sym 79679 instr[16]
.sym 79682 $abc$36303$new_n3570_
.sym 79683 $abc$36303$new_n3573_
.sym 79684 instr[21]
.sym 79685 $abc$36303$new_n3574_
.sym 79688 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79694 reg_file[26][18]
.sym 79695 instr[20]
.sym 79696 instr[22]
.sym 79697 reg_file[30][18]
.sym 79701 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79712 instr[17]
.sym 79713 reg_file[26][18]
.sym 79714 instr[15]
.sym 79715 reg_file[30][18]
.sym 79721 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79722 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 79723 i_clk$SB_IO_IN_$glb_clk
.sym 79725 $abc$36303$new_n3795_
.sym 79727 $abc$36303$new_n3790_
.sym 79728 reg_file[10][18]
.sym 79731 $abc$36303$new_n2333_
.sym 79732 reg_file[10][21]
.sym 79740 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 79743 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79745 reg_file[0][18]
.sym 79749 instr[23]
.sym 79752 instr[24]
.sym 79753 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 79754 instr[24]
.sym 79755 o_wb_data[30]$SB_IO_OUT
.sym 79759 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79760 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 79771 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 79772 instr[20]
.sym 79773 reg_file[5][21]
.sym 79775 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79777 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 79778 reg_file[1][21]
.sym 79779 instr[17]
.sym 79780 reg_file[14][18]
.sym 79781 reg_file[5][21]
.sym 79782 instr[15]
.sym 79785 reg_file[10][18]
.sym 79786 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 79792 $abc$36303$new_n3813_
.sym 79793 reg_file[10][18]
.sym 79794 instr[22]
.sym 79797 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 79799 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79805 $abc$36303$new_n3813_
.sym 79806 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 79807 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 79808 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 79817 reg_file[10][18]
.sym 79818 instr[17]
.sym 79819 reg_file[14][18]
.sym 79820 instr[15]
.sym 79823 instr[15]
.sym 79824 reg_file[1][21]
.sym 79825 instr[17]
.sym 79826 reg_file[5][21]
.sym 79829 reg_file[1][21]
.sym 79830 instr[20]
.sym 79831 instr[22]
.sym 79832 reg_file[5][21]
.sym 79841 reg_file[14][18]
.sym 79842 reg_file[10][18]
.sym 79843 instr[22]
.sym 79844 instr[20]
.sym 79845 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 79846 i_clk$SB_IO_IN_$glb_clk
.sym 79848 $abc$36303$new_n3789_
.sym 79849 $abc$36303$new_n3784_
.sym 79850 $abc$36303$new_n3806_
.sym 79851 $abc$36303$new_n2325_
.sym 79852 reg_file[6][21]
.sym 79853 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 79854 $abc$36303$new_n2330_
.sym 79855 reg_file[6][28]
.sym 79864 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79865 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 79871 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 79873 instr[19]
.sym 79874 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79875 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 79876 instr[19]
.sym 79878 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79881 $abc$36303$new_n4230_
.sym 79883 $abc$36303$new_n4212_
.sym 79890 reg_file[0][21]
.sym 79891 $abc$36303$new_n5256_
.sym 79893 $abc$36303$new_n2331_
.sym 79894 $abc$36303$new_n5257_
.sym 79897 $abc$36303$new_n5255_
.sym 79898 reg_file[0][21]
.sym 79899 $abc$36303$new_n3793_
.sym 79900 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79901 $abc$36303$new_n5000_
.sym 79902 instr[23]
.sym 79903 instr[18]
.sym 79904 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79906 $abc$36303$new_n5001_
.sym 79907 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 79908 instr[16]
.sym 79909 reg_file[6][21]
.sym 79910 instr[15]
.sym 79911 $abc$36303$new_n3792_
.sym 79912 instr[24]
.sym 79914 instr[22]
.sym 79915 instr[22]
.sym 79916 $abc$36303$new_n2325_
.sym 79917 instr[20]
.sym 79918 reg_file[4][21]
.sym 79920 instr[19]
.sym 79924 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79928 $abc$36303$new_n5000_
.sym 79929 reg_file[0][21]
.sym 79930 instr[15]
.sym 79931 reg_file[4][21]
.sym 79934 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 79935 instr[15]
.sym 79936 reg_file[6][21]
.sym 79937 $abc$36303$new_n5255_
.sym 79940 $abc$36303$new_n5257_
.sym 79941 $abc$36303$new_n2331_
.sym 79942 instr[18]
.sym 79943 $abc$36303$new_n2325_
.sym 79946 $abc$36303$new_n3792_
.sym 79947 instr[24]
.sym 79948 instr[23]
.sym 79949 $abc$36303$new_n3793_
.sym 79952 instr[16]
.sym 79953 instr[19]
.sym 79954 $abc$36303$new_n5001_
.sym 79955 $abc$36303$new_n5256_
.sym 79958 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 79959 instr[22]
.sym 79960 reg_file[6][21]
.sym 79961 instr[20]
.sym 79964 instr[20]
.sym 79965 instr[22]
.sym 79966 reg_file[0][21]
.sym 79967 reg_file[4][21]
.sym 79968 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 79969 i_clk$SB_IO_IN_$glb_clk
.sym 79971 reg_file[23][17]
.sym 79972 $abc$36303$new_n2326_
.sym 79973 $abc$36303$new_n2342_
.sym 79974 $abc$36303$new_n3785_
.sym 79975 $abc$36303$new_n3786_
.sym 79976 reg_file[23][21]
.sym 79977 reg_file[23][30]
.sym 79978 $abc$36303$new_n2327_
.sym 79984 reg_file[1][21]
.sym 79989 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 79991 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 79992 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 79995 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 79996 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 79998 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 79999 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 80001 instr[21]
.sym 80004 reg_file[4][21]
.sym 80005 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 80006 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 80013 $abc$36303$new_n2063_
.sym 80014 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 80015 instr[15]
.sym 80018 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80019 reg_file[6][28]
.sym 80022 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 80025 instr[22]
.sym 80027 reg_file[6][28]
.sym 80029 instr[17]
.sym 80030 instr[20]
.sym 80039 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 80040 instr[16]
.sym 80041 $abc$36303$new_n2062_
.sym 80047 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80063 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 80064 instr[20]
.sym 80065 reg_file[6][28]
.sym 80066 instr[22]
.sym 80070 $abc$36303$new_n2063_
.sym 80071 $abc$36303$new_n2062_
.sym 80072 instr[16]
.sym 80075 instr[17]
.sym 80076 reg_file[6][28]
.sym 80077 instr[15]
.sym 80078 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 80091 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 80092 i_clk$SB_IO_IN_$glb_clk
.sym 80094 instr[15]
.sym 80096 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 80097 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 80098 reg_file[22][21]
.sym 80099 reg_file[22][28]
.sym 80100 reg_file[22][30]
.sym 80101 $abc$36303$new_n2341_
.sym 80107 instr[22]
.sym 80108 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 80115 reg_file[16][21]
.sym 80120 $abc$36303$new_n4207_
.sym 80123 $abc$36303$new_n2061_
.sym 80129 $abc$36303$new_n5210_
.sym 80136 $abc$36303$new_n4208_
.sym 80140 instr[17]
.sym 80142 instr[20]
.sym 80146 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 80147 instr[15]
.sym 80150 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 80153 $abc$36303$new_n4212_
.sym 80154 reg_file[26][21]
.sym 80155 instr[23]
.sym 80157 reg_file[30][21]
.sym 80158 $abc$36303$new_n4211_
.sym 80162 reg_file[26][21]
.sym 80164 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80166 instr[22]
.sym 80170 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80182 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 80186 instr[15]
.sym 80192 reg_file[30][21]
.sym 80193 reg_file[26][21]
.sym 80194 instr[22]
.sym 80195 instr[20]
.sym 80198 $abc$36303$new_n4208_
.sym 80199 $abc$36303$new_n4212_
.sym 80200 $abc$36303$new_n4211_
.sym 80201 instr[23]
.sym 80210 instr[17]
.sym 80211 reg_file[26][21]
.sym 80212 instr[15]
.sym 80213 reg_file[30][21]
.sym 80214 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 80215 i_clk$SB_IO_IN_$glb_clk
.sym 80217 reg_file[20][28]
.sym 80218 $abc$36303$new_n2064_
.sym 80220 $abc$36303$new_n2065_
.sym 80221 $abc$36303$new_n4222_
.sym 80222 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80223 reg_file[20][21]
.sym 80224 $abc$36303$new_n2049_
.sym 80234 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 80242 instr[24]
.sym 80243 $abc$36303$new_n2048_
.sym 80244 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80245 $abc$36303$new_n4959_
.sym 80247 instr[21]
.sym 80248 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 80252 o_wb_data[30]$SB_IO_OUT
.sym 80258 instr[17]
.sym 80261 instr[15]
.sym 80262 reg_file[11][28]
.sym 80265 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 80269 $abc$36303$new_n4210_
.sym 80270 instr[16]
.sym 80271 instr[20]
.sym 80272 instr[24]
.sym 80273 $abc$36303$new_n4209_
.sym 80276 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 80277 instr[23]
.sym 80279 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80281 $abc$36303$new_n2052_
.sym 80282 reg_file[15][28]
.sym 80284 instr[22]
.sym 80285 $abc$36303$new_n2053_
.sym 80289 $abc$36303$new_n2049_
.sym 80294 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80297 instr[24]
.sym 80298 $abc$36303$new_n4209_
.sym 80299 instr[23]
.sym 80300 $abc$36303$new_n4210_
.sym 80306 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 80309 instr[15]
.sym 80310 instr[17]
.sym 80311 reg_file[15][28]
.sym 80312 reg_file[11][28]
.sym 80318 instr[16]
.sym 80321 instr[16]
.sym 80322 $abc$36303$new_n2053_
.sym 80323 $abc$36303$new_n2052_
.sym 80324 $abc$36303$new_n2049_
.sym 80333 reg_file[15][28]
.sym 80334 instr[20]
.sym 80335 instr[22]
.sym 80336 reg_file[11][28]
.sym 80337 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 80338 i_clk$SB_IO_IN_$glb_clk
.sym 80340 reg_file[5][30]
.sym 80341 $abc$36303$new_n2058_
.sym 80342 reg_file[5][28]
.sym 80343 $abc$36303$new_n2060_
.sym 80344 $abc$36303$new_n2066_
.sym 80345 $abc$36303$new_n4220_
.sym 80346 $abc$36303$new_n4219_
.sym 80347 $abc$36303$new_n4221_
.sym 80361 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 80362 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 80365 instr[18]
.sym 80367 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 80369 $abc$36303$new_n4230_
.sym 80370 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80372 instr[15]
.sym 80373 reg_file[5][30]
.sym 80375 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 80381 $abc$36303$new_n4960_
.sym 80382 $abc$36303$new_n2064_
.sym 80383 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 80384 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80385 instr[16]
.sym 80386 $abc$36303$new_n2056_
.sym 80389 instr[18]
.sym 80390 $abc$36303$new_n4201_
.sym 80392 $abc$36303$new_n4207_
.sym 80393 $abc$36303$new_n2061_
.sym 80394 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80396 $abc$36303$new_n2055_
.sym 80397 $abc$36303$new_n2057_
.sym 80398 $abc$36303$new_n2054_
.sym 80403 $abc$36303$new_n2048_
.sym 80406 $abc$36303$new_n2058_
.sym 80407 instr[21]
.sym 80409 $abc$36303$new_n4213_
.sym 80412 reg_file[21][30]
.sym 80414 $abc$36303$new_n2048_
.sym 80415 $abc$36303$new_n2054_
.sym 80416 $abc$36303$new_n4960_
.sym 80417 instr[18]
.sym 80420 $abc$36303$new_n2064_
.sym 80421 $abc$36303$new_n2058_
.sym 80422 $abc$36303$new_n2061_
.sym 80423 $abc$36303$new_n2055_
.sym 80426 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80434 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80438 $abc$36303$new_n4201_
.sym 80439 instr[21]
.sym 80440 $abc$36303$new_n4207_
.sym 80441 $abc$36303$new_n4213_
.sym 80445 reg_file[21][30]
.sym 80457 instr[16]
.sym 80458 $abc$36303$new_n2056_
.sym 80459 $abc$36303$new_n2057_
.sym 80460 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 80461 i_clk$SB_IO_IN_$glb_clk
.sym 80463 $abc$36303$new_n2057_
.sym 80464 $abc$36303$new_n2059_
.sym 80465 $abc$36303$new_n4217_
.sym 80466 reg_file[21][28]
.sym 80467 $abc$36303$new_n4213_
.sym 80468 $abc$36303$new_n4218_
.sym 80469 $abc$36303$new_n4206_
.sym 80470 reg_file[21][30]
.sym 80475 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 80477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 80485 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 80488 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80491 instr[18]
.sym 80492 reg_file[23][28]
.sym 80493 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80504 $abc$36303$new_n4963_
.sym 80505 instr[22]
.sym 80506 $abc$36303$new_n4958_
.sym 80508 reg_file[23][28]
.sym 80510 $abc$36303$new_n4204_
.sym 80511 $abc$36303$new_n4205_
.sym 80512 instr[24]
.sym 80514 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80515 reg_file[19][28]
.sym 80516 $abc$36303$new_n4202_
.sym 80517 $abc$36303$new_n4959_
.sym 80518 reg_file[26][28]
.sym 80519 $abc$36303$new_n4203_
.sym 80522 instr[20]
.sym 80523 reg_file[19][28]
.sym 80524 reg_file[30][28]
.sym 80525 instr[23]
.sym 80526 $abc$36303$new_n4206_
.sym 80527 instr[17]
.sym 80529 instr[23]
.sym 80530 instr[16]
.sym 80531 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 80532 instr[15]
.sym 80534 instr[19]
.sym 80537 $abc$36303$new_n4959_
.sym 80538 instr[19]
.sym 80539 $abc$36303$new_n4963_
.sym 80540 instr[16]
.sym 80543 $abc$36303$new_n4205_
.sym 80544 instr[23]
.sym 80545 $abc$36303$new_n4202_
.sym 80546 $abc$36303$new_n4206_
.sym 80549 reg_file[30][28]
.sym 80550 instr[15]
.sym 80551 $abc$36303$new_n4958_
.sym 80552 reg_file[26][28]
.sym 80557 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80561 $abc$36303$new_n4204_
.sym 80562 instr[23]
.sym 80563 $abc$36303$new_n4203_
.sym 80564 instr[24]
.sym 80567 instr[17]
.sym 80568 reg_file[23][28]
.sym 80569 instr[15]
.sym 80570 reg_file[19][28]
.sym 80573 instr[20]
.sym 80574 instr[22]
.sym 80575 reg_file[30][28]
.sym 80576 reg_file[26][28]
.sym 80579 instr[22]
.sym 80580 instr[20]
.sym 80581 reg_file[19][28]
.sym 80582 reg_file[23][28]
.sym 80583 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 80584 i_clk$SB_IO_IN_$glb_clk
.sym 80586 instr[18]
.sym 80604 instr[22]
.sym 80608 $abc$36303$new_n4963_
.sym 80609 instr[22]
.sym 80619 instr[18]
.sym 80628 reg_file[27][28]
.sym 80633 instr[20]
.sym 80636 reg_file[27][28]
.sym 80641 instr[15]
.sym 80642 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80645 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 80646 reg_file[31][28]
.sym 80650 instr[22]
.sym 80652 instr[17]
.sym 80653 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80654 reg_file[31][28]
.sym 80666 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80672 instr[17]
.sym 80673 instr[15]
.sym 80674 reg_file[27][28]
.sym 80675 reg_file[31][28]
.sym 80679 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 80702 instr[22]
.sym 80703 reg_file[31][28]
.sym 80704 reg_file[27][28]
.sym 80705 instr[20]
.sym 80706 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 80707 i_clk$SB_IO_IN_$glb_clk
.sym 80711 reg_file[23][28]
.sym 80728 instr[18]
.sym 80729 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 80733 i_wb_data[18]$SB_IO_IN
.sym 80740 o_wb_we$SB_IO_OUT
.sym 80744 o_wb_data[30]$SB_IO_OUT
.sym 80765 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80809 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 80829 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 80830 i_clk$SB_IO_IN_$glb_clk
.sym 80834 i_wb_data[18]$SB_IO_IN
.sym 80868 i_wb_data[30]$SB_IO_IN
.sym 80880 o_wb_sel[2]$SB_IO_OUT
.sym 80896 o_wb_sel[2]$SB_IO_OUT
.sym 80936 reg_file[9][6]
.sym 80982 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 80992 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 81037 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81053 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 81054 i_clk$SB_IO_IN_$glb_clk
.sym 81061 $abc$36303$new_n5031_
.sym 81063 $abc$36303$new_n3168_
.sym 81064 reg_file[23][6]
.sym 81103 instr[15]
.sym 81112 instr[15]
.sym 81114 instr[21]
.sym 81116 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 81119 reg_file[24][6]
.sym 81142 reg_file[31][6]
.sym 81143 reg_file[30][6]
.sym 81144 instr[22]
.sym 81147 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81148 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 81149 reg_file[9][6]
.sym 81150 reg_file[13][6]
.sym 81151 $abc$36303$new_n3166_
.sym 81152 reg_file[27][6]
.sym 81154 reg_file[30][6]
.sym 81155 reg_file[26][6]
.sym 81157 instr[21]
.sym 81158 instr[20]
.sym 81160 $abc$36303$new_n5027_
.sym 81162 instr[20]
.sym 81163 instr[24]
.sym 81164 $abc$36303$new_n3165_
.sym 81166 instr[20]
.sym 81167 instr[17]
.sym 81168 instr[15]
.sym 81170 instr[20]
.sym 81171 instr[22]
.sym 81172 reg_file[13][6]
.sym 81173 reg_file[9][6]
.sym 81176 instr[24]
.sym 81177 instr[21]
.sym 81178 $abc$36303$new_n3166_
.sym 81179 $abc$36303$new_n3165_
.sym 81182 instr[15]
.sym 81183 $abc$36303$new_n5027_
.sym 81184 reg_file[26][6]
.sym 81185 reg_file[30][6]
.sym 81188 instr[22]
.sym 81189 instr[20]
.sym 81190 reg_file[31][6]
.sym 81191 reg_file[27][6]
.sym 81194 instr[15]
.sym 81195 instr[17]
.sym 81196 reg_file[13][6]
.sym 81197 reg_file[9][6]
.sym 81200 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81206 reg_file[26][6]
.sym 81207 instr[22]
.sym 81208 reg_file[30][6]
.sym 81209 instr[20]
.sym 81212 instr[17]
.sym 81213 instr[15]
.sym 81214 reg_file[31][6]
.sym 81215 reg_file[27][6]
.sym 81216 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 81217 i_clk$SB_IO_IN_$glb_clk
.sym 81219 $abc$36303$new_n3177_
.sym 81222 $abc$36303$new_n2534_
.sym 81225 reg_file[18][6]
.sym 81226 reg_file[18][10]
.sym 81230 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 81235 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81236 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 81243 instr[20]
.sym 81246 instr[24]
.sym 81247 instr[22]
.sym 81249 instr[24]
.sym 81250 reg_file[18][10]
.sym 81252 instr[22]
.sym 81261 $abc$36303$new_n5031_
.sym 81262 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 81263 $abc$36303$new_n3168_
.sym 81264 $abc$36303$new_n2524_
.sym 81266 instr[19]
.sym 81268 $abc$36303$new_n5032_
.sym 81269 $abc$36303$new_n5028_
.sym 81270 $abc$36303$new_n2525_
.sym 81271 reg_file[28][6]
.sym 81275 $abc$36303$new_n3164_
.sym 81276 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81279 $abc$36303$new_n3167_
.sym 81280 instr[21]
.sym 81283 instr[22]
.sym 81284 reg_file[24][6]
.sym 81286 instr[16]
.sym 81287 instr[20]
.sym 81289 instr[15]
.sym 81293 reg_file[28][6]
.sym 81294 $abc$36303$new_n5031_
.sym 81295 instr[15]
.sym 81296 reg_file[24][6]
.sym 81311 instr[22]
.sym 81312 instr[20]
.sym 81313 reg_file[24][6]
.sym 81314 reg_file[28][6]
.sym 81317 $abc$36303$new_n2524_
.sym 81318 $abc$36303$new_n2525_
.sym 81319 instr[19]
.sym 81320 instr[16]
.sym 81323 $abc$36303$new_n3167_
.sym 81324 instr[21]
.sym 81325 $abc$36303$new_n3168_
.sym 81326 $abc$36303$new_n3164_
.sym 81329 instr[19]
.sym 81330 $abc$36303$new_n5032_
.sym 81331 $abc$36303$new_n5028_
.sym 81332 instr[16]
.sym 81338 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81339 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 81340 i_clk$SB_IO_IN_$glb_clk
.sym 81342 $abc$36303$new_n2533_
.sym 81343 reg_file[17][6]
.sym 81344 $abc$36303$new_n3178_
.sym 81346 $abc$36303$new_n2532_
.sym 81347 $abc$36303$new_n3176_
.sym 81358 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29803
.sym 81359 reg_file[28][6]
.sym 81363 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 81369 instr[22]
.sym 81374 instr[16]
.sym 81376 reg_file[4][6]
.sym 81383 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81385 $abc$36303$new_n3157_
.sym 81386 $abc$36303$new_n3170_
.sym 81387 $abc$36303$new_n2530_
.sym 81388 $abc$36303$new_n3163_
.sym 81389 instr[17]
.sym 81390 $abc$36303$new_n3181_
.sym 81391 instr[16]
.sym 81392 $abc$36303$new_n3180_
.sym 81393 reg_file[21][6]
.sym 81394 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 81395 $abc$36303$new_n3169_
.sym 81396 $abc$36303$new_n2535_
.sym 81397 $abc$36303$new_n3173_
.sym 81398 instr[21]
.sym 81399 $abc$36303$new_n2531_
.sym 81400 reg_file[17][6]
.sym 81401 instr[23]
.sym 81403 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81405 $abc$36303$new_n3179_
.sym 81406 instr[24]
.sym 81407 $abc$36303$new_n2538_
.sym 81410 instr[15]
.sym 81411 $abc$36303$new_n2532_
.sym 81412 $abc$36303$new_n3176_
.sym 81414 $abc$36303$new_n2529_
.sym 81416 instr[17]
.sym 81417 reg_file[21][6]
.sym 81418 instr[15]
.sym 81419 reg_file[17][6]
.sym 81423 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81428 $abc$36303$new_n3157_
.sym 81429 $abc$36303$new_n3163_
.sym 81430 instr[23]
.sym 81431 $abc$36303$new_n3169_
.sym 81435 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81440 $abc$36303$new_n3176_
.sym 81441 $abc$36303$new_n3173_
.sym 81442 $abc$36303$new_n3179_
.sym 81443 $abc$36303$new_n3170_
.sym 81446 $abc$36303$new_n2532_
.sym 81447 $abc$36303$new_n2529_
.sym 81448 $abc$36303$new_n2538_
.sym 81449 $abc$36303$new_n2535_
.sym 81452 instr[21]
.sym 81453 instr[24]
.sym 81454 $abc$36303$new_n3180_
.sym 81455 $abc$36303$new_n3181_
.sym 81458 instr[16]
.sym 81459 $abc$36303$new_n2530_
.sym 81461 $abc$36303$new_n2531_
.sym 81462 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 81463 i_clk$SB_IO_IN_$glb_clk
.sym 81465 $abc$36303$new_n2538_
.sym 81466 $abc$36303$new_n2539_
.sym 81468 reg_file[1][6]
.sym 81471 $abc$36303$new_n3175_
.sym 81479 reg_file[21][6]
.sym 81480 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 81483 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 81486 instr[21]
.sym 81489 instr[19]
.sym 81492 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 81496 instr[15]
.sym 81498 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81500 instr[15]
.sym 81506 $abc$36303$new_n2537_
.sym 81507 $abc$36303$new_n3172_
.sym 81511 $abc$36303$new_n3171_
.sym 81512 instr[15]
.sym 81514 reg_file[16][6]
.sym 81515 $abc$36303$new_n3174_
.sym 81516 $abc$36303$new_n2536_
.sym 81517 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 81518 reg_file[0][6]
.sym 81519 instr[22]
.sym 81520 reg_file[20][6]
.sym 81521 instr[17]
.sym 81524 instr[20]
.sym 81528 $abc$36303$new_n3175_
.sym 81529 instr[24]
.sym 81530 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81532 instr[21]
.sym 81534 instr[16]
.sym 81535 instr[21]
.sym 81536 reg_file[4][6]
.sym 81540 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81545 reg_file[0][6]
.sym 81546 instr[20]
.sym 81547 reg_file[4][6]
.sym 81548 instr[22]
.sym 81551 instr[17]
.sym 81552 reg_file[0][6]
.sym 81553 instr[15]
.sym 81554 reg_file[4][6]
.sym 81557 $abc$36303$new_n3172_
.sym 81559 $abc$36303$new_n3171_
.sym 81560 instr[21]
.sym 81563 instr[15]
.sym 81564 reg_file[16][6]
.sym 81565 instr[17]
.sym 81566 reg_file[20][6]
.sym 81569 instr[16]
.sym 81570 $abc$36303$new_n2537_
.sym 81571 $abc$36303$new_n2536_
.sym 81575 $abc$36303$new_n3174_
.sym 81576 instr[24]
.sym 81577 $abc$36303$new_n3175_
.sym 81578 instr[21]
.sym 81581 reg_file[16][6]
.sym 81582 instr[20]
.sym 81583 reg_file[20][6]
.sym 81584 instr[22]
.sym 81585 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 81586 i_clk$SB_IO_IN_$glb_clk
.sym 81588 $abc$36303$new_n5021_
.sym 81589 $abc$36303$new_n2443_
.sym 81591 $abc$36303$new_n5022_
.sym 81593 $abc$36303$new_n2444_
.sym 81594 reg_file[28][4]
.sym 81595 $abc$36303$new_n2442_
.sym 81599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 81602 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 81603 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 81606 reg_file[0][6]
.sym 81611 instr[17]
.sym 81612 reg_file[31][4]
.sym 81614 reg_file[16][4]
.sym 81618 instr[16]
.sym 81623 instr[21]
.sym 81629 reg_file[7][6]
.sym 81631 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 81637 reg_file[7][6]
.sym 81638 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81643 instr[22]
.sym 81645 instr[20]
.sym 81655 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 81656 instr[17]
.sym 81657 reg_file[3][6]
.sym 81658 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81660 instr[15]
.sym 81662 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 81668 reg_file[3][6]
.sym 81669 reg_file[7][6]
.sym 81670 instr[22]
.sym 81671 instr[20]
.sym 81674 instr[17]
.sym 81675 reg_file[3][6]
.sym 81676 instr[15]
.sym 81677 reg_file[7][6]
.sym 81693 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81701 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 81708 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 81709 i_clk$SB_IO_IN_$glb_clk
.sym 81711 $abc$36303$new_n2469_
.sym 81712 $abc$36303$new_n2449_
.sym 81713 reg_file[8][4]
.sym 81715 reg_file[8][9]
.sym 81723 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 81730 reg_file[29][4]
.sym 81735 instr[20]
.sym 81738 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 81739 instr[22]
.sym 81740 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 81744 $abc$36303$new_n2469_
.sym 81745 instr[24]
.sym 81746 instr[20]
.sym 81753 reg_file[30][4]
.sym 81754 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 81757 instr[21]
.sym 81758 reg_file[31][4]
.sym 81759 $abc$36303$new_n2445_
.sym 81760 instr[19]
.sym 81761 reg_file[26][4]
.sym 81763 $abc$36303$new_n5022_
.sym 81765 instr[22]
.sym 81767 $abc$36303$new_n2442_
.sym 81769 instr[16]
.sym 81771 reg_file[27][4]
.sym 81772 reg_file[31][4]
.sym 81774 instr[17]
.sym 81776 instr[20]
.sym 81777 $abc$36303$new_n2446_
.sym 81779 $abc$36303$new_n5017_
.sym 81781 $abc$36303$new_n5018_
.sym 81782 instr[15]
.sym 81783 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81791 reg_file[27][4]
.sym 81792 instr[22]
.sym 81793 instr[20]
.sym 81794 reg_file[31][4]
.sym 81797 $abc$36303$new_n5022_
.sym 81798 instr[19]
.sym 81799 $abc$36303$new_n5018_
.sym 81800 instr[16]
.sym 81803 reg_file[27][4]
.sym 81804 instr[17]
.sym 81805 instr[15]
.sym 81806 reg_file[31][4]
.sym 81811 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81815 instr[15]
.sym 81816 reg_file[26][4]
.sym 81817 reg_file[30][4]
.sym 81818 $abc$36303$new_n5017_
.sym 81821 $abc$36303$new_n2446_
.sym 81822 $abc$36303$new_n2445_
.sym 81823 $abc$36303$new_n2442_
.sym 81824 instr[21]
.sym 81827 instr[20]
.sym 81828 instr[22]
.sym 81829 reg_file[30][4]
.sym 81830 reg_file[26][4]
.sym 81831 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 81832 i_clk$SB_IO_IN_$glb_clk
.sym 81834 reg_file[12][9]
.sym 81835 reg_file[12][3]
.sym 81836 $abc$36303$new_n2452_
.sym 81837 $abc$36303$new_n2468_
.sym 81838 $abc$36303$new_n2472_
.sym 81839 $abc$36303$new_n2470_
.sym 81840 reg_file[12][4]
.sym 81841 $abc$36303$new_n2450_
.sym 81845 instr[18]
.sym 81847 reg_file[13][4]
.sym 81848 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81857 reg_file[26][4]
.sym 81858 instr[22]
.sym 81860 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 81864 instr[17]
.sym 81865 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 81869 instr[22]
.sym 81875 $abc$36303$new_n2471_
.sym 81876 instr[17]
.sym 81877 reg_file[14][4]
.sym 81878 instr[21]
.sym 81881 $abc$36303$new_n2441_
.sym 81882 $abc$36303$new_n2447_
.sym 81884 $abc$36303$new_n2449_
.sym 81885 reg_file[10][4]
.sym 81886 $abc$36303$new_n2451_
.sym 81887 $abc$36303$new_n2428_
.sym 81889 instr[20]
.sym 81891 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81893 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 81894 $abc$36303$new_n2468_
.sym 81895 $abc$36303$new_n2472_
.sym 81897 $abc$36303$new_n2448_
.sym 81899 instr[22]
.sym 81900 instr[15]
.sym 81901 $abc$36303$new_n2452_
.sym 81902 reg_file[10][4]
.sym 81903 instr[16]
.sym 81904 instr[23]
.sym 81905 instr[24]
.sym 81906 $abc$36303$new_n2450_
.sym 81908 reg_file[14][4]
.sym 81909 instr[17]
.sym 81910 instr[15]
.sym 81911 reg_file[10][4]
.sym 81914 instr[16]
.sym 81915 $abc$36303$new_n2471_
.sym 81916 $abc$36303$new_n2468_
.sym 81917 $abc$36303$new_n2472_
.sym 81920 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81926 instr[20]
.sym 81927 reg_file[10][4]
.sym 81928 instr[22]
.sym 81929 reg_file[14][4]
.sym 81932 $abc$36303$new_n2441_
.sym 81933 $abc$36303$new_n2447_
.sym 81934 instr[23]
.sym 81935 $abc$36303$new_n2428_
.sym 81944 $abc$36303$new_n2450_
.sym 81945 instr[21]
.sym 81946 $abc$36303$new_n2449_
.sym 81947 instr[24]
.sym 81950 instr[21]
.sym 81951 $abc$36303$new_n2448_
.sym 81952 $abc$36303$new_n2452_
.sym 81953 $abc$36303$new_n2451_
.sym 81954 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 81955 i_clk$SB_IO_IN_$glb_clk
.sym 81957 reg_file[0][4]
.sym 81958 $abc$36303$new_n3373_
.sym 81959 $abc$36303$new_n3371_
.sym 81960 $abc$36303$new_n3370_
.sym 81961 $abc$36303$new_n2608_
.sym 81963 $abc$36303$new_n2610_
.sym 81964 $abc$36303$new_n3369_
.sym 81968 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 81969 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 81971 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 81972 instr[21]
.sym 81977 reg_file[31][4]
.sym 81981 reg_file[19][9]
.sym 81984 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 81985 instr[19]
.sym 81986 instr[15]
.sym 81988 instr[15]
.sym 81992 instr[19]
.sym 82000 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 82004 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82009 instr[17]
.sym 82012 instr[15]
.sym 82016 reg_file[4][4]
.sym 82018 instr[22]
.sym 82019 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 82022 reg_file[0][4]
.sym 82050 reg_file[4][4]
.sym 82051 reg_file[0][4]
.sym 82052 instr[22]
.sym 82057 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82061 instr[15]
.sym 82062 instr[17]
.sym 82063 reg_file[0][4]
.sym 82064 reg_file[4][4]
.sym 82070 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 82077 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 82078 i_clk$SB_IO_IN_$glb_clk
.sym 82080 $abc$36303$new_n3368_
.sym 82081 $abc$36303$new_n2605_
.sym 82082 reg_file[13][9]
.sym 82083 $abc$36303$new_n3372_
.sym 82084 $abc$36303$new_n2609_
.sym 82085 $abc$36303$new_n2607_
.sym 82087 $abc$36303$new_n2606_
.sym 82096 reg_file[14][4]
.sym 82097 instr[17]
.sym 82101 reg_file[11][9]
.sym 82109 reg_file[19][9]
.sym 82115 instr[21]
.sym 82123 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 82125 reg_file[1][9]
.sym 82127 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82129 reg_file[5][9]
.sym 82133 reg_file[1][9]
.sym 82141 reg_file[5][9]
.sym 82143 instr[17]
.sym 82144 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 82145 instr[20]
.sym 82148 instr[15]
.sym 82149 instr[22]
.sym 82154 reg_file[5][9]
.sym 82155 instr[22]
.sym 82156 reg_file[1][9]
.sym 82157 instr[20]
.sym 82172 reg_file[1][9]
.sym 82173 instr[15]
.sym 82174 reg_file[5][9]
.sym 82175 instr[17]
.sym 82178 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82184 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 82200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 82201 i_clk$SB_IO_IN_$glb_clk
.sym 82204 $abc$36303$new_n2612_
.sym 82205 $abc$36303$new_n2613_
.sym 82206 $abc$36303$new_n2614_
.sym 82207 $abc$36303$new_n3360_
.sym 82208 $abc$36303$new_n3359_
.sym 82209 $abc$36303$new_n3361_
.sym 82210 reg_file[20][9]
.sym 82224 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 82225 reg_file[5][9]
.sym 82228 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 82229 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 82231 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 82232 instr[22]
.sym 82233 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 82234 instr[22]
.sym 82235 instr[22]
.sym 82236 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 82238 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 82244 $abc$36303$new_n3354_
.sym 82245 $abc$36303$new_n2605_
.sym 82246 instr[22]
.sym 82247 $abc$36303$new_n2623_
.sym 82248 $abc$36303$new_n5045_
.sym 82250 $abc$36303$new_n3362_
.sym 82251 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82252 $abc$36303$new_n3368_
.sym 82253 instr[19]
.sym 82254 $abc$36303$new_n3349_
.sym 82255 $abc$36303$new_n2615_
.sym 82256 instr[21]
.sym 82258 reg_file[4][9]
.sym 82259 instr[23]
.sym 82260 $abc$36303$new_n2622_
.sym 82261 $abc$36303$new_n3355_
.sym 82262 reg_file[0][9]
.sym 82263 instr[17]
.sym 82264 $abc$36303$new_n2611_
.sym 82266 instr[24]
.sym 82267 $abc$36303$new_n2618_
.sym 82268 instr[18]
.sym 82269 $abc$36303$new_n2612_
.sym 82270 reg_file[0][9]
.sym 82271 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 82272 instr[16]
.sym 82273 instr[15]
.sym 82274 $abc$36303$new_n2621_
.sym 82275 instr[20]
.sym 82277 instr[15]
.sym 82278 instr[17]
.sym 82279 reg_file[0][9]
.sym 82280 reg_file[4][9]
.sym 82283 reg_file[4][9]
.sym 82284 instr[20]
.sym 82285 reg_file[0][9]
.sym 82286 instr[22]
.sym 82292 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82295 instr[21]
.sym 82296 $abc$36303$new_n3354_
.sym 82297 $abc$36303$new_n3355_
.sym 82298 instr[24]
.sym 82301 $abc$36303$new_n2615_
.sym 82302 $abc$36303$new_n2618_
.sym 82303 $abc$36303$new_n2612_
.sym 82304 $abc$36303$new_n2621_
.sym 82307 $abc$36303$new_n2605_
.sym 82308 $abc$36303$new_n2611_
.sym 82309 instr[18]
.sym 82310 $abc$36303$new_n5045_
.sym 82313 instr[19]
.sym 82314 instr[16]
.sym 82315 $abc$36303$new_n2622_
.sym 82316 $abc$36303$new_n2623_
.sym 82319 $abc$36303$new_n3349_
.sym 82320 $abc$36303$new_n3362_
.sym 82321 $abc$36303$new_n3368_
.sym 82322 instr[23]
.sym 82323 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 82324 i_clk$SB_IO_IN_$glb_clk
.sym 82326 $abc$36303$new_n2586_
.sym 82327 $abc$36303$new_n2617_
.sym 82328 pc[18]
.sym 82330 pc[3]
.sym 82332 $abc$36303$new_n3357_
.sym 82340 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 82342 reg_file[11][12]
.sym 82343 o_wb_addr[12]$SB_IO_OUT
.sym 82344 instr[19]
.sym 82349 instr[19]
.sym 82352 instr[16]
.sym 82355 instr[17]
.sym 82357 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 82358 reg_file[4][8]
.sym 82359 instr[17]
.sym 82361 instr[17]
.sym 82368 $abc$36303$new_n3356_
.sym 82370 instr[21]
.sym 82371 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82372 $abc$36303$new_n3359_
.sym 82373 instr[16]
.sym 82375 $abc$36303$new_n3358_
.sym 82376 $abc$36303$new_n3350_
.sym 82378 $abc$36303$new_n3353_
.sym 82382 $abc$36303$new_n2616_
.sym 82384 $abc$36303$new_n2617_
.sym 82385 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82386 instr[19]
.sym 82389 $abc$36303$new_n3357_
.sym 82394 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 82397 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 82402 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82406 instr[21]
.sym 82408 $abc$36303$new_n3358_
.sym 82409 $abc$36303$new_n3357_
.sym 82412 $abc$36303$new_n3350_
.sym 82413 $abc$36303$new_n3356_
.sym 82414 $abc$36303$new_n3353_
.sym 82415 $abc$36303$new_n3359_
.sym 82418 instr[19]
.sym 82419 instr[16]
.sym 82420 $abc$36303$new_n2617_
.sym 82421 $abc$36303$new_n2616_
.sym 82430 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 82438 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82446 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 82447 i_clk$SB_IO_IN_$glb_clk
.sym 82449 $abc$36303$new_n4176_
.sym 82450 $abc$36303$new_n2585_
.sym 82451 $abc$36303$new_n4177_
.sym 82452 $abc$36303$new_n4175_
.sym 82454 $abc$36303$new_n2587_
.sym 82455 reg_file[16][9]
.sym 82456 reg_file[16][8]
.sym 82460 instr[24]
.sym 82461 $abc$36303$new_n4515_
.sym 82462 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82471 instr[21]
.sym 82472 pc[18]
.sym 82473 pc[18]
.sym 82474 instr[15]
.sym 82477 instr[15]
.sym 82480 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 82490 reg_file[4][8]
.sym 82492 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 82493 instr[17]
.sym 82494 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82495 instr[15]
.sym 82497 instr[20]
.sym 82498 instr[17]
.sym 82501 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82502 instr[22]
.sym 82503 instr[15]
.sym 82504 instr[22]
.sym 82508 reg_file[0][8]
.sym 82515 reg_file[21][9]
.sym 82517 reg_file[17][9]
.sym 82518 reg_file[4][8]
.sym 82523 reg_file[21][9]
.sym 82524 instr[22]
.sym 82525 reg_file[17][9]
.sym 82526 instr[20]
.sym 82530 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82542 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 82553 instr[22]
.sym 82554 reg_file[4][8]
.sym 82555 instr[20]
.sym 82556 reg_file[0][8]
.sym 82559 instr[15]
.sym 82560 instr[17]
.sym 82561 reg_file[0][8]
.sym 82562 reg_file[4][8]
.sym 82565 instr[15]
.sym 82566 reg_file[17][9]
.sym 82567 instr[17]
.sym 82568 reg_file[21][9]
.sym 82569 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 82570 i_clk$SB_IO_IN_$glb_clk
.sym 82572 $abc$36303$new_n2596_
.sym 82573 $abc$36303$new_n4186_
.sym 82574 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 82575 reg_file[20][8]
.sym 82576 $abc$36303$new_n2590_
.sym 82577 $abc$36303$new_n4180_
.sym 82584 instr[17]
.sym 82586 instr[21]
.sym 82589 o_wb_addr[9]$SB_IO_OUT
.sym 82594 instr[17]
.sym 82595 reg_file[19][8]
.sym 82613 $abc$36303$new_n4181_
.sym 82614 $abc$36303$new_n2585_
.sym 82615 $abc$36303$new_n4184_
.sym 82616 $abc$36303$new_n4175_
.sym 82618 $abc$36303$new_n4185_
.sym 82619 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 82620 instr[19]
.sym 82621 $abc$36303$new_n4178_
.sym 82622 reg_file[17][8]
.sym 82624 instr[16]
.sym 82625 $abc$36303$new_n4179_
.sym 82626 $abc$36303$new_n2594_
.sym 82627 $abc$36303$new_n2595_
.sym 82628 $abc$36303$new_n2591_
.sym 82629 $abc$36303$new_n2596_
.sym 82630 $abc$36303$new_n4186_
.sym 82631 instr[21]
.sym 82633 $abc$36303$new_n2589_
.sym 82634 $abc$36303$new_n4180_
.sym 82635 instr[16]
.sym 82636 $abc$36303$new_n2588_
.sym 82637 instr[15]
.sym 82640 instr[24]
.sym 82641 $abc$36303$new_n2590_
.sym 82642 instr[17]
.sym 82643 reg_file[21][8]
.sym 82646 instr[21]
.sym 82647 $abc$36303$new_n4179_
.sym 82648 instr[24]
.sym 82649 $abc$36303$new_n4180_
.sym 82652 $abc$36303$new_n4186_
.sym 82653 instr[24]
.sym 82654 $abc$36303$new_n4185_
.sym 82655 instr[21]
.sym 82658 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 82664 $abc$36303$new_n2588_
.sym 82665 $abc$36303$new_n2591_
.sym 82666 $abc$36303$new_n2585_
.sym 82667 $abc$36303$new_n2594_
.sym 82670 instr[17]
.sym 82671 instr[15]
.sym 82672 reg_file[17][8]
.sym 82673 reg_file[21][8]
.sym 82676 instr[19]
.sym 82677 $abc$36303$new_n2596_
.sym 82678 $abc$36303$new_n2595_
.sym 82679 instr[16]
.sym 82682 $abc$36303$new_n4181_
.sym 82683 $abc$36303$new_n4178_
.sym 82684 $abc$36303$new_n4184_
.sym 82685 $abc$36303$new_n4175_
.sym 82688 $abc$36303$new_n2590_
.sym 82689 instr[16]
.sym 82690 instr[19]
.sym 82691 $abc$36303$new_n2589_
.sym 82692 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 82693 i_clk$SB_IO_IN_$glb_clk
.sym 82698 reg_file[24][8]
.sym 82710 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 82713 branch_instr_offset[6]
.sym 82716 o_wb_data[12]$SB_IO_OUT
.sym 82719 instr[22]
.sym 82720 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 82721 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 82723 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 82725 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 82728 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 82730 instr[22]
.sym 82736 reg_file[28][8]
.sym 82738 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 82741 $abc$36303$new_n4168_
.sym 82742 $abc$36303$new_n4174_
.sym 82744 instr[15]
.sym 82745 instr[22]
.sym 82747 reg_file[24][8]
.sym 82748 $abc$36303$new_n4162_
.sym 82750 $abc$36303$new_n5041_
.sym 82752 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82757 instr[20]
.sym 82760 reg_file[28][8]
.sym 82765 instr[23]
.sym 82771 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82787 instr[15]
.sym 82788 reg_file[28][8]
.sym 82789 $abc$36303$new_n5041_
.sym 82790 reg_file[24][8]
.sym 82793 instr[23]
.sym 82794 $abc$36303$new_n4162_
.sym 82795 $abc$36303$new_n4174_
.sym 82796 $abc$36303$new_n4168_
.sym 82799 instr[20]
.sym 82800 reg_file[24][8]
.sym 82801 reg_file[28][8]
.sym 82802 instr[22]
.sym 82815 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 82816 i_clk$SB_IO_IN_$glb_clk
.sym 82818 $abc$36303$new_n2580_
.sym 82819 reg_file[10][8]
.sym 82820 $abc$36303$new_n4170_
.sym 82821 $abc$36303$new_n2581_
.sym 82822 reg_file[15][8]
.sym 82823 $abc$36303$new_n4171_
.sym 82824 $abc$36303$new_n4169_
.sym 82825 $abc$36303$new_n2579_
.sym 82833 reg_file[24][8]
.sym 82836 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82840 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 82843 instr[16]
.sym 82844 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 82846 instr[16]
.sym 82847 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 82848 reg_file[14][8]
.sym 82849 instr[24]
.sym 82851 instr[16]
.sym 82852 instr[24]
.sym 82853 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 82859 instr[20]
.sym 82860 instr[20]
.sym 82864 instr[21]
.sym 82865 $abc$36303$new_n2583_
.sym 82866 reg_file[14][8]
.sym 82868 $abc$36303$new_n2582_
.sym 82869 instr[16]
.sym 82870 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 82871 instr[17]
.sym 82872 instr[17]
.sym 82874 reg_file[11][8]
.sym 82875 $abc$36303$new_n4172_
.sym 82876 reg_file[10][8]
.sym 82877 $abc$36303$new_n4173_
.sym 82878 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 82879 instr[22]
.sym 82882 $abc$36303$new_n2579_
.sym 82887 reg_file[15][8]
.sym 82888 instr[15]
.sym 82889 $abc$36303$new_n4169_
.sym 82892 instr[22]
.sym 82893 reg_file[10][8]
.sym 82894 instr[20]
.sym 82895 reg_file[14][8]
.sym 82898 reg_file[10][8]
.sym 82899 instr[15]
.sym 82900 reg_file[14][8]
.sym 82901 instr[17]
.sym 82904 reg_file[11][8]
.sym 82905 instr[20]
.sym 82906 instr[22]
.sym 82907 reg_file[15][8]
.sym 82910 instr[16]
.sym 82911 $abc$36303$new_n2582_
.sym 82912 $abc$36303$new_n2579_
.sym 82913 $abc$36303$new_n2583_
.sym 82917 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 82922 $abc$36303$new_n4169_
.sym 82923 $abc$36303$new_n4172_
.sym 82924 instr[21]
.sym 82925 $abc$36303$new_n4173_
.sym 82928 instr[15]
.sym 82929 reg_file[15][8]
.sym 82930 reg_file[11][8]
.sym 82931 instr[17]
.sym 82938 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 82939 i_clk$SB_IO_IN_$glb_clk
.sym 82943 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 82944 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 82945 reg_file[23][14]
.sym 82958 reg_file[9][8]
.sym 82960 instr[21]
.sym 82967 instr[15]
.sym 82969 instr[15]
.sym 82970 pc[18]
.sym 82974 instr[15]
.sym 82982 instr[17]
.sym 82985 instr[15]
.sym 82986 instr[20]
.sym 82987 reg_file[19][14]
.sym 82988 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 82991 instr[20]
.sym 82993 $abc$36303$new_n5073_
.sym 82994 reg_file[31][14]
.sym 82998 reg_file[18][14]
.sym 82999 reg_file[22][14]
.sym 83002 reg_file[23][14]
.sym 83007 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83010 instr[22]
.sym 83011 reg_file[27][14]
.sym 83015 reg_file[23][14]
.sym 83016 reg_file[22][14]
.sym 83017 instr[20]
.sym 83018 instr[22]
.sym 83022 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83027 instr[17]
.sym 83028 instr[15]
.sym 83029 reg_file[27][14]
.sym 83030 reg_file[31][14]
.sym 83033 instr[15]
.sym 83034 instr[17]
.sym 83035 reg_file[19][14]
.sym 83036 reg_file[23][14]
.sym 83039 instr[20]
.sym 83040 reg_file[31][14]
.sym 83041 reg_file[27][14]
.sym 83042 instr[22]
.sym 83045 instr[15]
.sym 83046 $abc$36303$new_n5073_
.sym 83047 reg_file[22][14]
.sym 83048 reg_file[18][14]
.sym 83052 instr[22]
.sym 83060 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 83061 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 83062 i_clk$SB_IO_IN_$glb_clk
.sym 83064 $abc$36303$new_n2747_
.sym 83065 reg_file[22][14]
.sym 83066 $abc$36303$new_n3531_
.sym 83068 $abc$36303$new_n2746_
.sym 83069 $abc$36303$new_n2745_
.sym 83070 $abc$36303$new_n3532_
.sym 83071 $abc$36303$new_n3533_
.sym 83072 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 83073 o_wb_addr[16]$SB_IO_OUT
.sym 83075 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 83077 instr[20]
.sym 83078 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 83087 instr[22]
.sym 83109 $abc$36303$new_n3530_
.sym 83110 reg_file[30][14]
.sym 83111 reg_file[26][14]
.sym 83113 instr[16]
.sym 83114 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83115 $abc$36303$new_n2743_
.sym 83116 $abc$36303$new_n2739_
.sym 83117 $abc$36303$new_n3529_
.sym 83118 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[14]_new_inv_
.sym 83119 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[14]_new_inv_
.sym 83120 instr[19]
.sym 83121 instr[16]
.sym 83123 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 83124 instr[24]
.sym 83126 $abc$36303$new_n2745_
.sym 83127 instr[15]
.sym 83128 $abc$36303$new_n2748_
.sym 83129 instr[20]
.sym 83130 $abc$36303$new_n2744_
.sym 83132 instr[22]
.sym 83133 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 83134 $abc$36303$new_n2742_
.sym 83135 instr[17]
.sym 83136 instr[21]
.sym 83138 instr[21]
.sym 83139 $abc$36303$new_n3529_
.sym 83140 $abc$36303$new_n3530_
.sym 83141 instr[24]
.sym 83144 reg_file[30][14]
.sym 83145 reg_file[26][14]
.sym 83146 instr[17]
.sym 83147 instr[15]
.sym 83153 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 83156 instr[17]
.sym 83157 instr[16]
.sym 83158 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[14]_new_inv_
.sym 83159 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[14]_new_inv_
.sym 83162 instr[22]
.sym 83163 reg_file[30][14]
.sym 83164 reg_file[26][14]
.sym 83165 instr[20]
.sym 83168 instr[16]
.sym 83169 instr[19]
.sym 83170 $abc$36303$new_n2743_
.sym 83171 $abc$36303$new_n2744_
.sym 83174 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83180 $abc$36303$new_n2748_
.sym 83181 $abc$36303$new_n2739_
.sym 83182 $abc$36303$new_n2745_
.sym 83183 $abc$36303$new_n2742_
.sym 83184 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 83185 i_clk$SB_IO_IN_$glb_clk
.sym 83187 $abc$36303$new_n3535_
.sym 83188 $abc$36303$new_n2749_
.sym 83192 reg_file[29][14]
.sym 83193 $abc$36303$new_n3534_
.sym 83194 $abc$36303$new_n2748_
.sym 83211 instr[22]
.sym 83212 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 83216 instr[22]
.sym 83218 instr[22]
.sym 83221 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 83228 reg_file[28][14]
.sym 83230 $abc$36303$new_n3531_
.sym 83231 $abc$36303$new_n3525_
.sym 83235 instr[21]
.sym 83236 $abc$36303$new_n3528_
.sym 83237 instr[22]
.sym 83241 instr[15]
.sym 83244 $abc$36303$new_n3526_
.sym 83245 $abc$36303$new_n3527_
.sym 83246 reg_file[24][14]
.sym 83247 instr[20]
.sym 83249 reg_file[29][14]
.sym 83250 $abc$36303$new_n3534_
.sym 83253 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83254 reg_file[24][14]
.sym 83255 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 83257 reg_file[29][14]
.sym 83258 reg_file[25][14]
.sym 83261 instr[22]
.sym 83262 instr[20]
.sym 83263 reg_file[28][14]
.sym 83264 reg_file[24][14]
.sym 83267 reg_file[25][14]
.sym 83268 reg_file[29][14]
.sym 83269 instr[20]
.sym 83270 instr[22]
.sym 83273 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83279 instr[21]
.sym 83281 $abc$36303$new_n3527_
.sym 83282 $abc$36303$new_n3526_
.sym 83285 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83291 reg_file[25][14]
.sym 83292 instr[15]
.sym 83294 reg_file[24][14]
.sym 83297 reg_file[28][14]
.sym 83299 instr[15]
.sym 83300 reg_file[29][14]
.sym 83303 $abc$36303$new_n3525_
.sym 83304 $abc$36303$new_n3534_
.sym 83305 $abc$36303$new_n3528_
.sym 83306 $abc$36303$new_n3531_
.sym 83307 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 83308 i_clk$SB_IO_IN_$glb_clk
.sym 83312 reg_file[12][14]
.sym 83314 $abc$36303$new_n3536_
.sym 83317 $abc$36303$new_n2750_
.sym 83321 instr[18]
.sym 83322 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83326 instr[19]
.sym 83330 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 83335 instr[16]
.sym 83336 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 83338 instr[16]
.sym 83340 instr[24]
.sym 83342 instr[24]
.sym 83343 $abc$36303$new_n3580_
.sym 83344 instr[16]
.sym 83345 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 83354 reg_file[7][18]
.sym 83355 $abc$36303$new_n3584_
.sym 83357 instr[17]
.sym 83361 instr[21]
.sym 83362 reg_file[3][18]
.sym 83363 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83366 $abc$36303$new_n3583_
.sym 83367 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 83371 instr[22]
.sym 83374 instr[20]
.sym 83381 instr[15]
.sym 83390 instr[21]
.sym 83391 $abc$36303$new_n3584_
.sym 83393 $abc$36303$new_n3583_
.sym 83404 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 83408 reg_file[3][18]
.sym 83409 instr[20]
.sym 83410 instr[22]
.sym 83411 reg_file[7][18]
.sym 83414 instr[15]
.sym 83415 instr[17]
.sym 83416 reg_file[7][18]
.sym 83417 reg_file[3][18]
.sym 83427 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83430 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 83431 i_clk$SB_IO_IN_$glb_clk
.sym 83433 $abc$36303$new_n5278_
.sym 83435 $abc$36303$new_n2860_
.sym 83436 $abc$36303$new_n3581_
.sym 83437 $abc$36303$new_n5277_
.sym 83439 reg_file[20][18]
.sym 83440 $abc$36303$new_n3571_
.sym 83447 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 83459 instr[15]
.sym 83462 instr[15]
.sym 83467 instr[15]
.sym 83475 instr[21]
.sym 83476 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 83477 instr[17]
.sym 83478 reg_file[21][18]
.sym 83479 $abc$36303$new_n2866_
.sym 83481 reg_file[21][18]
.sym 83483 instr[22]
.sym 83485 instr[20]
.sym 83486 instr[15]
.sym 83487 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83490 $abc$36303$new_n2867_
.sym 83492 reg_file[17][18]
.sym 83494 instr[18]
.sym 83495 instr[16]
.sym 83496 $abc$36303$new_n2863_
.sym 83498 $abc$36303$new_n5278_
.sym 83500 reg_file[17][18]
.sym 83501 $abc$36303$new_n3581_
.sym 83502 instr[24]
.sym 83503 $abc$36303$new_n3580_
.sym 83504 $abc$36303$new_n2849_
.sym 83505 $abc$36303$new_n2862_
.sym 83507 $abc$36303$new_n3580_
.sym 83508 instr[21]
.sym 83509 $abc$36303$new_n3581_
.sym 83510 instr[24]
.sym 83516 instr[22]
.sym 83519 instr[22]
.sym 83520 reg_file[21][18]
.sym 83521 instr[20]
.sym 83522 reg_file[17][18]
.sym 83526 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83531 reg_file[21][18]
.sym 83532 instr[15]
.sym 83533 reg_file[17][18]
.sym 83534 instr[17]
.sym 83537 $abc$36303$new_n5278_
.sym 83538 $abc$36303$new_n2862_
.sym 83539 $abc$36303$new_n2849_
.sym 83540 instr[18]
.sym 83545 instr[22]
.sym 83549 instr[16]
.sym 83550 $abc$36303$new_n2863_
.sym 83551 $abc$36303$new_n2866_
.sym 83552 $abc$36303$new_n2867_
.sym 83553 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 83554 i_clk$SB_IO_IN_$glb_clk
.sym 83556 $abc$36303$new_n3578_
.sym 83558 reg_file[17][18]
.sym 83559 $abc$36303$new_n5092_
.sym 83560 $abc$36303$new_n5091_
.sym 83562 $abc$36303$new_n3577_
.sym 83563 $abc$36303$new_n3576_
.sym 83566 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 83570 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 83571 instr[20]
.sym 83572 instr[17]
.sym 83573 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 83574 $2\o_wb_we[0:0]
.sym 83579 instr[20]
.sym 83587 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 83599 $abc$36303$new_n2860_
.sym 83600 reg_file[12][18]
.sym 83601 $abc$36303$new_n3572_
.sym 83602 instr[19]
.sym 83603 reg_file[8][18]
.sym 83604 $abc$36303$new_n3571_
.sym 83605 $abc$36303$new_n3579_
.sym 83607 $abc$36303$new_n3582_
.sym 83608 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 83610 instr[16]
.sym 83612 $abc$36303$new_n3585_
.sym 83614 instr[24]
.sym 83618 instr[20]
.sym 83619 instr[15]
.sym 83621 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83623 $abc$36303$new_n2861_
.sym 83624 reg_file[12][18]
.sym 83625 instr[22]
.sym 83626 instr[21]
.sym 83627 instr[17]
.sym 83628 $abc$36303$new_n3576_
.sym 83637 instr[16]
.sym 83642 reg_file[8][18]
.sym 83643 instr[17]
.sym 83644 instr[15]
.sym 83645 reg_file[12][18]
.sym 83650 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83654 reg_file[12][18]
.sym 83655 instr[22]
.sym 83656 reg_file[8][18]
.sym 83657 instr[20]
.sym 83660 $abc$36303$new_n3579_
.sym 83661 $abc$36303$new_n3576_
.sym 83662 $abc$36303$new_n3582_
.sym 83663 $abc$36303$new_n3585_
.sym 83666 $abc$36303$new_n3572_
.sym 83667 instr[24]
.sym 83668 instr[21]
.sym 83669 $abc$36303$new_n3571_
.sym 83672 instr[19]
.sym 83673 $abc$36303$new_n2860_
.sym 83674 $abc$36303$new_n2861_
.sym 83675 instr[16]
.sym 83676 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 83677 i_clk$SB_IO_IN_$glb_clk
.sym 83682 reg_file[18][18]
.sym 83697 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83702 reg_file[19][18]
.sym 83704 instr[22]
.sym 83705 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 83706 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 83708 instr[22]
.sym 83710 instr[22]
.sym 83711 instr[22]
.sym 83721 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83722 $abc$36303$new_n3586_
.sym 83724 reg_file[5][18]
.sym 83725 $abc$36303$new_n3587_
.sym 83726 reg_file[4][18]
.sym 83728 $abc$36303$new_n2865_
.sym 83729 instr[21]
.sym 83731 reg_file[0][18]
.sym 83732 instr[15]
.sym 83733 instr[19]
.sym 83734 reg_file[4][18]
.sym 83736 instr[20]
.sym 83737 instr[22]
.sym 83738 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 83739 instr[20]
.sym 83741 reg_file[1][18]
.sym 83746 instr[24]
.sym 83747 instr[17]
.sym 83748 $abc$36303$new_n2864_
.sym 83749 instr[16]
.sym 83753 reg_file[0][18]
.sym 83754 instr[15]
.sym 83755 instr[17]
.sym 83756 reg_file[4][18]
.sym 83765 reg_file[0][18]
.sym 83766 instr[20]
.sym 83767 reg_file[4][18]
.sym 83768 instr[22]
.sym 83771 $abc$36303$new_n2864_
.sym 83772 instr[16]
.sym 83773 $abc$36303$new_n2865_
.sym 83774 instr[19]
.sym 83777 reg_file[5][18]
.sym 83778 instr[15]
.sym 83779 instr[17]
.sym 83780 reg_file[1][18]
.sym 83783 instr[22]
.sym 83784 instr[20]
.sym 83785 reg_file[1][18]
.sym 83786 reg_file[5][18]
.sym 83790 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83795 $abc$36303$new_n3587_
.sym 83796 instr[21]
.sym 83797 instr[24]
.sym 83798 $abc$36303$new_n3586_
.sym 83799 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34603
.sym 83800 i_clk$SB_IO_IN_$glb_clk
.sym 83803 reg_file[19][21]
.sym 83804 $abc$36303$new_n3794_
.sym 83806 $abc$36303$new_n2334_
.sym 83807 reg_file[1][18]
.sym 83809 $abc$36303$new_n2332_
.sym 83813 i_wb_data[18]$SB_IO_IN
.sym 83816 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 83819 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 83822 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 83826 instr[16]
.sym 83832 instr[24]
.sym 83836 instr[16]
.sym 83844 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 83847 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83850 reg_file[10][21]
.sym 83854 reg_file[14][21]
.sym 83857 instr[17]
.sym 83858 reg_file[10][21]
.sym 83859 $abc$36303$new_n3795_
.sym 83863 $abc$36303$new_n3791_
.sym 83866 instr[23]
.sym 83867 instr[20]
.sym 83868 instr[15]
.sym 83869 $abc$36303$new_n3794_
.sym 83871 instr[22]
.sym 83876 reg_file[10][21]
.sym 83877 instr[22]
.sym 83878 reg_file[14][21]
.sym 83879 instr[20]
.sym 83888 $abc$36303$new_n3791_
.sym 83889 instr[23]
.sym 83890 $abc$36303$new_n3795_
.sym 83891 $abc$36303$new_n3794_
.sym 83895 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 83912 reg_file[14][21]
.sym 83913 instr[17]
.sym 83914 instr[15]
.sym 83915 reg_file[10][21]
.sym 83918 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 83922 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 83923 i_clk$SB_IO_IN_$glb_clk
.sym 83926 reg_file[15][21]
.sym 83929 reg_file[15][18]
.sym 83930 $abc$36303$new_n2329_
.sym 83932 $abc$36303$new_n3788_
.sym 83942 reg_file[14][21]
.sym 83951 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 83954 instr[15]
.sym 83957 reg_file[22][21]
.sym 83959 $abc$36303$new_n2332_
.sym 83966 $abc$36303$new_n3789_
.sym 83967 $abc$36303$new_n2326_
.sym 83969 $abc$36303$new_n3785_
.sym 83970 instr[15]
.sym 83971 reg_file[23][21]
.sym 83972 $abc$36303$new_n2330_
.sym 83973 $abc$36303$new_n3807_
.sym 83974 instr[20]
.sym 83975 reg_file[19][21]
.sym 83976 $abc$36303$new_n3790_
.sym 83977 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 83978 instr[17]
.sym 83979 reg_file[23][21]
.sym 83980 instr[22]
.sym 83981 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 83982 instr[23]
.sym 83983 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 83984 instr[21]
.sym 83986 instr[16]
.sym 83987 $abc$36303$new_n2329_
.sym 83989 instr[23]
.sym 83990 $abc$36303$new_n3796_
.sym 83991 $abc$36303$new_n3784_
.sym 83992 instr[24]
.sym 83995 $abc$36303$new_n3808_
.sym 83997 $abc$36303$new_n3788_
.sym 83999 reg_file[19][21]
.sym 84000 instr[22]
.sym 84001 reg_file[23][21]
.sym 84002 instr[20]
.sym 84005 $abc$36303$new_n3785_
.sym 84006 $abc$36303$new_n3789_
.sym 84007 instr[23]
.sym 84008 $abc$36303$new_n3788_
.sym 84011 instr[23]
.sym 84012 instr[24]
.sym 84013 $abc$36303$new_n3808_
.sym 84014 $abc$36303$new_n3807_
.sym 84017 $abc$36303$new_n2326_
.sym 84018 instr[16]
.sym 84019 $abc$36303$new_n2329_
.sym 84020 $abc$36303$new_n2330_
.sym 84026 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 84029 $abc$36303$new_n3790_
.sym 84030 $abc$36303$new_n3784_
.sym 84031 $abc$36303$new_n3796_
.sym 84032 instr[21]
.sym 84035 instr[15]
.sym 84036 instr[17]
.sym 84037 reg_file[19][21]
.sym 84038 reg_file[23][21]
.sym 84044 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84045 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 84046 i_clk$SB_IO_IN_$glb_clk
.sym 84048 $abc$36303$new_n3796_
.sym 84049 $abc$36303$new_n3798_
.sym 84050 $abc$36303$new_n3799_
.sym 84051 $abc$36303$new_n3803_
.sym 84052 $abc$36303$new_n3797_
.sym 84053 $abc$36303$new_n2328_
.sym 84054 reg_file[17][21]
.sym 84056 i_reset$SB_IO_IN
.sym 84070 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 84072 instr[17]
.sym 84076 instr[20]
.sym 84079 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 84082 instr[20]
.sym 84090 reg_file[27][21]
.sym 84091 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 84093 instr[23]
.sym 84094 instr[20]
.sym 84097 instr[19]
.sym 84098 instr[17]
.sym 84099 reg_file[16][21]
.sym 84100 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 84101 $abc$36303$new_n3786_
.sym 84102 reg_file[27][21]
.sym 84103 instr[22]
.sym 84104 instr[24]
.sym 84105 reg_file[31][21]
.sym 84106 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84108 instr[16]
.sym 84110 reg_file[20][21]
.sym 84111 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 84113 reg_file[31][21]
.sym 84116 instr[15]
.sym 84117 $abc$36303$new_n3787_
.sym 84118 $abc$36303$new_n2328_
.sym 84120 $abc$36303$new_n2327_
.sym 84122 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 84128 instr[16]
.sym 84129 $abc$36303$new_n2327_
.sym 84130 instr[19]
.sym 84131 $abc$36303$new_n2328_
.sym 84134 instr[17]
.sym 84135 reg_file[27][21]
.sym 84136 instr[15]
.sym 84137 reg_file[31][21]
.sym 84140 $abc$36303$new_n3786_
.sym 84141 instr[24]
.sym 84142 $abc$36303$new_n3787_
.sym 84143 instr[23]
.sym 84146 reg_file[27][21]
.sym 84147 instr[22]
.sym 84148 reg_file[31][21]
.sym 84149 instr[20]
.sym 84153 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 84159 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84164 reg_file[20][21]
.sym 84165 instr[15]
.sym 84166 reg_file[16][21]
.sym 84167 instr[17]
.sym 84168 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 84169 i_clk$SB_IO_IN_$glb_clk
.sym 84171 $abc$36303$new_n3805_
.sym 84172 $abc$36303$new_n2336_
.sym 84173 $abc$36303$new_n2335_
.sym 84174 reg_file[12][28]
.sym 84175 $abc$36303$new_n2331_
.sym 84176 $abc$36303$new_n3804_
.sym 84177 $abc$36303$new_n3800_
.sym 84178 $abc$36303$new_n2337_
.sym 84187 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 84189 instr[23]
.sym 84190 reg_file[27][21]
.sym 84194 reg_file[27][21]
.sym 84196 reg_file[20][21]
.sym 84197 instr[22]
.sym 84198 instr[22]
.sym 84200 instr[22]
.sym 84202 instr[22]
.sym 84203 instr[19]
.sym 84206 instr[15]
.sym 84212 instr[19]
.sym 84214 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 84215 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 84217 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84218 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 84219 instr[15]
.sym 84222 $abc$36303$new_n2342_
.sym 84224 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84227 $abc$36303$new_n2343_
.sym 84240 instr[16]
.sym 84248 instr[15]
.sym 84260 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 84263 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 84271 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 84275 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84282 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84287 $abc$36303$new_n2342_
.sym 84288 instr[19]
.sym 84289 instr[16]
.sym 84290 $abc$36303$new_n2343_
.sym 84291 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 84292 i_clk$SB_IO_IN_$glb_clk
.sym 84294 $abc$36303$new_n3801_
.sym 84295 $abc$36303$new_n3802_
.sym 84296 $abc$36303$new_n4224_
.sym 84297 $abc$36303$new_n2339_
.sym 84298 $abc$36303$new_n2340_
.sym 84299 $abc$36303$new_n2051_
.sym 84300 $abc$36303$new_n2338_
.sym 84301 reg_file[0][28]
.sym 84306 instr[19]
.sym 84307 reg_file[12][21]
.sym 84312 instr[23]
.sym 84320 instr[24]
.sym 84323 instr[22]
.sym 84325 reg_file[22][28]
.sym 84329 instr[22]
.sym 84335 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 84337 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 84338 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 84340 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84342 $abc$36303$new_n5210_
.sym 84346 $abc$36303$new_n2065_
.sym 84347 $abc$36303$new_n2066_
.sym 84350 instr[16]
.sym 84351 reg_file[4][28]
.sym 84352 $abc$36303$new_n4230_
.sym 84353 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 84354 instr[15]
.sym 84356 $abc$36303$new_n2051_
.sym 84357 instr[17]
.sym 84358 reg_file[0][28]
.sym 84362 instr[22]
.sym 84363 instr[19]
.sym 84364 $abc$36303$new_n2050_
.sym 84369 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84374 $abc$36303$new_n2066_
.sym 84375 $abc$36303$new_n2065_
.sym 84376 instr[19]
.sym 84377 instr[16]
.sym 84386 instr[15]
.sym 84387 reg_file[4][28]
.sym 84388 reg_file[0][28]
.sym 84389 instr[17]
.sym 84392 reg_file[4][28]
.sym 84394 instr[22]
.sym 84395 reg_file[0][28]
.sym 84398 $abc$36303$new_n5210_
.sym 84399 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 84400 $abc$36303$new_n4230_
.sym 84401 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 84407 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 84410 instr[19]
.sym 84411 $abc$36303$new_n2050_
.sym 84412 $abc$36303$new_n2051_
.sym 84413 instr[16]
.sym 84414 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 84415 i_clk$SB_IO_IN_$glb_clk
.sym 84417 reg_file[1][28]
.sym 84418 $abc$36303$new_n4223_
.sym 84422 $abc$36303$new_n2050_
.sym 84424 $abc$36303$new_n4225_
.sym 84431 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84432 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 84440 reg_file[29][21]
.sym 84441 instr[17]
.sym 84444 reg_file[28][21]
.sym 84447 instr[17]
.sym 84450 instr[15]
.sym 84458 reg_file[20][28]
.sym 84460 reg_file[16][28]
.sym 84461 $abc$36303$new_n2060_
.sym 84462 $abc$36303$new_n4222_
.sym 84463 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84465 $abc$36303$new_n4221_
.sym 84466 reg_file[20][28]
.sym 84467 $abc$36303$new_n2059_
.sym 84468 reg_file[16][28]
.sym 84469 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 84470 instr[22]
.sym 84474 reg_file[1][28]
.sym 84476 instr[15]
.sym 84477 instr[23]
.sym 84478 instr[19]
.sym 84483 instr[20]
.sym 84484 reg_file[5][28]
.sym 84486 instr[16]
.sym 84487 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84488 instr[17]
.sym 84489 instr[22]
.sym 84491 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84497 $abc$36303$new_n2060_
.sym 84498 $abc$36303$new_n2059_
.sym 84499 instr[16]
.sym 84500 instr[19]
.sym 84506 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84509 instr[17]
.sym 84510 reg_file[16][28]
.sym 84511 reg_file[20][28]
.sym 84512 instr[15]
.sym 84515 instr[15]
.sym 84516 reg_file[5][28]
.sym 84517 reg_file[1][28]
.sym 84518 instr[17]
.sym 84521 instr[23]
.sym 84522 $abc$36303$new_n4222_
.sym 84523 $abc$36303$new_n4221_
.sym 84524 instr[20]
.sym 84527 instr[20]
.sym 84528 instr[22]
.sym 84529 reg_file[20][28]
.sym 84530 reg_file[16][28]
.sym 84534 instr[22]
.sym 84535 reg_file[5][28]
.sym 84536 reg_file[1][28]
.sym 84537 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 84538 i_clk$SB_IO_IN_$glb_clk
.sym 84540 $abc$36303$new_n4963_
.sym 84542 $abc$36303$new_n4216_
.sym 84543 $abc$36303$new_n4214_
.sym 84547 reg_file[17][28]
.sym 84553 reg_file[9][28]
.sym 84567 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 84569 instr[20]
.sym 84575 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 84582 $abc$36303$new_n4223_
.sym 84583 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84584 instr[23]
.sym 84585 instr[20]
.sym 84586 $abc$36303$new_n4218_
.sym 84587 $abc$36303$new_n4219_
.sym 84588 reg_file[18][28]
.sym 84590 instr[22]
.sym 84591 $abc$36303$new_n4217_
.sym 84592 instr[24]
.sym 84594 $abc$36303$new_n4220_
.sym 84595 reg_file[22][28]
.sym 84599 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 84600 reg_file[21][28]
.sym 84601 instr[17]
.sym 84604 reg_file[17][28]
.sym 84605 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84607 instr[17]
.sym 84608 $abc$36303$new_n4214_
.sym 84610 instr[15]
.sym 84612 reg_file[17][28]
.sym 84614 instr[17]
.sym 84615 reg_file[18][28]
.sym 84616 instr[15]
.sym 84617 reg_file[22][28]
.sym 84620 reg_file[21][28]
.sym 84621 reg_file[17][28]
.sym 84622 instr[17]
.sym 84623 instr[15]
.sym 84626 instr[24]
.sym 84627 instr[23]
.sym 84628 $abc$36303$new_n4219_
.sym 84629 $abc$36303$new_n4218_
.sym 84635 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84638 $abc$36303$new_n4214_
.sym 84639 $abc$36303$new_n4223_
.sym 84640 $abc$36303$new_n4220_
.sym 84641 $abc$36303$new_n4217_
.sym 84644 reg_file[21][28]
.sym 84645 instr[22]
.sym 84646 reg_file[17][28]
.sym 84647 instr[20]
.sym 84650 instr[22]
.sym 84651 reg_file[18][28]
.sym 84652 instr[20]
.sym 84653 reg_file[22][28]
.sym 84658 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 84660 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 84661 i_clk$SB_IO_IN_$glb_clk
.sym 84664 reg_file[28][21]
.sym 84665 $abc$36303$new_n4962_
.sym 84667 reg_file[28][28]
.sym 84668 $abc$36303$new_n4215_
.sym 84678 instr[23]
.sym 84679 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84724 i_wb_data[18]$SB_IO_IN
.sym 84737 i_wb_data[18]$SB_IO_IN
.sym 84783 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 84784 i_clk$SB_IO_IN_$glb_clk
.sym 84785 i_reset$SB_IO_IN_$glb_sr
.sym 84790 reg_file[25][28]
.sym 84807 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84816 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 84829 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 84853 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84873 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 84906 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 84907 i_clk$SB_IO_IN_$glb_clk
.sym 84919 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 84954 o_wb_data[30]$SB_IO_OUT
.sym 84978 o_wb_data[30]$SB_IO_OUT
.sym 84982 o_wb_we$SB_IO_OUT
.sym 85014 reg_file[25][6]
.sym 85080 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85110 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85130 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 85131 i_clk$SB_IO_IN_$glb_clk
.sym 85144 reg_file[29][6]
.sym 85193 instr[17]
.sym 85201 instr[17]
.sym 85202 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85219 reg_file[25][6]
.sym 85221 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85227 reg_file[25][6]
.sym 85229 instr[15]
.sym 85230 instr[17]
.sym 85234 instr[20]
.sym 85235 instr[22]
.sym 85237 reg_file[29][6]
.sym 85241 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 85253 reg_file[29][6]
.sym 85254 instr[15]
.sym 85255 reg_file[25][6]
.sym 85256 instr[17]
.sym 85265 reg_file[29][6]
.sym 85266 reg_file[25][6]
.sym 85267 instr[22]
.sym 85268 instr[20]
.sym 85272 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85293 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 85294 i_clk$SB_IO_IN_$glb_clk
.sym 85301 reg_file[19][6]
.sym 85307 pc[18]
.sym 85316 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 85326 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 85329 instr[20]
.sym 85341 reg_file[23][6]
.sym 85348 instr[15]
.sym 85349 reg_file[23][6]
.sym 85354 instr[20]
.sym 85355 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 85358 reg_file[19][6]
.sym 85359 instr[17]
.sym 85360 instr[22]
.sym 85365 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 85366 reg_file[19][6]
.sym 85367 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85370 reg_file[23][6]
.sym 85371 instr[22]
.sym 85372 reg_file[19][6]
.sym 85373 instr[20]
.sym 85388 reg_file[19][6]
.sym 85389 instr[17]
.sym 85390 reg_file[23][6]
.sym 85391 instr[15]
.sym 85409 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85414 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 85416 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 85417 i_clk$SB_IO_IN_$glb_clk
.sym 85419 reg_file[22][6]
.sym 85434 instr[15]
.sym 85460 $abc$36303$new_n2533_
.sym 85462 $abc$36303$new_n3178_
.sym 85463 $abc$36303$new_n2534_
.sym 85466 reg_file[18][6]
.sym 85467 instr[16]
.sym 85468 $abc$36303$new_n3177_
.sym 85470 instr[21]
.sym 85476 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85478 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 85479 instr[15]
.sym 85480 instr[19]
.sym 85484 reg_file[22][6]
.sym 85486 instr[22]
.sym 85487 instr[17]
.sym 85489 instr[20]
.sym 85493 reg_file[18][6]
.sym 85494 reg_file[22][6]
.sym 85495 instr[17]
.sym 85496 instr[15]
.sym 85502 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85505 reg_file[18][6]
.sym 85506 instr[22]
.sym 85507 instr[20]
.sym 85508 reg_file[22][6]
.sym 85517 $abc$36303$new_n2533_
.sym 85518 instr[16]
.sym 85519 instr[19]
.sym 85520 $abc$36303$new_n2534_
.sym 85523 instr[21]
.sym 85525 $abc$36303$new_n3177_
.sym 85526 $abc$36303$new_n3178_
.sym 85539 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 85540 i_clk$SB_IO_IN_$glb_clk
.sym 85547 reg_file[5][6]
.sym 85553 pc[3]
.sym 85563 instr[16]
.sym 85587 instr[16]
.sym 85593 $abc$36303$new_n2540_
.sym 85595 instr[17]
.sym 85598 instr[22]
.sym 85600 instr[19]
.sym 85601 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 85602 reg_file[1][6]
.sym 85605 instr[15]
.sym 85606 instr[20]
.sym 85608 $abc$36303$new_n2539_
.sym 85610 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85612 reg_file[5][6]
.sym 85616 $abc$36303$new_n2539_
.sym 85617 instr[19]
.sym 85618 instr[16]
.sym 85619 $abc$36303$new_n2540_
.sym 85622 reg_file[1][6]
.sym 85623 reg_file[5][6]
.sym 85624 instr[17]
.sym 85625 instr[15]
.sym 85635 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 85652 reg_file[5][6]
.sym 85653 reg_file[1][6]
.sym 85654 instr[22]
.sym 85655 instr[20]
.sym 85662 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 85663 i_clk$SB_IO_IN_$glb_clk
.sym 85670 reg_file[24][4]
.sym 85689 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 85690 instr[17]
.sym 85695 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 85696 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 85699 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 85706 reg_file[25][4]
.sym 85707 instr[22]
.sym 85709 instr[15]
.sym 85711 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 85712 reg_file[28][4]
.sym 85714 reg_file[29][4]
.sym 85717 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 85719 $abc$36303$new_n2444_
.sym 85720 reg_file[28][4]
.sym 85721 instr[17]
.sym 85722 $abc$36303$new_n5021_
.sym 85723 $abc$36303$new_n2443_
.sym 85724 instr[21]
.sym 85729 instr[20]
.sym 85735 reg_file[24][4]
.sym 85736 instr[24]
.sym 85737 instr[20]
.sym 85739 instr[17]
.sym 85740 instr[15]
.sym 85741 reg_file[25][4]
.sym 85742 reg_file[29][4]
.sym 85745 reg_file[29][4]
.sym 85746 reg_file[25][4]
.sym 85747 instr[22]
.sym 85748 instr[20]
.sym 85757 reg_file[28][4]
.sym 85758 $abc$36303$new_n5021_
.sym 85759 instr[15]
.sym 85760 reg_file[24][4]
.sym 85769 instr[22]
.sym 85770 reg_file[24][4]
.sym 85771 instr[20]
.sym 85772 reg_file[28][4]
.sym 85776 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 85781 instr[24]
.sym 85782 instr[21]
.sym 85783 $abc$36303$new_n2443_
.sym 85784 $abc$36303$new_n2444_
.sym 85785 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 85786 i_clk$SB_IO_IN_$glb_clk
.sym 85790 reg_file[9][9]
.sym 85793 reg_file[9][4]
.sym 85806 instr[22]
.sym 85809 instr[17]
.sym 85819 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 85820 $2\o_wb_we[0:0]
.sym 85821 reg_file[11][4]
.sym 85831 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 85833 reg_file[13][4]
.sym 85839 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 85840 instr[15]
.sym 85841 reg_file[13][4]
.sym 85846 instr[20]
.sym 85847 instr[17]
.sym 85850 reg_file[9][4]
.sym 85855 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 85857 instr[22]
.sym 85858 reg_file[9][4]
.sym 85862 instr[17]
.sym 85863 reg_file[13][4]
.sym 85864 instr[15]
.sym 85865 reg_file[9][4]
.sym 85868 instr[20]
.sym 85869 reg_file[13][4]
.sym 85870 instr[22]
.sym 85871 reg_file[9][4]
.sym 85877 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 85889 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 85908 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 85909 i_clk$SB_IO_IN_$glb_clk
.sym 85913 reg_file[15][4]
.sym 85916 reg_file[15][9]
.sym 85917 reg_file[11][4]
.sym 85925 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 85926 instr[15]
.sym 85927 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 85935 reg_file[9][9]
.sym 85939 reg_file[13][9]
.sym 85940 reg_file[8][9]
.sym 85942 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 85944 instr[20]
.sym 85953 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 85954 reg_file[8][4]
.sym 85958 reg_file[12][4]
.sym 85961 instr[20]
.sym 85962 reg_file[8][4]
.sym 85965 $abc$36303$new_n2469_
.sym 85969 instr[22]
.sym 85970 reg_file[15][4]
.sym 85971 instr[15]
.sym 85973 $abc$36303$new_n2470_
.sym 85974 instr[16]
.sym 85975 instr[17]
.sym 85976 instr[19]
.sym 85978 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 85979 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 85981 reg_file[11][4]
.sym 85982 reg_file[11][4]
.sym 85983 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 85988 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 85993 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 85997 reg_file[15][4]
.sym 85998 instr[22]
.sym 85999 instr[20]
.sym 86000 reg_file[11][4]
.sym 86003 $abc$36303$new_n2470_
.sym 86004 instr[16]
.sym 86005 instr[19]
.sym 86006 $abc$36303$new_n2469_
.sym 86009 reg_file[11][4]
.sym 86010 instr[15]
.sym 86011 reg_file[15][4]
.sym 86012 instr[17]
.sym 86015 instr[15]
.sym 86016 reg_file[12][4]
.sym 86017 instr[17]
.sym 86018 reg_file[8][4]
.sym 86021 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 86027 reg_file[8][4]
.sym 86028 reg_file[12][4]
.sym 86029 instr[22]
.sym 86030 instr[20]
.sym 86031 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 86032 i_clk$SB_IO_IN_$glb_clk
.sym 86039 reg_file[14][4]
.sym 86040 reg_file[14][9]
.sym 86050 reg_file[12][3]
.sym 86056 reg_file[31][4]
.sym 86058 reg_file[10][12]
.sym 86060 instr[16]
.sym 86062 $abc$36303$new_n2610_
.sym 86076 instr[24]
.sym 86078 $abc$36303$new_n3370_
.sym 86080 reg_file[15][9]
.sym 86081 instr[17]
.sym 86082 instr[20]
.sym 86083 reg_file[12][9]
.sym 86085 reg_file[11][9]
.sym 86086 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 86087 instr[22]
.sym 86088 reg_file[15][9]
.sym 86090 instr[22]
.sym 86093 $abc$36303$new_n3371_
.sym 86095 reg_file[9][9]
.sym 86099 reg_file[13][9]
.sym 86100 reg_file[8][9]
.sym 86101 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 86104 instr[20]
.sym 86105 instr[15]
.sym 86106 instr[21]
.sym 86111 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 86114 reg_file[11][9]
.sym 86115 instr[22]
.sym 86116 reg_file[15][9]
.sym 86117 instr[20]
.sym 86120 instr[22]
.sym 86121 instr[20]
.sym 86122 reg_file[8][9]
.sym 86123 reg_file[12][9]
.sym 86126 reg_file[13][9]
.sym 86127 instr[20]
.sym 86128 instr[22]
.sym 86129 reg_file[9][9]
.sym 86132 reg_file[8][9]
.sym 86133 instr[15]
.sym 86134 instr[17]
.sym 86135 reg_file[12][9]
.sym 86144 reg_file[15][9]
.sym 86145 reg_file[11][9]
.sym 86146 instr[17]
.sym 86147 instr[15]
.sym 86150 instr[24]
.sym 86151 $abc$36303$new_n3371_
.sym 86152 $abc$36303$new_n3370_
.sym 86153 instr[21]
.sym 86154 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 86155 i_clk$SB_IO_IN_$glb_clk
.sym 86163 reg_file[10][12]
.sym 86164 reg_file[10][9]
.sym 86170 instr[24]
.sym 86175 instr[22]
.sym 86178 instr[20]
.sym 86181 $abc$36303$procmux$1618_Y[3]_new_
.sym 86182 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 86186 instr[17]
.sym 86187 instr[24]
.sym 86189 pc[3]
.sym 86190 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 86192 instr[21]
.sym 86199 $abc$36303$new_n3373_
.sym 86200 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 86201 instr[15]
.sym 86202 $abc$36303$new_n2609_
.sym 86204 reg_file[14][9]
.sym 86205 instr[19]
.sym 86206 instr[17]
.sym 86207 reg_file[9][9]
.sym 86208 reg_file[13][9]
.sym 86209 instr[17]
.sym 86210 $abc$36303$new_n2608_
.sym 86211 $abc$36303$new_n2607_
.sym 86212 reg_file[14][9]
.sym 86213 $abc$36303$new_n3369_
.sym 86215 instr[22]
.sym 86216 instr[21]
.sym 86217 $abc$36303$new_n3372_
.sym 86220 instr[16]
.sym 86221 $abc$36303$new_n2606_
.sym 86222 $abc$36303$new_n2610_
.sym 86225 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 86227 instr[20]
.sym 86229 reg_file[10][9]
.sym 86231 $abc$36303$new_n3369_
.sym 86232 $abc$36303$new_n3373_
.sym 86233 instr[21]
.sym 86234 $abc$36303$new_n3372_
.sym 86237 $abc$36303$new_n2610_
.sym 86238 $abc$36303$new_n2609_
.sym 86239 $abc$36303$new_n2606_
.sym 86240 instr[16]
.sym 86243 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 86249 instr[22]
.sym 86250 reg_file[10][9]
.sym 86251 reg_file[14][9]
.sym 86252 instr[20]
.sym 86255 reg_file[14][9]
.sym 86256 instr[15]
.sym 86257 reg_file[10][9]
.sym 86258 instr[17]
.sym 86261 instr[15]
.sym 86262 reg_file[9][9]
.sym 86263 reg_file[13][9]
.sym 86264 instr[17]
.sym 86273 instr[19]
.sym 86274 instr[16]
.sym 86275 $abc$36303$new_n2608_
.sym 86276 $abc$36303$new_n2607_
.sym 86277 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 86278 i_clk$SB_IO_IN_$glb_clk
.sym 86280 reg_file[22][9]
.sym 86283 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 86289 o_wb_sel[1]$SB_IO_OUT
.sym 86291 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 86297 instr[17]
.sym 86302 instr[17]
.sym 86309 $abc$36303$new_n4514_
.sym 86311 reg_file[19][8]
.sym 86312 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 86313 pc[18]
.sym 86315 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 86321 reg_file[18][9]
.sym 86327 instr[15]
.sym 86328 reg_file[19][9]
.sym 86330 reg_file[19][9]
.sym 86332 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 86333 $abc$36303$new_n3360_
.sym 86338 instr[17]
.sym 86339 $abc$36303$new_n2613_
.sym 86341 reg_file[23][9]
.sym 86342 instr[16]
.sym 86343 $abc$36303$new_n3361_
.sym 86344 instr[20]
.sym 86345 reg_file[22][9]
.sym 86346 instr[22]
.sym 86347 instr[24]
.sym 86348 $abc$36303$new_n2614_
.sym 86349 reg_file[23][9]
.sym 86350 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 86351 instr[17]
.sym 86352 instr[21]
.sym 86361 $abc$36303$new_n2614_
.sym 86362 instr[16]
.sym 86363 $abc$36303$new_n2613_
.sym 86366 reg_file[19][9]
.sym 86367 instr[17]
.sym 86368 instr[15]
.sym 86369 reg_file[23][9]
.sym 86372 reg_file[22][9]
.sym 86373 reg_file[18][9]
.sym 86374 instr[17]
.sym 86375 instr[15]
.sym 86378 reg_file[18][9]
.sym 86379 instr[20]
.sym 86380 instr[22]
.sym 86381 reg_file[22][9]
.sym 86384 $abc$36303$new_n3360_
.sym 86385 $abc$36303$new_n3361_
.sym 86386 instr[24]
.sym 86387 instr[21]
.sym 86390 reg_file[23][9]
.sym 86391 instr[20]
.sym 86392 instr[22]
.sym 86393 reg_file[19][9]
.sym 86397 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 86400 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 86401 i_clk$SB_IO_IN_$glb_clk
.sym 86403 reg_file[23][8]
.sym 86407 reg_file[23][9]
.sym 86412 o_wb_addr[7]$SB_IO_OUT
.sym 86417 o_wb_addr[1]$SB_IO_OUT
.sym 86418 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 86424 reg_file[19][9]
.sym 86425 reg_file[18][9]
.sym 86430 instr[20]
.sym 86436 reg_file[18][8]
.sym 86438 instr[20]
.sym 86446 instr[20]
.sym 86449 $abc$36303$new_n4515_
.sym 86450 reg_file[16][9]
.sym 86451 reg_file[20][9]
.sym 86453 $abc$36303$procmux$1618_Y[3]_new_
.sym 86455 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 86456 instr[22]
.sym 86459 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 86460 instr[15]
.sym 86462 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 86468 reg_file[23][8]
.sym 86469 $abc$36303$new_n4514_
.sym 86470 instr[17]
.sym 86471 reg_file[19][8]
.sym 86472 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 86473 instr[15]
.sym 86477 reg_file[19][8]
.sym 86478 instr[17]
.sym 86479 instr[15]
.sym 86480 reg_file[23][8]
.sym 86483 instr[17]
.sym 86484 reg_file[16][9]
.sym 86485 reg_file[20][9]
.sym 86486 instr[15]
.sym 86489 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 86490 $abc$36303$new_n4515_
.sym 86491 $abc$36303$new_n4514_
.sym 86492 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 86501 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 86503 $abc$36303$procmux$1618_Y[3]_new_
.sym 86504 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 86513 reg_file[16][9]
.sym 86514 instr[22]
.sym 86515 instr[20]
.sym 86516 reg_file[20][9]
.sym 86523 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$20234
.sym 86524 i_clk$SB_IO_IN_$glb_clk
.sym 86525 i_reset$SB_IO_IN_$glb_sr
.sym 86530 reg_file[22][8]
.sym 86536 instr[19]
.sym 86545 i_wb_data[26]$SB_IO_IN
.sym 86547 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 86551 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86567 $abc$36303$new_n2586_
.sym 86568 instr[22]
.sym 86569 $abc$36303$new_n4177_
.sym 86571 reg_file[19][8]
.sym 86572 instr[17]
.sym 86574 instr[21]
.sym 86575 reg_file[23][8]
.sym 86579 instr[22]
.sym 86580 $abc$36303$new_n2587_
.sym 86581 instr[16]
.sym 86583 $abc$36303$new_n4176_
.sym 86584 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86585 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 86587 reg_file[22][8]
.sym 86589 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 86591 instr[15]
.sym 86595 reg_file[22][8]
.sym 86596 reg_file[18][8]
.sym 86598 instr[20]
.sym 86600 instr[20]
.sym 86601 instr[22]
.sym 86602 reg_file[19][8]
.sym 86603 reg_file[23][8]
.sym 86607 $abc$36303$new_n2586_
.sym 86608 instr[16]
.sym 86609 $abc$36303$new_n2587_
.sym 86612 instr[20]
.sym 86613 reg_file[22][8]
.sym 86614 reg_file[18][8]
.sym 86615 instr[22]
.sym 86619 $abc$36303$new_n4176_
.sym 86620 instr[21]
.sym 86621 $abc$36303$new_n4177_
.sym 86630 instr[17]
.sym 86631 reg_file[22][8]
.sym 86632 instr[15]
.sym 86633 reg_file[18][8]
.sym 86636 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 86644 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86646 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 86647 i_clk$SB_IO_IN_$glb_clk
.sym 86650 reg_file[5][8]
.sym 86651 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 86662 instr[22]
.sym 86675 instr[21]
.sym 86678 instr[17]
.sym 86680 instr[21]
.sym 86693 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 86694 instr[17]
.sym 86695 instr[15]
.sym 86697 reg_file[16][8]
.sym 86701 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 86705 reg_file[16][8]
.sym 86707 reg_file[5][8]
.sym 86709 reg_file[20][8]
.sym 86710 instr[22]
.sym 86711 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86713 instr[20]
.sym 86719 reg_file[1][8]
.sym 86721 instr[20]
.sym 86723 instr[17]
.sym 86724 instr[15]
.sym 86725 reg_file[1][8]
.sym 86726 reg_file[5][8]
.sym 86729 instr[20]
.sym 86730 instr[22]
.sym 86731 reg_file[5][8]
.sym 86732 reg_file[1][8]
.sym 86736 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 86743 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86747 reg_file[16][8]
.sym 86748 reg_file[20][8]
.sym 86749 instr[17]
.sym 86750 instr[15]
.sym 86753 reg_file[16][8]
.sym 86754 instr[20]
.sym 86755 reg_file[20][8]
.sym 86756 instr[22]
.sym 86769 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 86770 i_clk$SB_IO_IN_$glb_clk
.sym 86774 reg_file[13][8]
.sym 86801 pc[18]
.sym 86803 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 86824 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 86842 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86867 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86892 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 86893 i_clk$SB_IO_IN_$glb_clk
.sym 86900 reg_file[12][8]
.sym 86906 instr[15]
.sym 86910 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 86924 reg_file[8][8]
.sym 86936 instr[21]
.sym 86938 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 86940 reg_file[8][8]
.sym 86941 $abc$36303$new_n4171_
.sym 86942 reg_file[9][8]
.sym 86946 reg_file[13][8]
.sym 86948 instr[22]
.sym 86950 reg_file[9][8]
.sym 86951 instr[22]
.sym 86952 instr[20]
.sym 86954 $abc$36303$new_n4170_
.sym 86955 $abc$36303$new_n2581_
.sym 86957 reg_file[12][8]
.sym 86959 instr[24]
.sym 86960 $abc$36303$new_n2580_
.sym 86961 instr[19]
.sym 86962 reg_file[10][8]
.sym 86964 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86965 instr[17]
.sym 86966 instr[15]
.sym 86967 instr[16]
.sym 86969 instr[17]
.sym 86970 reg_file[13][8]
.sym 86971 reg_file[9][8]
.sym 86972 instr[15]
.sym 86975 reg_file[10][8]
.sym 86981 instr[20]
.sym 86982 reg_file[9][8]
.sym 86983 instr[22]
.sym 86984 reg_file[13][8]
.sym 86987 reg_file[12][8]
.sym 86988 instr[17]
.sym 86989 instr[15]
.sym 86990 reg_file[8][8]
.sym 86994 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 86999 reg_file[12][8]
.sym 87000 reg_file[8][8]
.sym 87001 instr[22]
.sym 87002 instr[20]
.sym 87005 $abc$36303$new_n4170_
.sym 87006 instr[24]
.sym 87007 instr[21]
.sym 87008 $abc$36303$new_n4171_
.sym 87011 $abc$36303$new_n2581_
.sym 87012 instr[19]
.sym 87013 $abc$36303$new_n2580_
.sym 87014 instr[16]
.sym 87015 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 87016 i_clk$SB_IO_IN_$glb_clk
.sym 87019 reg_file[10][14]
.sym 87020 reg_file[10][8]
.sym 87021 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 87042 alu_i_branch_op[0]
.sym 87049 instr[16]
.sym 87060 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87067 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 87074 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 87077 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 87104 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 87112 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 87117 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87138 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 87139 i_clk$SB_IO_IN_$glb_clk
.sym 87143 reg_file[15][14]
.sym 87144 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 87158 $2\o_wb_we[0:0]
.sym 87168 instr[21]
.sym 87171 instr[17]
.sym 87175 instr[21]
.sym 87176 instr[20]
.sym 87182 instr[15]
.sym 87183 reg_file[10][14]
.sym 87191 reg_file[10][14]
.sym 87193 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 87194 instr[17]
.sym 87195 reg_file[14][14]
.sym 87196 $abc$36303$new_n3532_
.sym 87199 reg_file[11][14]
.sym 87200 reg_file[15][14]
.sym 87201 instr[21]
.sym 87202 $abc$36303$new_n2746_
.sym 87205 instr[20]
.sym 87206 $abc$36303$new_n2747_
.sym 87207 reg_file[11][14]
.sym 87208 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87209 instr[16]
.sym 87210 instr[22]
.sym 87213 $abc$36303$new_n3533_
.sym 87215 reg_file[15][14]
.sym 87216 instr[17]
.sym 87217 instr[15]
.sym 87218 reg_file[11][14]
.sym 87223 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87228 instr[21]
.sym 87229 $abc$36303$new_n3533_
.sym 87230 $abc$36303$new_n3532_
.sym 87239 instr[15]
.sym 87240 reg_file[10][14]
.sym 87241 reg_file[14][14]
.sym 87242 instr[17]
.sym 87246 $abc$36303$new_n2746_
.sym 87247 $abc$36303$new_n2747_
.sym 87248 instr[16]
.sym 87251 reg_file[10][14]
.sym 87252 instr[22]
.sym 87253 reg_file[14][14]
.sym 87254 instr[20]
.sym 87257 instr[20]
.sym 87258 reg_file[15][14]
.sym 87259 instr[22]
.sym 87260 reg_file[11][14]
.sym 87261 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 87262 i_clk$SB_IO_IN_$glb_clk
.sym 87268 reg_file[13][14]
.sym 87282 instr[17]
.sym 87283 reg_file[14][14]
.sym 87299 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 87308 instr[15]
.sym 87309 $abc$36303$new_n3536_
.sym 87310 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87312 instr[19]
.sym 87313 $abc$36303$new_n3535_
.sym 87316 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 87319 instr[16]
.sym 87320 $abc$36303$new_n2750_
.sym 87323 instr[24]
.sym 87325 reg_file[13][14]
.sym 87328 instr[21]
.sym 87330 $abc$36303$new_n2749_
.sym 87331 instr[17]
.sym 87333 reg_file[13][14]
.sym 87334 reg_file[9][14]
.sym 87335 instr[22]
.sym 87336 instr[20]
.sym 87338 instr[20]
.sym 87339 reg_file[13][14]
.sym 87340 reg_file[9][14]
.sym 87341 instr[22]
.sym 87344 instr[15]
.sym 87345 reg_file[13][14]
.sym 87346 instr[17]
.sym 87347 reg_file[9][14]
.sym 87370 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87374 instr[24]
.sym 87375 $abc$36303$new_n3535_
.sym 87376 $abc$36303$new_n3536_
.sym 87377 instr[21]
.sym 87380 instr[19]
.sym 87381 $abc$36303$new_n2750_
.sym 87382 instr[16]
.sym 87383 $abc$36303$new_n2749_
.sym 87384 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 87385 i_clk$SB_IO_IN_$glb_clk
.sym 87388 reg_file[9][18]
.sym 87392 reg_file[9][14]
.sym 87418 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87431 reg_file[8][14]
.sym 87432 instr[22]
.sym 87439 reg_file[8][14]
.sym 87446 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 87450 instr[20]
.sym 87453 instr[17]
.sym 87454 reg_file[12][14]
.sym 87456 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87458 instr[15]
.sym 87476 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 87485 instr[22]
.sym 87486 reg_file[8][14]
.sym 87487 instr[20]
.sym 87488 reg_file[12][14]
.sym 87503 instr[15]
.sym 87504 instr[17]
.sym 87505 reg_file[12][14]
.sym 87506 reg_file[8][14]
.sym 87507 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 87508 i_clk$SB_IO_IN_$glb_clk
.sym 87511 instr[21]
.sym 87513 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 87516 reg_file[16][18]
.sym 87519 o_wb_addr[30]$SB_IO_OUT
.sym 87541 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 87552 reg_file[9][18]
.sym 87553 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 87554 $abc$36303$new_n5092_
.sym 87555 $abc$36303$new_n5276_
.sym 87557 instr[22]
.sym 87558 instr[17]
.sym 87559 instr[16]
.sym 87560 reg_file[9][18]
.sym 87562 instr[19]
.sym 87563 instr[20]
.sym 87565 instr[20]
.sym 87570 instr[15]
.sym 87571 $abc$36303$new_n5277_
.sym 87573 reg_file[20][18]
.sym 87578 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87579 instr[15]
.sym 87581 reg_file[16][18]
.sym 87582 reg_file[13][18]
.sym 87584 $abc$36303$new_n5277_
.sym 87585 instr[16]
.sym 87586 instr[19]
.sym 87587 $abc$36303$new_n5092_
.sym 87596 reg_file[13][18]
.sym 87597 instr[17]
.sym 87598 reg_file[9][18]
.sym 87599 instr[15]
.sym 87602 instr[20]
.sym 87603 reg_file[20][18]
.sym 87604 reg_file[16][18]
.sym 87605 instr[22]
.sym 87608 $abc$36303$new_n5276_
.sym 87609 instr[15]
.sym 87610 reg_file[20][18]
.sym 87611 reg_file[16][18]
.sym 87622 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87626 instr[20]
.sym 87627 reg_file[13][18]
.sym 87628 reg_file[9][18]
.sym 87629 instr[22]
.sym 87630 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 87631 i_clk$SB_IO_IN_$glb_clk
.sym 87637 reg_file[22][18]
.sym 87649 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 87650 instr[19]
.sym 87655 $2\o_wb_we[0:0]
.sym 87657 instr[17]
.sym 87658 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 87660 instr[24]
.sym 87663 instr[20]
.sym 87666 instr[17]
.sym 87668 reg_file[13][18]
.sym 87675 instr[21]
.sym 87677 instr[17]
.sym 87678 reg_file[19][18]
.sym 87680 $abc$36303$new_n3577_
.sym 87681 instr[20]
.sym 87682 $abc$36303$new_n3578_
.sym 87683 instr[15]
.sym 87685 reg_file[18][18]
.sym 87686 $abc$36303$new_n5091_
.sym 87689 instr[20]
.sym 87694 reg_file[22][18]
.sym 87700 reg_file[23][18]
.sym 87701 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 87702 reg_file[22][18]
.sym 87703 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87704 instr[22]
.sym 87707 reg_file[22][18]
.sym 87708 instr[20]
.sym 87709 reg_file[18][18]
.sym 87710 instr[22]
.sym 87721 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87725 $abc$36303$new_n5091_
.sym 87726 reg_file[18][18]
.sym 87727 reg_file[22][18]
.sym 87728 instr[15]
.sym 87731 instr[15]
.sym 87732 reg_file[23][18]
.sym 87733 reg_file[19][18]
.sym 87734 instr[17]
.sym 87743 instr[20]
.sym 87744 reg_file[23][18]
.sym 87745 reg_file[19][18]
.sym 87746 instr[22]
.sym 87749 instr[21]
.sym 87750 $abc$36303$new_n3577_
.sym 87751 $abc$36303$new_n3578_
.sym 87753 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 87754 i_clk$SB_IO_IN_$glb_clk
.sym 87758 reg_file[23][18]
.sym 87786 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 87791 o_wb_data[13]$SB_IO_OUT
.sym 87808 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 87821 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87850 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87876 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 87877 i_clk$SB_IO_IN_$glb_clk
.sym 87886 reg_file[11][21]
.sym 87895 i_wb_data[21]$SB_IO_IN
.sym 87896 i_wb_data[28]$SB_IO_IN
.sym 87897 i_wb_data[25]$SB_IO_IN
.sym 87903 o_wb_data[1]$SB_IO_OUT
.sym 87906 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 87907 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 87925 instr[22]
.sym 87929 reg_file[15][21]
.sym 87934 $abc$36303$new_n2333_
.sym 87935 instr[20]
.sym 87936 instr[17]
.sym 87937 instr[15]
.sym 87939 instr[16]
.sym 87940 $abc$36303$new_n2334_
.sym 87943 reg_file[11][21]
.sym 87945 reg_file[1][18]
.sym 87946 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 87947 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 87959 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 87965 reg_file[15][21]
.sym 87966 reg_file[11][21]
.sym 87967 instr[20]
.sym 87968 instr[22]
.sym 87977 instr[17]
.sym 87978 instr[15]
.sym 87979 reg_file[15][21]
.sym 87980 reg_file[11][21]
.sym 87984 reg_file[1][18]
.sym 87995 $abc$36303$new_n2333_
.sym 87997 instr[16]
.sym 87998 $abc$36303$new_n2334_
.sym 87999 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 88000 i_clk$SB_IO_IN_$glb_clk
.sym 88003 reg_file[1][18]
.sym 88004 reg_file[1][21]
.sym 88005 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 88012 instr[19]
.sym 88028 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 88045 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 88051 reg_file[18][21]
.sym 88055 instr[22]
.sym 88059 instr[20]
.sym 88063 instr[17]
.sym 88067 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 88068 reg_file[22][21]
.sym 88071 instr[15]
.sym 88074 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88083 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88101 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 88106 instr[15]
.sym 88107 instr[17]
.sym 88108 reg_file[18][21]
.sym 88109 reg_file[22][21]
.sym 88118 instr[22]
.sym 88119 instr[20]
.sym 88120 reg_file[18][21]
.sym 88121 reg_file[22][21]
.sym 88122 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 88123 i_clk$SB_IO_IN_$glb_clk
.sym 88129 reg_file[21][21]
.sym 88147 reg_file[18][21]
.sym 88150 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88152 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88154 instr[16]
.sym 88157 instr[17]
.sym 88158 instr[17]
.sym 88159 instr[17]
.sym 88160 instr[24]
.sym 88166 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88167 $abc$36303$new_n3798_
.sym 88169 $abc$36303$new_n3803_
.sym 88170 $abc$36303$new_n3797_
.sym 88171 $abc$36303$new_n3804_
.sym 88172 $abc$36303$new_n3800_
.sym 88174 $abc$36303$new_n3805_
.sym 88175 instr[23]
.sym 88176 $abc$36303$new_n3799_
.sym 88177 reg_file[16][21]
.sym 88180 reg_file[17][21]
.sym 88183 instr[17]
.sym 88184 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 88186 reg_file[21][21]
.sym 88187 reg_file[20][21]
.sym 88191 instr[22]
.sym 88192 $abc$36303$new_n3806_
.sym 88193 instr[15]
.sym 88195 instr[20]
.sym 88199 $abc$36303$new_n3797_
.sym 88200 $abc$36303$new_n3806_
.sym 88201 $abc$36303$new_n3800_
.sym 88202 $abc$36303$new_n3803_
.sym 88206 reg_file[16][21]
.sym 88207 reg_file[20][21]
.sym 88208 instr[22]
.sym 88211 instr[22]
.sym 88213 reg_file[21][21]
.sym 88214 reg_file[17][21]
.sym 88217 $abc$36303$new_n3805_
.sym 88219 $abc$36303$new_n3804_
.sym 88220 instr[23]
.sym 88223 instr[20]
.sym 88224 $abc$36303$new_n3798_
.sym 88225 instr[23]
.sym 88226 $abc$36303$new_n3799_
.sym 88229 reg_file[17][21]
.sym 88230 instr[15]
.sym 88231 instr[17]
.sym 88232 reg_file[21][21]
.sym 88235 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88245 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 88246 i_clk$SB_IO_IN_$glb_clk
.sym 88248 reg_file[8][21]
.sym 88253 reg_file[8][28]
.sym 88254 reg_file[9][21]
.sym 88265 reg_file[16][21]
.sym 88266 instr[22]
.sym 88272 $abc$36303$new_n2331_
.sym 88278 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 88279 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 88283 o_wb_data[13]$SB_IO_OUT
.sym 88290 $abc$36303$new_n3802_
.sym 88293 instr[17]
.sym 88295 $abc$36303$new_n2338_
.sym 88296 $abc$36303$new_n2341_
.sym 88297 $abc$36303$new_n3801_
.sym 88298 instr[23]
.sym 88300 $abc$36303$new_n2332_
.sym 88301 reg_file[12][21]
.sym 88302 instr[19]
.sym 88303 instr[20]
.sym 88305 reg_file[8][21]
.sym 88306 $abc$36303$new_n2336_
.sym 88310 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88311 instr[22]
.sym 88312 $abc$36303$new_n2337_
.sym 88313 instr[15]
.sym 88314 instr[16]
.sym 88315 $abc$36303$new_n2335_
.sym 88316 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 88318 reg_file[13][21]
.sym 88319 reg_file[9][21]
.sym 88320 instr[24]
.sym 88322 instr[22]
.sym 88323 instr[20]
.sym 88324 reg_file[8][21]
.sym 88325 reg_file[12][21]
.sym 88328 reg_file[9][21]
.sym 88329 reg_file[13][21]
.sym 88330 instr[15]
.sym 88331 instr[17]
.sym 88334 instr[19]
.sym 88335 $abc$36303$new_n2337_
.sym 88336 instr[16]
.sym 88337 $abc$36303$new_n2336_
.sym 88342 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88346 $abc$36303$new_n2332_
.sym 88347 $abc$36303$new_n2335_
.sym 88348 $abc$36303$new_n2338_
.sym 88349 $abc$36303$new_n2341_
.sym 88352 instr[20]
.sym 88353 reg_file[13][21]
.sym 88354 reg_file[9][21]
.sym 88355 instr[22]
.sym 88358 instr[23]
.sym 88359 $abc$36303$new_n3802_
.sym 88360 instr[24]
.sym 88361 $abc$36303$new_n3801_
.sym 88364 reg_file[12][21]
.sym 88365 instr[17]
.sym 88366 instr[15]
.sym 88367 reg_file[8][21]
.sym 88368 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 88369 i_clk$SB_IO_IN_$glb_clk
.sym 88373 reg_file[13][28]
.sym 88376 reg_file[13][21]
.sym 88382 instr[15]
.sym 88395 o_wb_data[1]$SB_IO_OUT
.sym 88398 reg_file[24][21]
.sym 88402 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 88414 reg_file[24][21]
.sym 88415 reg_file[12][28]
.sym 88416 reg_file[29][21]
.sym 88417 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88418 instr[22]
.sym 88420 instr[16]
.sym 88421 instr[20]
.sym 88422 reg_file[24][21]
.sym 88423 $abc$36303$new_n2339_
.sym 88424 reg_file[29][21]
.sym 88425 reg_file[8][28]
.sym 88426 instr[22]
.sym 88427 instr[22]
.sym 88428 instr[17]
.sym 88429 instr[17]
.sym 88430 reg_file[25][21]
.sym 88431 instr[17]
.sym 88435 reg_file[28][21]
.sym 88436 instr[15]
.sym 88438 reg_file[25][21]
.sym 88439 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 88440 $abc$36303$new_n2340_
.sym 88443 reg_file[28][21]
.sym 88445 instr[20]
.sym 88446 reg_file[25][21]
.sym 88447 instr[22]
.sym 88448 reg_file[29][21]
.sym 88451 reg_file[24][21]
.sym 88452 instr[22]
.sym 88453 reg_file[28][21]
.sym 88454 instr[20]
.sym 88457 instr[20]
.sym 88458 reg_file[12][28]
.sym 88459 reg_file[8][28]
.sym 88460 instr[22]
.sym 88463 instr[17]
.sym 88464 reg_file[24][21]
.sym 88465 instr[15]
.sym 88466 reg_file[28][21]
.sym 88469 reg_file[25][21]
.sym 88470 instr[17]
.sym 88471 reg_file[29][21]
.sym 88472 instr[15]
.sym 88475 reg_file[12][28]
.sym 88476 reg_file[8][28]
.sym 88477 instr[15]
.sym 88478 instr[17]
.sym 88482 instr[16]
.sym 88483 $abc$36303$new_n2339_
.sym 88484 $abc$36303$new_n2340_
.sym 88489 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88491 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30379
.sym 88492 i_clk$SB_IO_IN_$glb_clk
.sym 88496 reg_file[25][21]
.sym 88508 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 88525 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 88536 instr[22]
.sym 88537 reg_file[13][28]
.sym 88538 instr[17]
.sym 88539 reg_file[9][28]
.sym 88541 instr[24]
.sym 88542 $abc$36303$new_n4225_
.sym 88545 $abc$36303$new_n4224_
.sym 88552 instr[20]
.sym 88553 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 88556 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88557 instr[23]
.sym 88563 instr[15]
.sym 88569 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88574 $abc$36303$new_n4224_
.sym 88575 instr[24]
.sym 88576 $abc$36303$new_n4225_
.sym 88577 instr[23]
.sym 88598 instr[15]
.sym 88599 reg_file[13][28]
.sym 88600 instr[17]
.sym 88601 reg_file[9][28]
.sym 88610 instr[22]
.sym 88611 reg_file[13][28]
.sym 88612 instr[20]
.sym 88613 reg_file[9][28]
.sym 88614 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 88615 i_clk$SB_IO_IN_$glb_clk
.sym 88618 reg_file[24][21]
.sym 88623 reg_file[24][28]
.sym 88634 instr[17]
.sym 88643 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88644 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88647 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 88651 instr[17]
.sym 88662 reg_file[28][28]
.sym 88664 instr[23]
.sym 88665 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88668 $abc$36303$new_n4962_
.sym 88670 reg_file[28][28]
.sym 88671 $abc$36303$new_n4215_
.sym 88677 instr[15]
.sym 88678 instr[20]
.sym 88680 reg_file[24][28]
.sym 88683 instr[22]
.sym 88684 $abc$36303$new_n4216_
.sym 88685 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 88688 reg_file[24][28]
.sym 88691 reg_file[28][28]
.sym 88692 $abc$36303$new_n4962_
.sym 88693 reg_file[24][28]
.sym 88694 instr[15]
.sym 88703 instr[22]
.sym 88704 reg_file[28][28]
.sym 88705 instr[20]
.sym 88706 reg_file[24][28]
.sym 88709 $abc$36303$new_n4216_
.sym 88710 $abc$36303$new_n4215_
.sym 88712 instr[23]
.sym 88733 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88737 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 88738 i_clk$SB_IO_IN_$glb_clk
.sym 88742 reg_file[29][28]
.sym 88764 o_wb_data[13]$SB_IO_OUT
.sym 88770 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 88785 reg_file[25][28]
.sym 88790 instr[20]
.sym 88791 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88795 instr[22]
.sym 88797 instr[15]
.sym 88799 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 88803 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88807 reg_file[29][28]
.sym 88811 instr[17]
.sym 88823 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 88826 instr[15]
.sym 88827 reg_file[29][28]
.sym 88828 reg_file[25][28]
.sym 88829 instr[17]
.sym 88841 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88844 instr[22]
.sym 88845 instr[20]
.sym 88846 reg_file[29][28]
.sym 88847 reg_file[25][28]
.sym 88860 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 88861 i_clk$SB_IO_IN_$glb_clk
.sym 88883 instr[22]
.sym 88887 o_wb_data[1]$SB_IO_OUT
.sym 88906 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 88914 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88964 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 88983 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 88984 i_clk$SB_IO_IN_$glb_clk
.sym 89146 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 89150 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89192 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89207 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 89208 i_clk$SB_IO_IN_$glb_clk
.sym 89220 reg_file[11][6]
.sym 89256 reg_file[11][6]
.sym 89276 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89284 o_wb_data[4]$SB_IO_OUT
.sym 89305 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89309 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 89368 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89370 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 89371 i_clk$SB_IO_IN_$glb_clk
.sym 89376 reg_file[28][6]
.sym 89398 o_wb_data[4]$SB_IO_OUT
.sym 89400 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 89404 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 89416 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 89441 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89480 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89493 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 89494 i_clk$SB_IO_IN_$glb_clk
.sym 89500 reg_file[10][6]
.sym 89564 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 89566 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89570 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89616 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 89617 i_clk$SB_IO_IN_$glb_clk
.sym 89619 o_wb_data[4]$SB_IO_OUT
.sym 89630 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 89678 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 89684 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89723 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 89739 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 89740 i_clk$SB_IO_IN_$glb_clk
.sym 89746 reg_file[29][4]
.sym 89758 $2\o_wb_we[0:0]
.sym 89810 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 89813 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 89846 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 89862 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 89863 i_clk$SB_IO_IN_$glb_clk
.sym 89867 reg_file[13][4]
.sym 89875 alu_i_branch_op[0]
.sym 89896 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 89918 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 89921 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 89952 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 89970 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 89985 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 89986 i_clk$SB_IO_IN_$glb_clk
.sym 89988 reg_file[31][4]
.sym 90012 branch_instr_offset[6]
.sym 90029 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 90038 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90040 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 90052 reg_file[11][4]
.sym 90076 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 90093 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90099 reg_file[11][4]
.sym 90108 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 90109 i_clk$SB_IO_IN_$glb_clk
.sym 90116 reg_file[11][9]
.sym 90118 reg_file[11][4]
.sym 90133 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 90137 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 90163 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 90165 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 90174 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90218 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 90221 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90231 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 90232 i_clk$SB_IO_IN_$glb_clk
.sym 90239 reg_file[24][9]
.sym 90251 reg_file[11][4]
.sym 90253 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 90257 $2\o_wb_we[0:0]
.sym 90261 reg_file[24][9]
.sym 90299 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 90305 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90345 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 90352 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90354 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 90355 i_clk$SB_IO_IN_$glb_clk
.sym 90357 reg_file[18][9]
.sym 90383 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90387 branch_instr_offset[6]
.sym 90409 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 90411 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90427 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 90431 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90452 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 90477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 90478 i_clk$SB_IO_IN_$glb_clk
.sym 90481 branch_instr_offset[6]
.sym 90489 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 90490 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 90493 o_wb_addr[3]$SB_IO_OUT
.sym 90515 branch_instr_offset[6]
.sym 90523 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 90534 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90543 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90554 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90578 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90600 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 90601 i_clk$SB_IO_IN_$glb_clk
.sym 90609 reg_file[19][8]
.sym 90614 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 90622 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 90623 instr[21]
.sym 90629 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 90630 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 90636 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 90655 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 90672 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90704 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90723 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 90724 i_clk$SB_IO_IN_$glb_clk
.sym 90733 reg_file[18][8]
.sym 90736 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 90739 reg_file[19][8]
.sym 90753 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 90772 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90785 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 90794 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 90806 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90812 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 90846 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 90847 i_clk$SB_IO_IN_$glb_clk
.sym 90852 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 90866 reg_file[18][8]
.sym 90881 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90898 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90917 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 90936 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 90969 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 90970 i_clk$SB_IO_IN_$glb_clk
.sym 90975 reg_file[9][8]
.sym 90984 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 91005 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91031 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 91038 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 91079 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 91092 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 91093 i_clk$SB_IO_IN_$glb_clk
.sym 91096 reg_file[16][14]
.sym 91106 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 91120 reg_file[28][14]
.sym 91121 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 91124 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 91140 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 91165 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91166 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 91176 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91184 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 91188 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 91215 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 91216 i_clk$SB_IO_IN_$glb_clk
.sym 91239 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 91263 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 91282 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91286 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 91305 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91311 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 91338 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 91339 i_clk$SB_IO_IN_$glb_clk
.sym 91341 reg_file[28][14]
.sym 91393 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 91398 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91439 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91461 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 91462 i_clk$SB_IO_IN_$glb_clk
.sym 91491 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91497 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 91515 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91527 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91545 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91568 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 91584 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 91585 i_clk$SB_IO_IN_$glb_clk
.sym 91587 o_wb_data[21]$SB_IO_OUT
.sym 91588 o_wb_data[18]$SB_IO_OUT
.sym 91608 instr[17]
.sym 91613 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 91616 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 91618 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 91630 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 91633 instr[21]
.sym 91639 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91651 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 91667 instr[21]
.sym 91681 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 91699 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91707 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 91708 i_clk$SB_IO_IN_$glb_clk
.sym 91716 reg_file[19][18]
.sym 91759 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91769 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 91811 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91830 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 91831 i_clk$SB_IO_IN_$glb_clk
.sym 91837 o_wb_data[9]$SB_IO_OUT
.sym 91855 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91859 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 91868 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 91892 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 91898 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91922 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 91953 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 91954 i_clk$SB_IO_IN_$glb_clk
.sym 91958 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 91959 reg_file[14][21]
.sym 91963 reg_file[14][18]
.sym 91964 i_wb_data[28]$SB_IO_IN
.sym 92020 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92074 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92076 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 92077 i_clk$SB_IO_IN_$glb_clk
.sym 92079 reg_file[18][21]
.sym 92090 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 92096 reg_file[14][18]
.sym 92103 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 92113 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 92128 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 92138 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 92141 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92145 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 92159 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 92166 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92172 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 92199 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 92200 i_clk$SB_IO_IN_$glb_clk
.sym 92205 reg_file[9][21]
.sym 92207 reg_file[9][17]
.sym 92212 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 92229 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 92232 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92245 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 92259 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92300 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92322 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 92323 i_clk$SB_IO_IN_$glb_clk
.sym 92327 reg_file[12][21]
.sym 92350 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 92356 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 92368 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 92369 reg_file[9][21]
.sym 92373 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92392 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92402 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92429 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92438 reg_file[9][21]
.sym 92445 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 92446 i_clk$SB_IO_IN_$glb_clk
.sym 92454 reg_file[29][21]
.sym 92456 i_wb_stb$SB_IO_IN
.sym 92460 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 92462 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 92483 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92489 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92507 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92516 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 92536 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92553 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92568 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 92569 i_clk$SB_IO_IN_$glb_clk
.sym 92573 reg_file[9][28]
.sym 92586 instr[16]
.sym 92591 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92595 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 92623 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 92643 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92657 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92691 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 92692 i_clk$SB_IO_IN_$glb_clk
.sym 92696 reg_file[18][28]
.sym 92753 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 92754 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92761 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92776 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 92805 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92814 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 92815 i_clk$SB_IO_IN_$glb_clk
.sym 92873 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92885 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 92903 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 92937 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 92938 i_clk$SB_IO_IN_$glb_clk
.sym 93108 o_wb_we$SB_IO_OUT
.sym 93111 o_wb_data[1]$SB_IO_OUT
.sym 93128 o_wb_we$SB_IO_OUT
.sym 93129 o_wb_data[1]$SB_IO_OUT
.sym 93133 o_wb_data[13]$SB_IO_OUT
.sym 93138 o_wb_data[4]$SB_IO_OUT
.sym 93141 o_wb_data[21]$SB_IO_OUT
.sym 93147 o_wb_data[4]$SB_IO_OUT
.sym 93155 o_wb_data[21]$SB_IO_OUT
.sym 93179 o_wb_data[21]$SB_IO_OUT
.sym 93294 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 93390 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 93437 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 93447 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 93448 i_clk$SB_IO_IN_$glb_clk
.sym 93494 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 93502 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 93542 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 93570 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 93571 i_clk$SB_IO_IN_$glb_clk
.sym 93584 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 93598 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 93620 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 93671 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 93693 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29419_$glb_ce
.sym 93694 i_clk$SB_IO_IN_$glb_clk
.sym 93718 reg_file[10][6]
.sym 93731 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 93752 $2\o_wb_we[0:0]
.sym 93758 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 93772 $2\o_wb_we[0:0]
.sym 93773 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 93817 i_clk$SB_IO_IN_$glb_clk
.sym 93818 i_reset$SB_IO_IN_$glb_sr
.sym 93822 o_wb_data[6]$SB_IO_OUT
.sym 93830 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 93843 reg_file[31][4]
.sym 93850 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 93851 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 93854 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 93887 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 93891 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 93917 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 93939 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 93940 i_clk$SB_IO_IN_$glb_clk
.sym 93953 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 93971 $2\o_wb_we[0:0]
.sym 94009 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 94010 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 94031 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 94062 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 94063 i_clk$SB_IO_IN_$glb_clk
.sym 94111 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 94124 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 94140 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 94185 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 94186 i_clk$SB_IO_IN_$glb_clk
.sym 94237 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 94244 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94295 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94306 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 94308 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763_$glb_ce
.sym 94309 i_clk$SB_IO_IN_$glb_clk
.sym 94322 o_wb_data[21]$SB_IO_OUT
.sym 94332 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94341 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94355 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94379 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 94415 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94431 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31915
.sym 94432 i_clk$SB_IO_IN_$glb_clk
.sym 94449 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94477 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 94501 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94511 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 94554 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 94555 i_clk$SB_IO_IN_$glb_clk
.sym 94591 branch_instr_offset[6]
.sym 94607 i_wb_data[26]$SB_IO_IN
.sym 94638 i_wb_data[26]$SB_IO_IN
.sym 94677 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$18134_$glb_ce
.sym 94678 i_clk$SB_IO_IN_$glb_clk
.sym 94679 i_reset$SB_IO_IN_$glb_sr
.sym 94690 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 94693 i_wb_data[26]$SB_IO_IN
.sym 94715 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 94722 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 94739 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 94791 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 94800 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 94801 i_clk$SB_IO_IN_$glb_clk
.sym 94826 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 94846 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 94875 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 94922 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 94923 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 94924 i_clk$SB_IO_IN_$glb_clk
.sym 94936 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 94985 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 95019 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 95051 o_wb_data[8]$SB_IO_OUT
.sym 95060 o_wb_data[9]$SB_IO_OUT
.sym 95094 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 95144 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 95169 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 95170 i_clk$SB_IO_IN_$glb_clk
.sym 95188 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 95205 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 95206 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 95215 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 95226 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 95253 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 95292 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 95293 i_clk$SB_IO_IN_$glb_clk
.sym 95306 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 95308 o_wb_addr[31]$SB_IO_OUT
.sym 95423 o_wb_data[14]$SB_IO_OUT
.sym 95453 $2\o_wb_we[0:0]
.sym 95480 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 95486 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 95495 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 95538 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 95539 i_clk$SB_IO_IN_$glb_clk
.sym 95553 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 95694 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 95710 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 95727 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 95729 $2\o_wb_we[0:0]
.sym 95738 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 95741 $2\o_wb_we[0:0]
.sym 95744 $2\o_wb_we[0:0]
.sym 95746 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 95785 i_clk$SB_IO_IN_$glb_clk
.sym 95786 i_reset$SB_IO_IN_$glb_sr
.sym 95803 o_wb_data[18]$SB_IO_OUT
.sym 95833 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 95839 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 95898 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 95907 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 95908 i_clk$SB_IO_IN_$glb_clk
.sym 95939 $2\o_wb_we[0:0]
.sym 95955 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 95963 $2\o_wb_we[0:0]
.sym 96010 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 96011 $2\o_wb_we[0:0]
.sym 96031 i_clk$SB_IO_IN_$glb_clk
.sym 96032 i_reset$SB_IO_IN_$glb_sr
.sym 96065 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 96076 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 96079 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96081 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 96101 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 96120 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 96127 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96150 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 96153 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 96154 i_clk$SB_IO_IN_$glb_clk
.sym 96157 o_wb_data[24]$SB_IO_OUT
.sym 96175 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96182 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 96186 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 96208 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 96215 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96230 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96276 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 96277 i_clk$SB_IO_IN_$glb_clk
.sym 96282 reg_file[16][21]
.sym 96326 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 96351 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96374 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96384 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 96399 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 96400 i_clk$SB_IO_IN_$glb_clk
.sym 96415 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96417 reg_file[16][21]
.sym 96445 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96454 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 96488 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96522 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 96523 i_clk$SB_IO_IN_$glb_clk
.sym 96536 o_wb_data[9]$SB_IO_OUT
.sym 96540 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 96552 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 96569 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96577 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 96638 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 96645 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 96646 i_clk$SB_IO_IN_$glb_clk
.sym 96652 o_wb_data[28]$SB_IO_OUT
.sym 96679 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 96712 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 96737 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 96768 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33451_$glb_ce
.sym 96769 i_clk$SB_IO_IN_$glb_clk
.sym 96789 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 96839 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 96843 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 96857 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 96891 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 96892 i_clk$SB_IO_IN_$glb_clk
.sym 97185 o_wb_data[13]$SB_IO_OUT
.sym 97188 o_wb_data[9]$SB_IO_OUT
.sym 97198 o_wb_data[13]$SB_IO_OUT
.sym 97206 o_wb_data[9]$SB_IO_OUT
.sym 97379 i_reset$SB_IO_IN
.sym 97453 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 97496 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 97954 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 97962 $2\o_wb_we[0:0]
.sym 97988 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 97989 $2\o_wb_we[0:0]
.sym 98017 i_clk$SB_IO_IN_$glb_clk
.sym 98018 i_reset$SB_IO_IN_$glb_sr
.sym 98039 o_wb_data[6]$SB_IO_OUT
.sym 98403 $2\o_wb_we[0:0]
.sym 98522 i_wb_data[13]$SB_IO_IN
.sym 98649 o_wb_addr[12]$SB_IO_OUT
.sym 98765 i_wb_data[26]$SB_IO_IN
.sym 98891 i_reset$SB_IO_IN
.sym 98900 o_wb_addr[9]$SB_IO_OUT
.sym 99024 o_wb_data[12]$SB_IO_OUT
.sym 99029 $2\o_wb_we[0:0]
.sym 99134 i_wb_data[21]$SB_IO_IN
.sym 99141 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 99188 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 99189 $2\o_wb_we[0:0]
.sym 99212 $2\o_wb_we[0:0]
.sym 99213 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 99247 i_clk$SB_IO_IN_$glb_clk
.sym 99248 i_reset$SB_IO_IN_$glb_sr
.sym 99267 o_wb_data[8]$SB_IO_OUT
.sym 99283 i_wb_data[21]$SB_IO_IN
.sym 99549 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 99554 $2\o_wb_we[0:0]
.sym 99600 $2\o_wb_we[0:0]
.sym 99602 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 99616 i_clk$SB_IO_IN_$glb_clk
.sym 99617 i_reset$SB_IO_IN_$glb_sr
.sym 99632 o_wb_data[14]$SB_IO_OUT
.sym 99768 i_wb_data[21]$SB_IO_IN
.sym 99875 o_wb_data[28]$SB_IO_OUT
.sym 99995 i_wb_data[13]$SB_IO_IN
.sym 100020 $2\o_wb_we[0:0]
.sym 100118 i_wb_data[25]$SB_IO_IN
.sym 100278 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 100290 $2\o_wb_we[0:0]
.sym 100314 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 100316 $2\o_wb_we[0:0]
.sym 100354 i_clk$SB_IO_IN_$glb_clk
.sym 100355 i_reset$SB_IO_IN_$glb_sr
.sym 100364 i_reset$SB_IO_IN
.sym 100372 o_wb_data[24]$SB_IO_OUT
.sym 100374 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 100399 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 100409 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 100448 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 100476 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33835
.sym 100477 i_clk$SB_IO_IN_$glb_clk
.sym 100512 $2\o_wb_we[0:0]
.sym 100775 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 100782 $2\o_wb_we[0:0]
.sym 100823 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 100825 $2\o_wb_we[0:0]
.sym 100846 i_clk$SB_IO_IN_$glb_clk
.sym 100847 i_reset$SB_IO_IN_$glb_sr
.sym 101265 o_wb_data[28]$SB_IO_OUT
.sym 101279 o_wb_data[28]$SB_IO_OUT
.sym 102499 o_wb_addr[1]$SB_IO_OUT
.sym 102600 i_wb_data[26]$SB_IO_IN
.sym 102906 i_wb_data[21]$SB_IO_IN
.sym 103715 i_wb_data[28]$SB_IO_IN
.sym 103716 i_wb_data[25]$SB_IO_IN
.sym 106128 o_wb_addr[3]$SB_IO_OUT
.sym 108097 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$28843
.sym 110823 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 110953 o_wb_addr[31]$SB_IO_OUT
.sym 111436 o_wb_data[18]$SB_IO_OUT
.sym 112291 o_wb_stall$SB_IO_OUT
.sym 113677 o_wb_data[6]$SB_IO_OUT
.sym 114290 o_wb_addr[12]$SB_IO_OUT
.sym 114538 o_wb_addr[9]$SB_IO_OUT
.sym 114652 o_wb_data[12]$SB_IO_OUT
.sym 114896 o_wb_data[8]$SB_IO_OUT
.sym 115267 o_wb_data[14]$SB_IO_OUT
.sym 116005 o_wb_data[24]$SB_IO_OUT
.sym 118366 o_wb_addr[1]$SB_IO_OUT
.sym 118488 i_wb_data[26]$SB_IO_IN
.sym 118857 i_wb_data[21]$SB_IO_IN
.sym 119707 o_wb_data[17]$SB_IO_OUT
.sym 119841 i_wb_data[25]$SB_IO_IN
.sym 119845 i_wb_data[28]$SB_IO_IN
.sym 122446 o_wb_addr[3]$SB_IO_OUT
.sym 123169 o_wb_addr[8]$SB_IO_OUT
.sym 123175 o_wb_addr[16]$SB_IO_OUT
.sym 126259 o_wb_sel[1]$SB_IO_OUT
.sym 126383 o_wb_addr[7]$SB_IO_OUT
.sym 127131 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 127250 o_wb_addr[31]$SB_IO_OUT
.sym 127492 o_wb_addr[18]$SB_IO_OUT
.sym 127744 o_wb_data[18]$SB_IO_OUT
.sym 130094 o_wb_data[6]$SB_IO_OUT
.sym 130638 o_wb_sel[1]$SB_IO_OUT
.sym 130689 o_wb_sel[1]$SB_IO_OUT
.sym 130793 o_wb_addr[7]$SB_IO_OUT
.sym 130849 o_wb_addr[7]$SB_IO_OUT
.sym 130861 i_wb_data[26]$SB_IO_IN
.sym 130874 o_wb_addr[12]$SB_IO_OUT
.sym 131179 o_wb_addr[9]$SB_IO_OUT
.sym 131326 i_wb_data[21]$SB_IO_IN
.sym 131342 o_wb_data[12]$SB_IO_OUT
.sym 131644 o_wb_data[8]$SB_IO_OUT
.sym 131800 i_reset$SB_IO_IN
.sym 132117 o_wb_data[14]$SB_IO_OUT
.sym 132411 i_wb_data[13]$SB_IO_IN
.sym 132566 i_wb_data[25]$SB_IO_IN
.sym 132568 i_wb_data[28]$SB_IO_IN
.sym 132876 i_reset$SB_IO_IN
.sym 133035 i_reset$SB_IO_IN
.sym 133047 o_wb_data[24]$SB_IO_OUT
.sym 133188 i_wb_stb$SB_IO_IN
.sym 134382 o_wb_data[6]$SB_IO_OUT
.sym 134391 o_wb_data[6]$SB_IO_OUT
.sym 134440 o_wb_addr[1]$SB_IO_OUT
.sym 134475 o_wb_sel[1]$SB_IO_OUT
.sym 134486 o_wb_sel[1]$SB_IO_OUT
.sym 134502 o_wb_addr[7]$SB_IO_OUT
.sym 134505 o_wb_addr[1]$SB_IO_OUT
.sym 134517 o_wb_addr[7]$SB_IO_OUT
.sym 134518 o_wb_addr[1]$SB_IO_OUT
.sym 134532 o_wb_addr[3]$SB_IO_OUT
.sym 134535 o_wb_addr[12]$SB_IO_OUT
.sym 134544 o_wb_addr[12]$SB_IO_OUT
.sym 134550 o_wb_addr[3]$SB_IO_OUT
.sym 134592 o_wb_addr[9]$SB_IO_OUT
.sym 134601 o_wb_addr[9]$SB_IO_OUT
.sym 134619 o_wb_addr[31]$SB_IO_OUT
.sym 134625 o_wb_data[12]$SB_IO_OUT
.sym 134645 o_wb_data[12]$SB_IO_OUT
.sym 134681 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 134682 o_wb_data[8]$SB_IO_OUT
.sym 134685 o_wb_addr[31]$SB_IO_OUT
.sym 134691 o_wb_data[8]$SB_IO_OUT
.sym 134698 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30763
.sym 134705 o_wb_addr[31]$SB_IO_OUT
.sym 134711 i_reset$SB_IO_IN
.sym 134712 o_wb_addr[8]$SB_IO_OUT
.sym 134715 o_wb_addr[16]$SB_IO_OUT
.sym 134722 i_reset$SB_IO_IN
.sym 134725 o_wb_addr[8]$SB_IO_OUT
.sym 134731 o_wb_addr[16]$SB_IO_OUT
.sym 134737 i_reset$SB_IO_IN
.sym 134771 o_wb_addr[18]$SB_IO_OUT
.sym 134774 o_wb_data[14]$SB_IO_OUT
.sym 134791 o_wb_addr[18]$SB_IO_OUT
.sym 134794 o_wb_data[14]$SB_IO_OUT
.sym 134801 o_wb_addr[30]$SB_IO_OUT
.sym 134816 o_wb_addr[30]$SB_IO_OUT
.sym 134834 o_wb_data[18]$SB_IO_OUT
.sym 134847 o_wb_data[18]$SB_IO_OUT
.sym 134856 i_reset$SB_IO_IN
.sym 134864 o_wb_data[17]$SB_IO_OUT
.sym 134877 o_wb_data[17]$SB_IO_OUT
.sym 134954 o_wb_data[24]$SB_IO_OUT
.sym 134974 o_wb_data[24]$SB_IO_OUT
.sym 135041 o_wb_stall$SB_IO_OUT
.sym 135061 o_wb_stall$SB_IO_OUT
.sym 135198 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 135210 reg_file[11][15]
.sym 135211 reg_file[15][15]
.sym 135212 instr[22]
.sym 135213 instr[20]
.sym 135218 reg_file[15][15]
.sym 135219 reg_file[11][15]
.sym 135220 instr[17]
.sym 135221 instr[15]
.sym 135222 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 135226 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 135238 reg_file[14][15]
.sym 135239 reg_file[10][15]
.sym 135240 instr[15]
.sym 135241 instr[17]
.sym 135242 reg_file[10][15]
.sym 135243 reg_file[14][15]
.sym 135244 instr[20]
.sym 135245 instr[22]
.sym 135246 $abc$36303$new_n2773_
.sym 135247 $abc$36303$new_n2774_
.sym 135248 instr[16]
.sym 135250 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 135254 $abc$36303$new_n2776_
.sym 135255 $abc$36303$new_n2777_
.sym 135256 instr[16]
.sym 135257 instr[19]
.sym 135258 $abc$36303$new_n2772_
.sym 135259 $abc$36303$new_n2775_
.sym 135260 $abc$36303$new_n2766_
.sym 135261 $abc$36303$new_n2769_
.sym 135262 $abc$36303$new_n3665_
.sym 135263 $abc$36303$new_n3666_
.sym 135264 instr[21]
.sym 135265 $abc$36303$new_n3662_
.sym 135266 $abc$36303$new_n2771_
.sym 135267 $abc$36303$new_n2770_
.sym 135268 instr[16]
.sym 135269 instr[19]
.sym 135274 reg_file[1][15]
.sym 135275 reg_file[5][15]
.sym 135276 instr[22]
.sym 135277 instr[20]
.sym 135278 $abc$36303$new_n3661_
.sym 135279 $abc$36303$new_n3655_
.sym 135280 $abc$36303$new_n3667_
.sym 135281 instr[23]
.sym 135290 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 135294 reg_file[5][15]
.sym 135295 reg_file[1][15]
.sym 135296 instr[17]
.sym 135297 instr[15]
.sym 135302 $abc$36303$new_n3678_
.sym 135303 $abc$36303$new_n3679_
.sym 135304 instr[21]
.sym 135305 instr[24]
.sym 135306 reg_file[0][15]
.sym 135307 reg_file[4][15]
.sym 135308 instr[20]
.sym 135309 instr[22]
.sym 135310 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 135314 $abc$36303$new_n2780_
.sym 135315 $abc$36303$new_n2781_
.sym 135316 instr[16]
.sym 135317 instr[19]
.sym 135326 reg_file[4][15]
.sym 135327 reg_file[0][15]
.sym 135328 instr[15]
.sym 135329 instr[17]
.sym 135330 $abc$36303$new_n3674_
.sym 135331 $abc$36303$new_n3677_
.sym 135332 $abc$36303$new_n3668_
.sym 135333 $abc$36303$new_n3671_
.sym 135334 reg_file[16][15]
.sym 135335 reg_file[20][15]
.sym 135336 instr[20]
.sym 135337 instr[22]
.sym 135338 $abc$36303$new_n3669_
.sym 135339 $abc$36303$new_n3670_
.sym 135340 instr[21]
.sym 135342 reg_file[17][15]
.sym 135343 reg_file[21][15]
.sym 135344 instr[22]
.sym 135345 instr[20]
.sym 135346 reg_file[20][15]
.sym 135347 reg_file[16][15]
.sym 135348 instr[15]
.sym 135349 $abc$36303$new_n5270_
.sym 135350 $abc$36303$new_n3672_
.sym 135351 $abc$36303$new_n3673_
.sym 135352 instr[21]
.sym 135353 instr[24]
.sym 135354 reg_file[17][15]
.sym 135355 reg_file[21][15]
.sym 135356 instr[15]
.sym 135357 instr[17]
.sym 135358 $abc$36303$new_n5078_
.sym 135359 $abc$36303$new_n5271_
.sym 135360 instr[16]
.sym 135361 instr[19]
.sym 135362 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 135366 reg_file[19][15]
.sym 135367 reg_file[23][15]
.sym 135368 instr[22]
.sym 135369 instr[20]
.sym 135370 reg_file[18][15]
.sym 135371 reg_file[22][15]
.sym 135372 instr[15]
.sym 135373 $abc$36303$new_n5077_
.sym 135378 reg_file[18][15]
.sym 135379 reg_file[22][15]
.sym 135380 instr[20]
.sym 135381 instr[22]
.sym 135386 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 135390 reg_file[19][15]
.sym 135391 reg_file[23][15]
.sym 135392 instr[15]
.sym 135393 instr[17]
.sym 135414 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 135434 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 135438 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135446 reg_file[4][1]
.sym 135447 reg_file[0][1]
.sym 135448 instr[15]
.sym 135449 instr[17]
.sym 135450 reg_file[0][1]
.sym 135451 reg_file[4][1]
.sym 135452 instr[20]
.sym 135453 instr[22]
.sym 135457 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32875
.sym 135462 reg_file[3][1]
.sym 135463 reg_file[7][1]
.sym 135464 instr[22]
.sym 135465 instr[20]
.sym 135466 reg_file[7][1]
.sym 135467 reg_file[3][1]
.sym 135468 instr[17]
.sym 135469 instr[15]
.sym 135470 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135474 $abc$36303$new_n2978_
.sym 135475 $abc$36303$new_n2979_
.sym 135476 instr[16]
.sym 135477 instr[19]
.sym 135478 reg_file[5][1]
.sym 135479 reg_file[1][1]
.sym 135480 instr[17]
.sym 135481 instr[15]
.sym 135490 $abc$36303$new_n2000_
.sym 135491 $abc$36303$new_n2001_
.sym 135492 instr[21]
.sym 135493 instr[24]
.sym 135502 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135510 $abc$36303$new_n2002_
.sym 135511 $abc$36303$new_n2005_
.sym 135512 $abc$36303$new_n1996_
.sym 135513 $abc$36303$new_n1999_
.sym 135514 $abc$36303$new_n1997_
.sym 135515 $abc$36303$new_n1998_
.sym 135516 instr[21]
.sym 135550 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135554 $abc$36303$new_n2006_
.sym 135555 $abc$36303$new_n2007_
.sym 135556 instr[21]
.sym 135557 instr[24]
.sym 135562 reg_file[17][1]
.sym 135563 reg_file[21][1]
.sym 135564 instr[22]
.sym 135565 instr[20]
.sym 135566 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135570 reg_file[17][1]
.sym 135571 reg_file[21][1]
.sym 135572 instr[15]
.sym 135573 instr[17]
.sym 135578 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 135586 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 135590 reg_file[11][1]
.sym 135591 reg_file[15][1]
.sym 135592 instr[22]
.sym 135593 instr[20]
.sym 135594 $abc$36303$new_n2971_
.sym 135595 $abc$36303$new_n2972_
.sym 135596 instr[16]
.sym 135602 reg_file[15][1]
.sym 135603 reg_file[11][1]
.sym 135604 instr[17]
.sym 135605 instr[15]
.sym 135610 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[1]_new_inv_
.sym 135611 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[1]_new_inv_
.sym 135612 instr[16]
.sym 135613 instr[17]
.sym 135614 $abc$36303$new_n2970_
.sym 135615 $abc$36303$new_n2973_
.sym 135616 $abc$36303$new_n2964_
.sym 135617 $abc$36303$new_n2967_
.sym 135618 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135646 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 135658 reg_file[8][1]
.sym 135659 reg_file[12][1]
.sym 135660 instr[20]
.sym 135661 instr[22]
.sym 135662 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135666 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135670 reg_file[12][1]
.sym 135671 reg_file[8][1]
.sym 135672 instr[15]
.sym 135673 instr[17]
.sym 135686 reg_file[8][16]
.sym 135687 reg_file[12][16]
.sym 135688 instr[20]
.sym 135689 instr[22]
.sym 135693 o_wb_addr[14]$SB_IO_OUT
.sym 135694 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 135698 $abc$36303$new_n2803_
.sym 135699 $abc$36303$new_n2804_
.sym 135700 instr[16]
.sym 135701 instr[19]
.sym 135702 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 135710 reg_file[12][16]
.sym 135711 reg_file[8][16]
.sym 135712 instr[15]
.sym 135713 instr[17]
.sym 135714 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135722 $abc$36303$new_n3633_
.sym 135723 $abc$36303$new_n3634_
.sym 135724 instr[21]
.sym 135725 instr[24]
.sym 135730 reg_file[0][16]
.sym 135731 reg_file[4][16]
.sym 135732 instr[20]
.sym 135733 instr[22]
.sym 135734 $abc$36303$new_n2818_
.sym 135735 $abc$36303$new_n2819_
.sym 135736 instr[16]
.sym 135737 instr[19]
.sym 135738 reg_file[4][16]
.sym 135739 reg_file[0][16]
.sym 135740 instr[15]
.sym 135741 instr[17]
.sym 135742 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135754 reg_file[3][16]
.sym 135755 reg_file[7][16]
.sym 135756 instr[22]
.sym 135757 instr[20]
.sym 135758 $abc$36303$new_n2814_
.sym 135759 $abc$36303$new_n2817_
.sym 135760 $abc$36303$new_n2808_
.sym 135761 $abc$36303$new_n2811_
.sym 135762 reg_file[7][16]
.sym 135763 reg_file[3][16]
.sym 135764 instr[17]
.sym 135765 instr[15]
.sym 135766 $abc$36303$new_n2809_
.sym 135767 $abc$36303$new_n2810_
.sym 135768 instr[16]
.sym 135770 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135774 $abc$36303$new_n2815_
.sym 135775 $abc$36303$new_n2816_
.sym 135776 instr[16]
.sym 135794 $abc$36303$new_n2812_
.sym 135795 $abc$36303$new_n2813_
.sym 135796 instr[16]
.sym 135797 instr[19]
.sym 135801 o_wb_data[15]$SB_IO_OUT
.sym 135810 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135822 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135829 instr[21]
.sym 135846 reg_file[24][23]
.sym 135847 reg_file[28][23]
.sym 135848 instr[15]
.sym 135849 $abc$36303$new_n5012_
.sym 135850 reg_file[25][23]
.sym 135851 reg_file[29][23]
.sym 135852 instr[15]
.sym 135853 instr[17]
.sym 135854 reg_file[25][23]
.sym 135855 reg_file[29][23]
.sym 135856 instr[22]
.sym 135857 instr[20]
.sym 135858 $abc$36303$new_n3873_
.sym 135859 $abc$36303$new_n3874_
.sym 135860 instr[21]
.sym 135862 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 135866 reg_file[24][23]
.sym 135867 reg_file[28][23]
.sym 135868 instr[20]
.sym 135869 instr[22]
.sym 135870 $abc$36303$new_n5013_
.sym 135871 $abc$36303$new_n5009_
.sym 135872 instr[16]
.sym 135873 instr[19]
.sym 135874 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135881 instr[15]
.sym 135882 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 135886 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 135890 $abc$36303$new_n3877_
.sym 135891 $abc$36303$new_n3876_
.sym 135892 instr[21]
.sym 135893 instr[24]
.sym 135894 reg_file[27][23]
.sym 135895 reg_file[31][23]
.sym 135896 instr[22]
.sym 135897 instr[20]
.sym 135898 reg_file[26][23]
.sym 135899 reg_file[30][23]
.sym 135900 instr[20]
.sym 135901 instr[22]
.sym 135902 reg_file[30][23]
.sym 135903 reg_file[26][23]
.sym 135904 instr[15]
.sym 135905 $abc$36303$new_n5008_
.sym 135906 reg_file[27][23]
.sym 135907 reg_file[31][23]
.sym 135908 instr[15]
.sym 135909 instr[17]
.sym 135914 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 135929 instr[16]
.sym 135942 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 135946 reg_file[23][23]
.sym 135947 reg_file[19][23]
.sym 135948 instr[17]
.sym 135949 instr[15]
.sym 135950 reg_file[18][23]
.sym 135951 reg_file[19][23]
.sym 135952 instr[22]
.sym 135953 $abc$36303$new_n5184_
.sym 135958 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 135962 reg_file[22][23]
.sym 135963 reg_file[23][23]
.sym 135964 instr[22]
.sym 135965 instr[20]
.sym 135966 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 135973 i_reset$SB_IO_IN
.sym 135982 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 135990 reg_file[20][23]
.sym 135991 reg_file[21][23]
.sym 135992 instr[22]
.sym 135993 instr[20]
.sym 135994 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 136013 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 136018 $abc$36303$procmux$1665_Y[2]_new_
.sym 136019 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 136020 $abc$36303$procmux$1697_Y[2]_new_inv_
.sym 136026 r_state[2]
.sym 136027 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 136028 i_wb_stall$SB_IO_IN
.sym 136038 $PACKER_GND_NET
.sym 136042 $PACKER_GND_NET
.sym 136046 $PACKER_GND_NET
.sym 136050 $PACKER_GND_NET
.sym 136054 $PACKER_GND_NET
.sym 136058 $PACKER_GND_NET
.sym 136062 $PACKER_GND_NET
.sym 136066 $PACKER_GND_NET
.sym 136070 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 136078 r_state[4]
.sym 136079 r_state[5]
.sym 136080 r_state[6]
.sym 136081 r_state[7]
.sym 136082 r_state[24]
.sym 136083 r_state[25]
.sym 136084 r_state[26]
.sym 136085 r_state[27]
.sym 136086 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3996[1]_new_inv_
.sym 136087 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[1]_new_inv_
.sym 136090 r_state[20]
.sym 136091 r_state[21]
.sym 136092 r_state[22]
.sym 136093 r_state[23]
.sym 136102 $PACKER_GND_NET
.sym 136106 $PACKER_GND_NET
.sym 136110 $abc$36303$new_n3038_
.sym 136111 $abc$36303$new_n3039_
.sym 136114 $PACKER_GND_NET
.sym 136118 $PACKER_GND_NET
.sym 136122 $PACKER_GND_NET
.sym 136126 $PACKER_GND_NET
.sym 136130 $PACKER_GND_NET
.sym 136134 $PACKER_GND_NET
.sym 136138 $PACKER_GND_NET
.sym 136142 $PACKER_GND_NET
.sym 136146 r_state[9]
.sym 136147 r_state[11]
.sym 136148 r_state[13]
.sym 136149 r_state[15]
.sym 136150 r_state[8]
.sym 136151 r_state[10]
.sym 136152 r_state[12]
.sym 136153 r_state[14]
.sym 136154 $PACKER_GND_NET
.sym 136158 $PACKER_GND_NET
.sym 136162 $PACKER_GND_NET
.sym 136218 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136234 reg_file[26][15]
.sym 136235 reg_file[30][15]
.sym 136236 instr[20]
.sym 136237 instr[22]
.sym 136249 reg_file[14][15]
.sym 136250 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136258 reg_file[26][15]
.sym 136259 reg_file[30][15]
.sym 136260 instr[15]
.sym 136261 instr[17]
.sym 136262 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[15]_new_inv_
.sym 136263 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[15]_new_inv_
.sym 136264 instr[16]
.sym 136265 instr[17]
.sym 136266 $abc$36303$new_n3663_
.sym 136267 $abc$36303$new_n3664_
.sym 136268 instr[21]
.sym 136269 instr[24]
.sym 136270 $abc$36303$new_n3658_
.sym 136271 $abc$36303$new_n3657_
.sym 136272 instr[21]
.sym 136273 instr[24]
.sym 136274 reg_file[9][15]
.sym 136275 reg_file[13][15]
.sym 136276 instr[22]
.sym 136277 instr[20]
.sym 136278 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136282 reg_file[27][15]
.sym 136283 reg_file[31][15]
.sym 136284 instr[17]
.sym 136285 instr[15]
.sym 136286 reg_file[27][15]
.sym 136287 reg_file[31][15]
.sym 136288 instr[22]
.sym 136289 instr[20]
.sym 136290 reg_file[13][15]
.sym 136291 reg_file[9][15]
.sym 136292 instr[17]
.sym 136293 instr[15]
.sym 136294 reg_file[24][15]
.sym 136295 reg_file[28][15]
.sym 136296 instr[20]
.sym 136297 instr[22]
.sym 136298 instr[21]
.sym 136299 $abc$36303$new_n3659_
.sym 136300 $abc$36303$new_n3660_
.sym 136301 $abc$36303$new_n3656_
.sym 136302 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 136306 reg_file[12][15]
.sym 136307 reg_file[8][15]
.sym 136308 instr[15]
.sym 136309 instr[17]
.sym 136310 reg_file[8][15]
.sym 136311 reg_file[12][15]
.sym 136312 instr[20]
.sym 136313 instr[22]
.sym 136314 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 136318 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136322 reg_file[28][15]
.sym 136323 reg_file[29][15]
.sym 136324 instr[15]
.sym 136330 $abc$36303$new_n3675_
.sym 136331 $abc$36303$new_n3676_
.sym 136332 instr[21]
.sym 136338 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136342 reg_file[6][15]
.sym 136343 $abc$36303$auto$ice40_ffinit.cc:141:execute$36245
.sym 136344 instr[15]
.sym 136345 instr[17]
.sym 136354 reg_file[6][15]
.sym 136355 $abc$36303$auto$ice40_ffinit.cc:141:execute$36245
.sym 136356 instr[20]
.sym 136357 instr[22]
.sym 136358 reg_file[3][15]
.sym 136359 reg_file[7][15]
.sym 136360 instr[22]
.sym 136361 instr[20]
.sym 136362 $abc$36303$new_n2782_
.sym 136363 $abc$36303$new_n2783_
.sym 136364 instr[16]
.sym 136365 $abc$36303$new_n2779_
.sym 136366 $abc$36303$new_n2778_
.sym 136367 $abc$36303$new_n5272_
.sym 136368 $abc$36303$new_n2765_
.sym 136369 instr[18]
.sym 136374 reg_file[1][2]
.sym 136375 reg_file[5][2]
.sym 136376 instr[22]
.sym 136377 instr[20]
.sym 136382 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136386 reg_file[7][15]
.sym 136387 reg_file[3][15]
.sym 136388 instr[17]
.sym 136389 instr[15]
.sym 136390 reg_file[5][2]
.sym 136391 reg_file[1][2]
.sym 136392 instr[17]
.sym 136393 instr[15]
.sym 136394 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136398 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 136402 reg_file[0][2]
.sym 136403 reg_file[4][2]
.sym 136404 instr[20]
.sym 136405 instr[22]
.sym 136410 $abc$36303$new_n2175_
.sym 136411 $abc$36303$new_n2176_
.sym 136412 instr[21]
.sym 136413 instr[24]
.sym 136414 $abc$36303$new_n2953_
.sym 136415 $abc$36303$new_n2954_
.sym 136416 instr[16]
.sym 136417 instr[19]
.sym 136418 reg_file[4][2]
.sym 136419 reg_file[0][2]
.sym 136420 instr[15]
.sym 136421 instr[17]
.sym 136422 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 136426 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 136430 reg_file[23][2]
.sym 136431 reg_file[19][2]
.sym 136432 instr[17]
.sym 136433 instr[15]
.sym 136434 reg_file[21][2]
.sym 136435 reg_file[17][2]
.sym 136436 instr[17]
.sym 136437 instr[15]
.sym 136438 $abc$36303$new_n2955_
.sym 136439 $abc$36303$new_n2958_
.sym 136440 $abc$36303$new_n2949_
.sym 136441 $abc$36303$new_n2952_
.sym 136442 $abc$36303$new_n2166_
.sym 136443 $abc$36303$new_n2167_
.sym 136444 instr[21]
.sym 136446 $abc$36303$new_n2956_
.sym 136447 $abc$36303$new_n2957_
.sym 136448 instr[16]
.sym 136450 $abc$36303$new_n2959_
.sym 136451 $abc$36303$new_n2960_
.sym 136452 instr[16]
.sym 136453 instr[19]
.sym 136454 $abc$36303$new_n2169_
.sym 136455 $abc$36303$new_n2170_
.sym 136456 instr[21]
.sym 136457 instr[24]
.sym 136458 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 136462 reg_file[20][2]
.sym 136463 reg_file[16][2]
.sym 136464 instr[15]
.sym 136465 instr[17]
.sym 136466 reg_file[17][2]
.sym 136467 reg_file[21][2]
.sym 136468 instr[22]
.sym 136469 instr[20]
.sym 136470 $abc$36303$new_n2171_
.sym 136471 $abc$36303$new_n2174_
.sym 136472 $abc$36303$new_n2165_
.sym 136473 $abc$36303$new_n2168_
.sym 136474 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 136478 reg_file[16][2]
.sym 136479 reg_file[20][2]
.sym 136480 instr[20]
.sym 136481 instr[22]
.sym 136482 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 136486 $abc$36303$new_n2950_
.sym 136487 $abc$36303$new_n2951_
.sym 136488 instr[16]
.sym 136490 reg_file[2][2]
.sym 136491 reg_file[6][2]
.sym 136492 instr[20]
.sym 136493 instr[22]
.sym 136494 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 136498 reg_file[6][2]
.sym 136499 reg_file[2][2]
.sym 136500 instr[15]
.sym 136501 instr[17]
.sym 136502 reg_file[3][2]
.sym 136503 reg_file[7][2]
.sym 136504 instr[22]
.sym 136505 instr[20]
.sym 136506 reg_file[1][1]
.sym 136507 reg_file[5][1]
.sym 136508 instr[22]
.sym 136509 instr[20]
.sym 136510 reg_file[7][2]
.sym 136511 reg_file[3][2]
.sym 136512 instr[17]
.sym 136513 instr[15]
.sym 136514 $abc$36303$new_n2172_
.sym 136515 $abc$36303$new_n2173_
.sym 136516 instr[21]
.sym 136518 reg_file[2][1]
.sym 136519 reg_file[6][1]
.sym 136520 instr[20]
.sym 136521 instr[22]
.sym 136522 reg_file[19][1]
.sym 136523 reg_file[23][1]
.sym 136524 instr[15]
.sym 136525 instr[17]
.sym 136526 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 136530 reg_file[19][1]
.sym 136531 reg_file[23][1]
.sym 136532 instr[22]
.sym 136533 instr[20]
.sym 136534 reg_file[6][1]
.sym 136535 reg_file[2][1]
.sym 136536 instr[15]
.sym 136537 instr[17]
.sym 136538 $abc$36303$new_n2980_
.sym 136539 $abc$36303$new_n2981_
.sym 136540 instr[16]
.sym 136541 $abc$36303$new_n2977_
.sym 136542 $abc$36303$new_n2003_
.sym 136543 $abc$36303$new_n2004_
.sym 136544 instr[21]
.sym 136546 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 136550 reg_file[20][11]
.sym 136551 reg_file[16][11]
.sym 136552 instr[15]
.sym 136553 instr[17]
.sym 136554 reg_file[18][1]
.sym 136555 reg_file[22][1]
.sym 136556 instr[15]
.sym 136557 $abc$36303$new_n5105_
.sym 136558 reg_file[20][11]
.sym 136559 reg_file[21][11]
.sym 136560 instr[22]
.sym 136561 instr[20]
.sym 136562 reg_file[18][1]
.sym 136563 reg_file[22][1]
.sym 136564 instr[20]
.sym 136565 instr[22]
.sym 136566 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 136574 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 136578 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 136582 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 136586 reg_file[16][1]
.sym 136587 reg_file[20][1]
.sym 136588 instr[20]
.sym 136589 instr[22]
.sym 136590 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 136594 reg_file[20][1]
.sym 136595 reg_file[16][1]
.sym 136596 instr[15]
.sym 136597 $abc$36303$new_n5282_
.sym 136598 $abc$36303$new_n5106_
.sym 136599 $abc$36303$new_n5283_
.sym 136600 instr[16]
.sym 136601 instr[19]
.sym 136602 $abc$36303$new_n2976_
.sym 136603 $abc$36303$new_n5284_
.sym 136604 $abc$36303$new_n2963_
.sym 136605 instr[18]
.sym 136606 reg_file[25][1]
.sym 136607 reg_file[29][1]
.sym 136608 instr[22]
.sym 136609 instr[20]
.sym 136610 reg_file[24][1]
.sym 136611 reg_file[25][1]
.sym 136612 instr[15]
.sym 136614 reg_file[24][1]
.sym 136615 reg_file[28][1]
.sym 136616 instr[20]
.sym 136617 instr[22]
.sym 136618 instr[21]
.sym 136619 $abc$36303$new_n1993_
.sym 136620 $abc$36303$new_n1994_
.sym 136621 $abc$36303$new_n1990_
.sym 136622 reg_file[28][1]
.sym 136623 reg_file[29][1]
.sym 136624 instr[15]
.sym 136626 $abc$36303$new_n1987_
.sym 136627 $abc$36303$new_n1988_
.sym 136628 instr[21]
.sym 136629 $abc$36303$new_n1984_
.sym 136630 reg_file[10][1]
.sym 136631 reg_file[14][1]
.sym 136632 instr[20]
.sym 136633 instr[22]
.sym 136634 reg_file[14][1]
.sym 136635 reg_file[10][1]
.sym 136636 instr[15]
.sym 136637 instr[17]
.sym 136638 $abc$36303$new_n1989_
.sym 136639 $abc$36303$new_n1983_
.sym 136640 $abc$36303$new_n1995_
.sym 136641 instr[23]
.sym 136642 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 136646 $abc$36303$new_n1985_
.sym 136647 $abc$36303$new_n1986_
.sym 136648 instr[21]
.sym 136649 instr[24]
.sym 136650 $abc$36303$new_n2974_
.sym 136651 $abc$36303$new_n2975_
.sym 136652 instr[16]
.sym 136653 instr[19]
.sym 136654 $abc$36303$new_n1992_
.sym 136655 $abc$36303$new_n1991_
.sym 136656 instr[21]
.sym 136657 instr[24]
.sym 136658 reg_file[15][0]
.sym 136659 reg_file[11][0]
.sym 136660 instr[17]
.sym 136661 instr[15]
.sym 136662 $abc$36303$new_n2969_
.sym 136663 $abc$36303$new_n2968_
.sym 136664 instr[16]
.sym 136665 instr[19]
.sym 136666 reg_file[11][0]
.sym 136667 reg_file[15][0]
.sym 136668 instr[22]
.sym 136669 instr[20]
.sym 136670 i_wb_data[11]$SB_IO_IN
.sym 136674 i_wb_data[9]$SB_IO_IN
.sym 136678 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 136682 reg_file[12][0]
.sym 136683 reg_file[8][0]
.sym 136684 instr[15]
.sym 136685 instr[17]
.sym 136686 reg_file[8][0]
.sym 136687 reg_file[12][0]
.sym 136688 instr[20]
.sym 136689 instr[22]
.sym 136690 reg_file[26][1]
.sym 136691 reg_file[30][1]
.sym 136692 instr[20]
.sym 136693 instr[22]
.sym 136694 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 136698 reg_file[26][1]
.sym 136699 reg_file[30][1]
.sym 136700 instr[15]
.sym 136701 instr[17]
.sym 136702 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 136706 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 136710 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 136714 reg_file[1][16]
.sym 136715 reg_file[5][16]
.sym 136716 instr[22]
.sym 136717 instr[20]
.sym 136718 $abc$36303$new_n3618_
.sym 136719 $abc$36303$new_n3619_
.sym 136720 instr[21]
.sym 136721 instr[24]
.sym 136722 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 136726 reg_file[5][16]
.sym 136727 reg_file[1][16]
.sym 136728 instr[17]
.sym 136729 instr[15]
.sym 136730 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 136734 reg_file[9][16]
.sym 136735 reg_file[13][16]
.sym 136736 instr[22]
.sym 136737 instr[20]
.sym 136738 reg_file[13][16]
.sym 136739 reg_file[9][16]
.sym 136740 instr[17]
.sym 136741 instr[15]
.sym 136742 $abc$36303$new_n3620_
.sym 136743 $abc$36303$new_n3621_
.sym 136744 instr[21]
.sym 136745 $abc$36303$new_n3617_
.sym 136746 reg_file[14][16]
.sym 136747 reg_file[10][16]
.sym 136748 instr[15]
.sym 136749 instr[17]
.sym 136750 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 136754 reg_file[10][16]
.sym 136755 reg_file[14][16]
.sym 136756 instr[20]
.sym 136757 instr[22]
.sym 136758 reg_file[11][16]
.sym 136759 reg_file[15][16]
.sym 136760 instr[22]
.sym 136761 instr[20]
.sym 136762 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 136766 $abc$36303$new_n2805_
.sym 136767 $abc$36303$new_n2806_
.sym 136768 instr[16]
.sym 136769 $abc$36303$new_n2802_
.sym 136774 reg_file[19][16]
.sym 136775 reg_file[23][16]
.sym 136776 instr[22]
.sym 136777 instr[20]
.sym 136778 $abc$36303$new_n2801_
.sym 136779 $abc$36303$new_n5083_
.sym 136780 $abc$36303$new_n2807_
.sym 136781 instr[18]
.sym 136782 $abc$36303$new_n3630_
.sym 136783 $abc$36303$new_n3631_
.sym 136784 instr[21]
.sym 136786 $abc$36303$new_n3629_
.sym 136787 $abc$36303$new_n3632_
.sym 136788 $abc$36303$new_n3623_
.sym 136789 $abc$36303$new_n3626_
.sym 136790 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 136794 reg_file[15][16]
.sym 136795 reg_file[11][16]
.sym 136796 instr[17]
.sym 136797 instr[15]
.sym 136798 reg_file[23][16]
.sym 136799 reg_file[19][16]
.sym 136800 instr[17]
.sym 136801 instr[15]
.sym 136802 $abc$36303$new_n3624_
.sym 136803 $abc$36303$new_n3625_
.sym 136804 instr[21]
.sym 136806 reg_file[17][16]
.sym 136807 reg_file[21][16]
.sym 136808 instr[22]
.sym 136809 instr[20]
.sym 136810 reg_file[6][16]
.sym 136811 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 136812 instr[15]
.sym 136813 instr[17]
.sym 136814 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 136818 reg_file[21][16]
.sym 136819 reg_file[17][16]
.sym 136820 instr[17]
.sym 136821 instr[15]
.sym 136822 reg_file[6][16]
.sym 136823 $abc$36303$auto$ice40_ffinit.cc:141:execute$36241
.sym 136824 instr[20]
.sym 136825 instr[22]
.sym 136826 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 136830 $abc$36303$new_n5086_
.sym 136831 $abc$36303$new_n5082_
.sym 136832 instr[16]
.sym 136833 instr[19]
.sym 136834 $abc$36303$new_n3627_
.sym 136835 $abc$36303$new_n3628_
.sym 136836 instr[21]
.sym 136837 instr[24]
.sym 136838 reg_file[27][16]
.sym 136839 reg_file[31][16]
.sym 136840 instr[15]
.sym 136841 instr[17]
.sym 136842 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 136846 reg_file[27][16]
.sym 136847 reg_file[31][16]
.sym 136848 instr[22]
.sym 136849 instr[20]
.sym 136850 reg_file[16][16]
.sym 136851 reg_file[20][16]
.sym 136852 instr[20]
.sym 136853 instr[22]
.sym 136854 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 136861 reg_file[25][16]
.sym 136862 reg_file[30][16]
.sym 136863 reg_file[26][16]
.sym 136864 instr[15]
.sym 136865 $abc$36303$new_n5081_
.sym 136866 reg_file[20][16]
.sym 136867 reg_file[16][16]
.sym 136868 instr[15]
.sym 136869 instr[17]
.sym 136874 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 136897 reg_file[29][23]
.sym 136898 $abc$36303$new_n2380_
.sym 136899 $abc$36303$new_n5010_
.sym 136900 $abc$36303$new_n2386_
.sym 136901 instr[18]
.sym 136910 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 136917 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 136925 instr[15]
.sym 136930 $abc$36303$new_n3872_
.sym 136931 $abc$36303$new_n3875_
.sym 136932 $abc$36303$new_n3869_
.sym 136933 $abc$36303$new_n3878_
.sym 136934 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 136938 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 136942 $abc$36303$new_n2397_
.sym 136943 $abc$36303$new_n2398_
.sym 136944 instr[16]
.sym 136945 instr[19]
.sym 136946 $abc$36303$new_n3890_
.sym 136947 $abc$36303$new_n3891_
.sym 136948 instr[21]
.sym 136949 instr[24]
.sym 136950 reg_file[4][23]
.sym 136951 reg_file[0][23]
.sym 136952 instr[15]
.sym 136953 instr[17]
.sym 136954 reg_file[0][23]
.sym 136955 reg_file[4][23]
.sym 136956 instr[20]
.sym 136957 instr[22]
.sym 136958 $abc$36303$new_n3888_
.sym 136959 $abc$36303$new_n5310_
.sym 136960 $abc$36303$new_n3868_
.sym 136961 instr[23]
.sym 136962 $abc$36303$new_n2393_
.sym 136963 $abc$36303$new_n2396_
.sym 136964 $abc$36303$new_n2387_
.sym 136965 $abc$36303$new_n2390_
.sym 136966 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 136970 $abc$36303$new_n2388_
.sym 136971 $abc$36303$new_n2389_
.sym 136972 instr[16]
.sym 136974 $abc$36303$new_n2392_
.sym 136975 $abc$36303$new_n2391_
.sym 136976 instr[16]
.sym 136977 instr[19]
.sym 136978 reg_file[21][23]
.sym 136979 reg_file[17][23]
.sym 136980 instr[17]
.sym 136981 instr[15]
.sym 136982 reg_file[1][23]
.sym 136983 reg_file[5][23]
.sym 136984 instr[22]
.sym 136985 instr[20]
.sym 136986 $abc$36303$new_n5309_
.sym 136987 $abc$36303$new_n5185_
.sym 136988 instr[21]
.sym 136989 instr[24]
.sym 136990 reg_file[22][23]
.sym 136991 reg_file[18][23]
.sym 136992 instr[15]
.sym 136993 instr[17]
.sym 136994 reg_file[5][23]
.sym 136995 reg_file[1][23]
.sym 136996 instr[17]
.sym 136997 instr[15]
.sym 136998 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 136999 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 137002 i_reset$SB_IO_IN
.sym 137003 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15612[1]_new_inv_
.sym 137006 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 137010 reg_file[22][31]
.sym 137011 reg_file[18][31]
.sym 137012 instr[15]
.sym 137013 instr[17]
.sym 137018 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 137019 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15612[1]_new_inv_
.sym 137020 i_reset$SB_IO_IN
.sym 137022 reg_file[17][23]
.sym 137023 reg_file[16][23]
.sym 137024 instr[22]
.sym 137025 $abc$36303$new_n5308_
.sym 137026 reg_file[20][23]
.sym 137027 reg_file[16][23]
.sym 137028 instr[15]
.sym 137029 instr[17]
.sym 137030 i_reset$SB_IO_IN
.sym 137031 i_wb_stall$SB_IO_IN
.sym 137034 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 137035 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 137036 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15602_new_inv_
.sym 137037 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 137041 instr[15]
.sym 137042 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 137043 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 137044 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 137045 instr[5]
.sym 137046 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 137050 i_wb_ack$SB_IO_IN
.sym 137051 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 137052 $abc$36303$new_n4235_
.sym 137054 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 137058 i_wb_ack$SB_IO_IN
.sym 137059 $abc$36303$new_n4240_
.sym 137060 $abc$36303$new_n4235_
.sym 137061 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$15619_new_inv_
.sym 137062 r_state[3]
.sym 137063 $abc$36303$new_n4243_
.sym 137064 r_state[2]
.sym 137065 $abc$36303$new_n3036_
.sym 137066 $abc$36303$new_n3052_
.sym 137067 $abc$36303$new_n3054_
.sym 137070 i_reset$SB_IO_IN
.sym 137071 r_state[3]
.sym 137072 r_state[2]
.sym 137073 i_wb_ack$SB_IO_IN
.sym 137074 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 137078 i_wb_stall$SB_IO_IN
.sym 137079 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 137080 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 137082 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 137086 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 137087 $abc$36303$new_n4240_
.sym 137088 $abc$36303$new_n4334_
.sym 137090 r_state[2]
.sym 137091 r_state[3]
.sym 137092 $abc$36303$new_n3052_
.sym 137094 r_state[2]
.sym 137095 r_state[3]
.sym 137096 $abc$36303$new_n3036_
.sym 137098 r_state[0]
.sym 137099 $abc$36303$new_n3053_
.sym 137100 $abc$36303$new_n3036_
.sym 137102 i_wb_ack$SB_IO_IN
.sym 137103 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4779[0]_new_inv_
.sym 137104 $abc$36303$new_n3036_
.sym 137105 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 137106 r_state[0]
.sym 137107 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 137108 r_state[1]
.sym 137110 $abc$36303$new_n3035_
.sym 137111 $abc$36303$new_n3053_
.sym 137112 r_state[0]
.sym 137114 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 137118 r_state[3]
.sym 137119 $abc$36303$new_n3053_
.sym 137120 r_state[2]
.sym 137121 $abc$36303$new_n3036_
.sym 137122 r_state[3]
.sym 137123 r_state[1]
.sym 137124 r_state[0]
.sym 137125 r_state[2]
.sym 137126 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 137134 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[5]_new_inv_
.sym 137135 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[4]_new_inv_
.sym 137136 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[7]_new_inv_
.sym 137137 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$3987[6]_new_inv_
.sym 137142 r_state[1]
.sym 137143 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 137158 r_state[16]
.sym 137159 r_state[17]
.sym 137160 r_state[18]
.sym 137161 r_state[19]
.sym 137162 $PACKER_GND_NET
.sym 137166 $PACKER_GND_NET
.sym 137170 r_state[28]
.sym 137171 r_state[29]
.sym 137172 r_state[30]
.sym 137173 r_state[31]
.sym 137174 $PACKER_GND_NET
.sym 137178 $PACKER_GND_NET
.sym 137182 $PACKER_GND_NET
.sym 137186 $PACKER_GND_NET
.sym 137210 $PACKER_GND_NET
.sym 137214 $PACKER_GND_NET
.sym 137222 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 137242 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137254 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 137262 reg_file[24][15]
.sym 137263 reg_file[25][15]
.sym 137264 instr[15]
.sym 137270 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 137282 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137286 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137293 reg_file[29][15]
.sym 137294 reg_file[12][7]
.sym 137295 reg_file[8][7]
.sym 137296 instr[15]
.sym 137297 instr[17]
.sym 137298 reg_file[26][7]
.sym 137299 reg_file[30][7]
.sym 137300 instr[20]
.sym 137301 instr[22]
.sym 137302 reg_file[8][7]
.sym 137303 reg_file[12][7]
.sym 137304 instr[20]
.sym 137305 instr[22]
.sym 137306 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 137310 reg_file[25][15]
.sym 137311 reg_file[29][15]
.sym 137312 instr[22]
.sym 137313 instr[20]
.sym 137314 $abc$36303$new_n2560_
.sym 137315 $abc$36303$new_n2561_
.sym 137316 instr[16]
.sym 137317 instr[19]
.sym 137321 reg_file[13][15]
.sym 137322 reg_file[24][2]
.sym 137323 reg_file[28][2]
.sym 137324 instr[20]
.sym 137325 instr[22]
.sym 137326 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 137333 reg_file[6][15]
.sym 137334 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137338 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 137342 reg_file[26][7]
.sym 137343 reg_file[30][7]
.sym 137344 instr[15]
.sym 137345 instr[17]
.sym 137349 reg_file[13][15]
.sym 137350 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 137354 reg_file[12][2]
.sym 137355 reg_file[8][2]
.sym 137356 instr[15]
.sym 137357 instr[17]
.sym 137358 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137362 reg_file[26][2]
.sym 137363 reg_file[30][2]
.sym 137364 instr[15]
.sym 137365 instr[17]
.sym 137366 reg_file[24][2]
.sym 137367 reg_file[28][2]
.sym 137368 instr[15]
.sym 137369 instr[17]
.sym 137370 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 137374 reg_file[8][2]
.sym 137375 reg_file[12][2]
.sym 137376 instr[20]
.sym 137377 instr[22]
.sym 137378 $abc$36303$new_n2945_
.sym 137379 $abc$36303$new_n2944_
.sym 137380 instr[16]
.sym 137381 instr[19]
.sym 137382 instr[16]
.sym 137383 $abc$36303$new_n2946_
.sym 137384 $abc$36303$new_n2947_
.sym 137385 $abc$36303$new_n2943_
.sym 137386 $abc$36303$new_n2155_
.sym 137387 $abc$36303$new_n2154_
.sym 137388 instr[21]
.sym 137389 instr[24]
.sym 137390 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 137394 reg_file[26][2]
.sym 137395 reg_file[30][2]
.sym 137396 instr[20]
.sym 137397 instr[22]
.sym 137398 reg_file[14][2]
.sym 137399 reg_file[10][2]
.sym 137400 instr[15]
.sym 137401 instr[17]
.sym 137402 reg_file[10][2]
.sym 137403 reg_file[14][2]
.sym 137404 instr[20]
.sym 137405 instr[22]
.sym 137406 $abc$36303$new_n2160_
.sym 137407 $abc$36303$new_n2161_
.sym 137408 instr[21]
.sym 137409 instr[24]
.sym 137410 $abc$36303$new_n2938_
.sym 137411 $abc$36303$new_n2939_
.sym 137412 instr[16]
.sym 137413 instr[19]
.sym 137414 $abc$36303$new_n2162_
.sym 137415 $abc$36303$new_n2163_
.sym 137416 instr[21]
.sym 137417 $abc$36303$new_n2159_
.sym 137418 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137422 $abc$36303$new_n2942_
.sym 137423 $abc$36303$new_n2936_
.sym 137424 $abc$36303$new_n2948_
.sym 137425 instr[18]
.sym 137426 instr[21]
.sym 137427 $abc$36303$new_n2156_
.sym 137428 $abc$36303$new_n2157_
.sym 137429 $abc$36303$new_n2153_
.sym 137430 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 137434 reg_file[25][2]
.sym 137435 reg_file[29][2]
.sym 137436 instr[17]
.sym 137437 instr[15]
.sym 137438 $abc$36303$new_n2940_
.sym 137439 $abc$36303$new_n2941_
.sym 137440 instr[16]
.sym 137441 $abc$36303$new_n2937_
.sym 137442 reg_file[25][2]
.sym 137443 reg_file[29][2]
.sym 137444 instr[22]
.sym 137445 instr[20]
.sym 137446 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 137450 $abc$36303$new_n2158_
.sym 137451 $abc$36303$new_n2152_
.sym 137452 $abc$36303$new_n2164_
.sym 137453 instr[23]
.sym 137454 reg_file[18][2]
.sym 137455 reg_file[22][2]
.sym 137456 instr[20]
.sym 137457 instr[22]
.sym 137458 reg_file[22][2]
.sym 137459 reg_file[18][2]
.sym 137460 instr[15]
.sym 137461 instr[17]
.sym 137462 reg_file[15][2]
.sym 137463 reg_file[11][2]
.sym 137464 instr[17]
.sym 137465 instr[15]
.sym 137466 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137470 reg_file[19][2]
.sym 137471 reg_file[23][2]
.sym 137472 instr[22]
.sym 137473 instr[20]
.sym 137474 reg_file[11][2]
.sym 137475 reg_file[15][2]
.sym 137476 instr[22]
.sym 137477 instr[20]
.sym 137478 reg_file[26][11]
.sym 137479 reg_file[30][11]
.sym 137480 instr[20]
.sym 137481 instr[22]
.sym 137482 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137486 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 137490 reg_file[27][11]
.sym 137491 reg_file[31][11]
.sym 137492 instr[22]
.sym 137493 instr[20]
.sym 137494 $abc$36303$new_n3403_
.sym 137495 $abc$36303$new_n3402_
.sym 137496 instr[21]
.sym 137497 instr[24]
.sym 137498 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 137502 reg_file[30][11]
.sym 137503 reg_file[26][11]
.sym 137504 instr[15]
.sym 137505 $abc$36303$new_n5055_
.sym 137506 reg_file[27][11]
.sym 137507 reg_file[31][11]
.sym 137508 instr[15]
.sym 137509 instr[17]
.sym 137510 $abc$36303$new_n3399_
.sym 137511 $abc$36303$new_n3400_
.sym 137512 instr[21]
.sym 137514 reg_file[25][11]
.sym 137515 reg_file[29][11]
.sym 137516 instr[22]
.sym 137517 instr[20]
.sym 137518 $abc$36303$new_n3398_
.sym 137519 $abc$36303$new_n3401_
.sym 137520 $abc$36303$new_n3395_
.sym 137521 $abc$36303$new_n3404_
.sym 137522 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 137529 reg_file[7][11]
.sym 137530 reg_file[25][11]
.sym 137531 reg_file[29][11]
.sym 137532 instr[15]
.sym 137533 instr[17]
.sym 137534 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 137538 $abc$36303$new_n3396_
.sym 137539 $abc$36303$new_n3397_
.sym 137540 instr[21]
.sym 137542 $abc$36303$new_n2672_
.sym 137543 $abc$36303$new_n2671_
.sym 137544 instr[16]
.sym 137545 instr[19]
.sym 137546 reg_file[22][11]
.sym 137547 reg_file[23][11]
.sym 137548 instr[22]
.sym 137549 instr[20]
.sym 137550 reg_file[22][11]
.sym 137551 reg_file[18][11]
.sym 137552 instr[15]
.sym 137553 instr[17]
.sym 137554 reg_file[23][11]
.sym 137555 reg_file[19][11]
.sym 137556 instr[17]
.sym 137557 instr[15]
.sym 137558 $abc$36303$new_n2674_
.sym 137559 $abc$36303$new_n2675_
.sym 137560 instr[16]
.sym 137562 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 137566 reg_file[18][11]
.sym 137567 reg_file[19][11]
.sym 137568 instr[22]
.sym 137569 $abc$36303$new_n5144_
.sym 137570 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 137574 $abc$36303$new_n5293_
.sym 137575 $abc$36303$new_n5145_
.sym 137576 instr[21]
.sym 137577 instr[24]
.sym 137578 $abc$36303$new_n2673_
.sym 137579 $abc$36303$new_n2676_
.sym 137580 $abc$36303$new_n2667_
.sym 137581 $abc$36303$new_n2670_
.sym 137582 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 137586 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 137590 reg_file[21][11]
.sym 137591 reg_file[17][11]
.sym 137592 instr[17]
.sym 137593 instr[15]
.sym 137594 reg_file[17][11]
.sym 137595 reg_file[16][11]
.sym 137596 instr[22]
.sym 137597 $abc$36303$new_n5292_
.sym 137598 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 137602 $abc$36303$new_n2668_
.sym 137603 $abc$36303$new_n2669_
.sym 137604 instr[16]
.sym 137606 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 137617 reg_file[29][1]
.sym 137618 $abc$36303$new_n2021_
.sym 137619 $abc$36303$new_n2022_
.sym 137620 instr[21]
.sym 137622 reg_file[25][0]
.sym 137623 reg_file[29][0]
.sym 137624 instr[15]
.sym 137625 instr[17]
.sym 137626 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 137630 reg_file[25][0]
.sym 137631 reg_file[29][0]
.sym 137632 instr[22]
.sym 137633 instr[20]
.sym 137634 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 137638 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 137642 reg_file[10][0]
.sym 137643 reg_file[14][0]
.sym 137644 instr[20]
.sym 137645 instr[22]
.sym 137646 $abc$36303$new_n2025_
.sym 137647 $abc$36303$new_n2024_
.sym 137648 instr[21]
.sym 137649 instr[24]
.sym 137650 $abc$36303$new_n2020_
.sym 137651 $abc$36303$new_n2023_
.sym 137652 $abc$36303$new_n2014_
.sym 137653 $abc$36303$new_n2017_
.sym 137654 reg_file[14][0]
.sym 137655 reg_file[10][0]
.sym 137656 instr[15]
.sym 137657 instr[17]
.sym 137658 $abc$36303$new_n2015_
.sym 137659 $abc$36303$new_n2016_
.sym 137660 instr[21]
.sym 137662 reg_file[27][0]
.sym 137663 reg_file[31][0]
.sym 137664 instr[22]
.sym 137665 instr[20]
.sym 137666 $abc$36303$new_n3003_
.sym 137667 $abc$36303$new_n3004_
.sym 137668 instr[16]
.sym 137669 $abc$36303$new_n3000_
.sym 137670 reg_file[13][1]
.sym 137671 reg_file[9][1]
.sym 137672 instr[17]
.sym 137673 instr[15]
.sym 137674 reg_file[9][1]
.sym 137675 reg_file[13][1]
.sym 137676 instr[22]
.sym 137677 instr[20]
.sym 137678 $abc$36303$new_n2018_
.sym 137679 $abc$36303$new_n2019_
.sym 137680 instr[21]
.sym 137681 instr[24]
.sym 137682 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 137686 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 137690 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 137694 reg_file[26][0]
.sym 137695 reg_file[30][0]
.sym 137696 instr[20]
.sym 137697 instr[22]
.sym 137698 reg_file[30][0]
.sym 137699 reg_file[26][0]
.sym 137700 instr[15]
.sym 137701 $abc$36303$new_n5109_
.sym 137702 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 137706 reg_file[27][1]
.sym 137707 reg_file[31][1]
.sym 137708 instr[17]
.sym 137709 instr[15]
.sym 137713 reg_file[9][16]
.sym 137714 reg_file[27][0]
.sym 137715 reg_file[31][0]
.sym 137716 instr[15]
.sym 137717 instr[17]
.sym 137726 reg_file[27][1]
.sym 137727 reg_file[31][1]
.sym 137728 instr[22]
.sym 137729 instr[20]
.sym 137730 $abc$36303$new_n3001_
.sym 137731 $abc$36303$new_n3002_
.sym 137732 instr[16]
.sym 137733 instr[19]
.sym 137734 $abc$36303$new_n2348_
.sym 137735 $abc$36303$new_n2349_
.sym 137736 instr[16]
.sym 137738 reg_file[26][22]
.sym 137739 reg_file[30][22]
.sym 137740 instr[15]
.sym 137741 instr[17]
.sym 137742 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 137746 reg_file[26][22]
.sym 137747 reg_file[30][22]
.sym 137748 instr[20]
.sym 137749 instr[22]
.sym 137750 $abc$36303$new_n3843_
.sym 137751 $abc$36303$new_n3842_
.sym 137752 instr[21]
.sym 137753 instr[24]
.sym 137754 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 137758 reg_file[27][22]
.sym 137759 reg_file[31][22]
.sym 137760 instr[22]
.sym 137761 instr[20]
.sym 137762 reg_file[27][22]
.sym 137763 reg_file[31][22]
.sym 137764 instr[17]
.sym 137765 instr[15]
.sym 137766 reg_file[25][22]
.sym 137767 reg_file[29][22]
.sym 137768 instr[17]
.sym 137769 instr[15]
.sym 137770 instr[21]
.sym 137771 $abc$36303$new_n3844_
.sym 137772 $abc$36303$new_n3845_
.sym 137773 $abc$36303$new_n3841_
.sym 137774 reg_file[5][22]
.sym 137775 reg_file[1][22]
.sym 137776 instr[17]
.sym 137777 instr[15]
.sym 137778 reg_file[25][22]
.sym 137779 reg_file[29][22]
.sym 137780 instr[22]
.sym 137781 instr[20]
.sym 137782 reg_file[24][22]
.sym 137783 reg_file[28][22]
.sym 137784 instr[15]
.sym 137785 instr[17]
.sym 137786 reg_file[24][22]
.sym 137787 reg_file[28][22]
.sym 137788 instr[20]
.sym 137789 instr[22]
.sym 137790 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 137794 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 137798 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 137802 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 137809 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 137810 reg_file[22][16]
.sym 137811 reg_file[18][16]
.sym 137812 instr[15]
.sym 137813 instr[17]
.sym 137814 reg_file[18][16]
.sym 137815 reg_file[22][16]
.sym 137816 instr[20]
.sym 137817 instr[22]
.sym 137822 $abc$36303$new_n2351_
.sym 137823 $abc$36303$new_n2352_
.sym 137824 instr[16]
.sym 137825 instr[19]
.sym 137826 $abc$36303$new_n3616_
.sym 137827 $abc$36303$new_n3610_
.sym 137828 $abc$36303$new_n3622_
.sym 137829 instr[23]
.sym 137834 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 137838 instr[21]
.sym 137839 $abc$36303$new_n3614_
.sym 137840 $abc$36303$new_n3615_
.sym 137841 $abc$36303$new_n3611_
.sym 137842 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 137846 reg_file[24][16]
.sym 137847 reg_file[28][16]
.sym 137848 instr[15]
.sym 137849 $abc$36303$new_n5085_
.sym 137850 reg_file[25][16]
.sym 137851 reg_file[29][16]
.sym 137852 instr[22]
.sym 137853 instr[20]
.sym 137854 reg_file[24][16]
.sym 137855 reg_file[28][16]
.sym 137856 instr[20]
.sym 137857 instr[22]
.sym 137858 reg_file[25][16]
.sym 137859 reg_file[29][16]
.sym 137860 instr[15]
.sym 137861 instr[17]
.sym 137862 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 137866 reg_file[12][23]
.sym 137867 reg_file[8][23]
.sym 137868 instr[15]
.sym 137869 instr[17]
.sym 137870 reg_file[13][23]
.sym 137871 reg_file[9][23]
.sym 137872 instr[17]
.sym 137873 instr[15]
.sym 137874 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 137878 $abc$36303$new_n3613_
.sym 137879 $abc$36303$new_n3612_
.sym 137880 instr[21]
.sym 137881 instr[24]
.sym 137882 reg_file[26][16]
.sym 137883 reg_file[30][16]
.sym 137884 instr[20]
.sym 137885 instr[22]
.sym 137886 $abc$36303$new_n2382_
.sym 137887 $abc$36303$new_n2383_
.sym 137888 instr[16]
.sym 137889 instr[19]
.sym 137890 reg_file[8][23]
.sym 137891 reg_file[12][23]
.sym 137892 instr[20]
.sym 137893 instr[22]
.sym 137894 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 137898 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 137902 $abc$36303$new_n3879_
.sym 137903 $abc$36303$new_n3880_
.sym 137904 instr[21]
.sym 137905 instr[24]
.sym 137906 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 137914 $abc$36303$new_n2384_
.sym 137915 $abc$36303$new_n2385_
.sym 137916 instr[16]
.sym 137917 $abc$36303$new_n2381_
.sym 137918 reg_file[14][23]
.sym 137919 reg_file[10][23]
.sym 137920 instr[15]
.sym 137921 instr[17]
.sym 137922 reg_file[9][23]
.sym 137923 reg_file[13][23]
.sym 137924 instr[22]
.sym 137925 instr[20]
.sym 137926 $abc$36303$new_n3870_
.sym 137927 $abc$36303$new_n3871_
.sym 137928 instr[21]
.sym 137930 reg_file[6][23]
.sym 137931 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 137932 instr[20]
.sym 137933 instr[22]
.sym 137934 reg_file[15][23]
.sym 137935 reg_file[11][23]
.sym 137936 instr[17]
.sym 137937 instr[15]
.sym 137938 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 137942 reg_file[10][23]
.sym 137943 reg_file[14][23]
.sym 137944 instr[20]
.sym 137945 instr[22]
.sym 137946 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 137950 reg_file[6][23]
.sym 137951 $abc$36303$auto$ice40_ffinit.cc:141:execute$36265
.sym 137952 instr[15]
.sym 137953 instr[17]
.sym 137954 reg_file[11][23]
.sym 137955 reg_file[15][23]
.sym 137956 instr[22]
.sym 137957 instr[20]
.sym 137958 reg_file[11][31]
.sym 137959 reg_file[15][31]
.sym 137960 instr[22]
.sym 137961 instr[20]
.sym 137962 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 137966 reg_file[7][23]
.sym 137967 reg_file[3][23]
.sym 137968 instr[17]
.sym 137969 instr[15]
.sym 137970 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 137974 $abc$36303$new_n2394_
.sym 137975 $abc$36303$new_n2395_
.sym 137976 instr[16]
.sym 137978 $abc$36303$new_n3892_
.sym 137979 $abc$36303$new_n3893_
.sym 137980 instr[21]
.sym 137981 $abc$36303$new_n3889_
.sym 137982 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 137986 reg_file[3][23]
.sym 137987 reg_file[7][23]
.sym 137988 instr[22]
.sym 137989 instr[20]
.sym 137990 reg_file[14][31]
.sym 137991 reg_file[10][31]
.sym 137992 instr[15]
.sym 137993 instr[17]
.sym 137994 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 137998 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 138002 $abc$36303$new_n4273_
.sym 138003 $abc$36303$new_n4274_
.sym 138004 instr[21]
.sym 138006 $abc$36303$new_n4272_
.sym 138007 $abc$36303$new_n4275_
.sym 138008 $abc$36303$new_n4266_
.sym 138009 $abc$36303$new_n4269_
.sym 138010 $abc$36303$new_n4276_
.sym 138011 $abc$36303$new_n4277_
.sym 138012 instr[21]
.sym 138013 instr[24]
.sym 138014 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 138018 reg_file[10][31]
.sym 138019 reg_file[14][31]
.sym 138020 instr[20]
.sym 138021 instr[22]
.sym 138022 reg_file[22][31]
.sym 138023 reg_file[23][31]
.sym 138024 instr[22]
.sym 138025 instr[20]
.sym 138026 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 138027 $abc$36303$new_n4244_
.sym 138028 $abc$36303$new_n4239_
.sym 138029 $abc$36303$new_n4235_
.sym 138030 $abc$36303$new_n5318_
.sym 138031 $abc$36303$new_n5212_
.sym 138032 instr[21]
.sym 138033 instr[24]
.sym 138034 reg_file[18][31]
.sym 138035 reg_file[19][31]
.sym 138036 instr[22]
.sym 138037 $abc$36303$new_n5211_
.sym 138038 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 138042 $abc$36303$new_n2139_
.sym 138043 $abc$36303$new_n2140_
.sym 138044 instr[16]
.sym 138046 reg_file[23][31]
.sym 138047 reg_file[19][31]
.sym 138048 instr[17]
.sym 138049 instr[15]
.sym 138050 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 138054 reg_file[20][31]
.sym 138055 reg_file[21][31]
.sym 138056 instr[22]
.sym 138057 instr[20]
.sym 138058 i_reset$SB_IO_IN
.sym 138059 i_wb_stb$SB_IO_IN
.sym 138060 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 138061 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 138062 reg_file[21][31]
.sym 138063 reg_file[17][31]
.sym 138064 instr[17]
.sym 138065 instr[15]
.sym 138066 reg_file[17][31]
.sym 138067 reg_file[16][31]
.sym 138068 instr[22]
.sym 138069 $abc$36303$new_n5317_
.sym 138070 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 138071 $abc$36303$new_n4246_
.sym 138074 $abc$36303$new_n2142_
.sym 138075 $abc$36303$new_n2143_
.sym 138076 instr[16]
.sym 138077 instr[19]
.sym 138078 reg_file[20][31]
.sym 138079 reg_file[16][31]
.sym 138080 instr[15]
.sym 138081 instr[17]
.sym 138082 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 138086 reg_file[27][29]
.sym 138087 reg_file[31][29]
.sym 138088 instr[22]
.sym 138089 instr[20]
.sym 138090 $2\o_wb_we[0:0]
.sym 138091 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 138094 $2\o_wb_we[0:0]
.sym 138095 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 138098 reg_file[27][29]
.sym 138099 reg_file[31][29]
.sym 138100 instr[15]
.sym 138101 instr[17]
.sym 138102 i_wb_stb$SB_IO_IN
.sym 138103 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 138104 $2\o_wb_ack[0:0]
.sym 138106 $2\o_wb_ack[0:0]
.sym 138110 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 138111 $abc$36303$new_n4240_
.sym 138112 $abc$36303$procmux$1665_Y[2]_new_
.sym 138113 $2\o_wb_ack[0:0]
.sym 138114 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15632[0]_new_inv_
.sym 138115 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 138116 $abc$36303$auto$dff2dffe.cc:175:make_patterns_logic$15976
.sym 138118 $abc$36303$new_n4089_
.sym 138119 $abc$36303$new_n4090_
.sym 138120 instr[21]
.sym 138121 instr[24]
.sym 138122 r_state[0]
.sym 138123 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 138124 $abc$36303$new_n3035_
.sym 138125 r_state[1]
.sym 138126 reg_file[8][29]
.sym 138127 reg_file[12][29]
.sym 138128 instr[20]
.sym 138129 instr[22]
.sym 138130 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 138134 reg_file[12][29]
.sym 138135 reg_file[8][29]
.sym 138136 instr[15]
.sym 138137 instr[17]
.sym 138138 r_state[0]
.sym 138139 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 138140 $abc$36303$new_n3035_
.sym 138141 r_state[1]
.sym 138142 $abc$36303$new_n2078_
.sym 138143 $abc$36303$new_n2079_
.sym 138144 instr[16]
.sym 138145 instr[19]
.sym 138146 $abc$36303$new_n3035_
.sym 138147 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4001[1]_new_inv_
.sym 138148 r_state[0]
.sym 138149 r_state[1]
.sym 138150 reg_file[9][29]
.sym 138151 reg_file[13][29]
.sym 138152 instr[22]
.sym 138153 instr[20]
.sym 138154 reg_file[13][29]
.sym 138155 reg_file[9][29]
.sym 138156 instr[17]
.sym 138157 instr[15]
.sym 138178 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 138202 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 138238 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 138262 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138278 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138282 reg_file[15][7]
.sym 138283 reg_file[11][7]
.sym 138284 instr[17]
.sym 138285 instr[15]
.sym 138286 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 138294 reg_file[10][7]
.sym 138295 reg_file[14][7]
.sym 138296 instr[20]
.sym 138297 instr[22]
.sym 138298 reg_file[11][7]
.sym 138299 reg_file[15][7]
.sym 138300 instr[22]
.sym 138301 instr[20]
.sym 138302 reg_file[14][7]
.sym 138303 reg_file[10][7]
.sym 138304 instr[15]
.sym 138305 instr[17]
.sym 138306 $abc$36303$new_n2557_
.sym 138307 $abc$36303$new_n2558_
.sym 138308 instr[16]
.sym 138310 $abc$36303$new_n2562_
.sym 138311 $abc$36303$new_n2565_
.sym 138312 $abc$36303$new_n2556_
.sym 138313 $abc$36303$new_n2559_
.sym 138314 $abc$36303$new_n3270_
.sym 138315 $abc$36303$new_n3271_
.sym 138316 instr[21]
.sym 138317 instr[24]
.sym 138318 $abc$36303$new_n3272_
.sym 138319 $abc$36303$new_n3273_
.sym 138320 instr[21]
.sym 138321 $abc$36303$new_n3269_
.sym 138322 reg_file[13][7]
.sym 138323 reg_file[9][7]
.sym 138324 instr[17]
.sym 138325 instr[15]
.sym 138326 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 138330 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138334 reg_file[9][7]
.sym 138335 reg_file[13][7]
.sym 138336 instr[22]
.sym 138337 instr[20]
.sym 138338 $abc$36303$new_n3265_
.sym 138339 $abc$36303$new_n3264_
.sym 138340 instr[21]
.sym 138341 instr[24]
.sym 138342 $abc$36303$new_n2567_
.sym 138343 $abc$36303$new_n2566_
.sym 138344 instr[16]
.sym 138345 instr[19]
.sym 138346 reg_file[27][7]
.sym 138347 reg_file[31][7]
.sym 138348 instr[22]
.sym 138349 instr[20]
.sym 138350 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138354 reg_file[27][7]
.sym 138355 reg_file[31][7]
.sym 138356 instr[17]
.sym 138357 instr[15]
.sym 138362 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 138370 $abc$36303$new_n3268_
.sym 138371 $abc$36303$new_n3262_
.sym 138372 $abc$36303$new_n3274_
.sym 138373 instr[23]
.sym 138374 $abc$36303$new_n4559_
.sym 138375 branch_instr_offset[2]
.sym 138376 branch_instr_offset[3]
.sym 138377 branch_instr_offset[4]
.sym 138378 reg_file[27][2]
.sym 138379 reg_file[31][2]
.sym 138380 instr[17]
.sym 138381 instr[15]
.sym 138382 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138386 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 138390 reg_file[27][2]
.sym 138391 reg_file[31][2]
.sym 138392 instr[22]
.sym 138393 instr[20]
.sym 138394 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 138395 $abc$36303$auto$rtlil.cc:1832:Not$1994[2]_new_inv_
.sym 138396 $abc$36303$new_n4797_
.sym 138398 $abc$36303$new_n3281_
.sym 138399 $abc$36303$new_n3284_
.sym 138400 $abc$36303$new_n3275_
.sym 138401 $abc$36303$new_n3278_
.sym 138402 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 138406 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 138410 reg_file[9][2]
.sym 138411 reg_file[13][2]
.sym 138412 instr[22]
.sym 138413 instr[20]
.sym 138414 reg_file[13][2]
.sym 138415 reg_file[9][2]
.sym 138416 instr[17]
.sym 138417 instr[15]
.sym 138418 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138426 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 138430 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 138434 branch_instr_offset[2]
.sym 138435 $abc$36303$new_n4556_
.sym 138436 branch_instr_offset[3]
.sym 138437 branch_instr_offset[4]
.sym 138438 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 138442 reg_file[20][7]
.sym 138443 reg_file[16][7]
.sym 138444 instr[15]
.sym 138445 instr[17]
.sym 138446 reg_file[16][7]
.sym 138447 reg_file[20][7]
.sym 138448 instr[20]
.sym 138449 instr[22]
.sym 138450 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138454 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 138458 $abc$36303$new_n3279_
.sym 138459 $abc$36303$new_n3280_
.sym 138460 instr[21]
.sym 138461 instr[24]
.sym 138462 reg_file[21][7]
.sym 138463 reg_file[17][7]
.sym 138464 instr[17]
.sym 138465 instr[15]
.sym 138466 reg_file[17][7]
.sym 138467 reg_file[21][7]
.sym 138468 instr[22]
.sym 138469 instr[20]
.sym 138470 branch_instr_offset[2]
.sym 138471 $abc$36303$new_n4559_
.sym 138472 branch_instr_offset[3]
.sym 138473 branch_instr_offset[4]
.sym 138474 branch_instr_offset[2]
.sym 138475 branch_instr_offset[4]
.sym 138476 branch_instr_offset[3]
.sym 138477 $abc$36303$new_n4559_
.sym 138478 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 138482 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 138486 branch_instr_offset[3]
.sym 138487 branch_instr_offset[2]
.sym 138488 $abc$36303$new_n4556_
.sym 138489 branch_instr_offset[4]
.sym 138490 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 138494 branch_instr_offset[3]
.sym 138495 branch_instr_offset[4]
.sym 138496 $abc$36303$new_n4559_
.sym 138497 branch_instr_offset[2]
.sym 138498 $abc$36303$new_n2551_
.sym 138499 $abc$36303$new_n2552_
.sym 138500 instr[16]
.sym 138501 instr[19]
.sym 138502 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 138506 reg_file[24][11]
.sym 138507 reg_file[28][11]
.sym 138508 instr[15]
.sym 138509 $abc$36303$new_n5059_
.sym 138510 reg_file[24][11]
.sym 138511 reg_file[28][11]
.sym 138512 instr[20]
.sym 138513 instr[22]
.sym 138514 branch_instr_offset[2]
.sym 138515 branch_instr_offset[3]
.sym 138516 branch_instr_offset[4]
.sym 138517 $abc$36303$new_n4556_
.sym 138518 branch_instr_offset[3]
.sym 138519 branch_instr_offset[4]
.sym 138520 $abc$36303$new_n4556_
.sym 138521 branch_instr_offset[2]
.sym 138522 reg_file[9][11]
.sym 138523 reg_file[13][11]
.sym 138524 instr[22]
.sym 138525 instr[20]
.sym 138526 reg_file[13][11]
.sym 138527 reg_file[9][11]
.sym 138528 instr[17]
.sym 138529 instr[15]
.sym 138530 $abc$36303$new_n5060_
.sym 138531 $abc$36303$new_n5056_
.sym 138532 instr[16]
.sym 138533 instr[19]
.sym 138534 reg_file[6][11]
.sym 138535 $abc$36303$auto$ice40_ffinit.cc:141:execute$36221
.sym 138536 instr[15]
.sym 138537 instr[17]
.sym 138538 reg_file[10][11]
.sym 138539 reg_file[14][11]
.sym 138540 instr[20]
.sym 138541 instr[22]
.sym 138542 reg_file[14][11]
.sym 138543 reg_file[10][11]
.sym 138544 instr[15]
.sym 138545 instr[17]
.sym 138546 $abc$36303$new_n3405_
.sym 138547 $abc$36303$new_n3406_
.sym 138548 instr[21]
.sym 138549 instr[24]
.sym 138550 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 138554 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 138558 reg_file[15][11]
.sym 138559 reg_file[11][11]
.sym 138560 instr[17]
.sym 138561 instr[15]
.sym 138562 reg_file[11][11]
.sym 138563 reg_file[15][11]
.sym 138564 instr[22]
.sym 138565 instr[20]
.sym 138566 reg_file[3][11]
.sym 138567 reg_file[7][11]
.sym 138568 instr[22]
.sym 138569 instr[20]
.sym 138570 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 138574 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 138578 $abc$36303$new_n2664_
.sym 138579 $abc$36303$new_n2665_
.sym 138580 instr[16]
.sym 138581 $abc$36303$new_n2661_
.sym 138582 $abc$36303$new_n3418_
.sym 138583 $abc$36303$new_n3419_
.sym 138584 instr[21]
.sym 138585 $abc$36303$new_n3415_
.sym 138586 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 138590 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 138594 reg_file[7][11]
.sym 138595 reg_file[3][11]
.sym 138596 instr[17]
.sym 138597 instr[15]
.sym 138598 reg_file[0][11]
.sym 138599 reg_file[4][11]
.sym 138600 instr[20]
.sym 138601 instr[22]
.sym 138602 $abc$36303$new_n2660_
.sym 138603 $abc$36303$new_n5057_
.sym 138604 $abc$36303$new_n2666_
.sym 138605 instr[18]
.sym 138606 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 138610 reg_file[4][11]
.sym 138611 reg_file[0][11]
.sym 138612 instr[15]
.sym 138613 instr[17]
.sym 138614 $abc$36303$new_n2677_
.sym 138615 $abc$36303$new_n2678_
.sym 138616 instr[16]
.sym 138617 instr[19]
.sym 138618 $abc$36303$new_n3414_
.sym 138619 $abc$36303$new_n5294_
.sym 138620 $abc$36303$new_n3394_
.sym 138621 instr[23]
.sym 138622 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 138626 $abc$36303$new_n2662_
.sym 138627 $abc$36303$new_n2663_
.sym 138628 instr[16]
.sym 138629 instr[19]
.sym 138630 reg_file[24][0]
.sym 138631 reg_file[28][0]
.sym 138632 instr[15]
.sym 138633 $abc$36303$new_n5113_
.sym 138634 reg_file[4][0]
.sym 138635 reg_file[0][0]
.sym 138636 instr[15]
.sym 138637 instr[17]
.sym 138638 $abc$36303$new_n3016_
.sym 138639 $abc$36303$new_n3017_
.sym 138640 instr[16]
.sym 138641 instr[19]
.sym 138642 reg_file[8][11]
.sym 138643 reg_file[12][11]
.sym 138644 instr[20]
.sym 138645 instr[22]
.sym 138646 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 138650 reg_file[24][0]
.sym 138651 reg_file[28][0]
.sym 138652 instr[20]
.sym 138653 instr[22]
.sym 138654 reg_file[12][11]
.sym 138655 reg_file[8][11]
.sym 138656 instr[15]
.sym 138657 instr[17]
.sym 138658 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 138662 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 138666 branch_instr_offset[3]
.sym 138667 branch_instr_offset[4]
.sym 138668 $abc$36303$new_n4563_
.sym 138669 branch_instr_offset[2]
.sym 138670 $abc$36303$new_n5114_
.sym 138671 $abc$36303$new_n5110_
.sym 138672 instr[16]
.sym 138673 instr[19]
.sym 138674 branch_instr_offset[2]
.sym 138675 branch_instr_offset[3]
.sym 138676 branch_instr_offset[4]
.sym 138677 $abc$36303$new_n4563_
.sym 138678 $abc$36303$new_n4563_
.sym 138679 branch_instr_offset[2]
.sym 138680 branch_instr_offset[3]
.sym 138681 branch_instr_offset[4]
.sym 138682 branch_instr_offset[4]
.sym 138683 branch_instr_offset[2]
.sym 138684 branch_instr_offset[3]
.sym 138685 $abc$36303$new_n4563_
.sym 138686 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 138690 $abc$36303$new_n2999_
.sym 138691 $abc$36303$new_n5111_
.sym 138692 $abc$36303$new_n3005_
.sym 138693 instr[18]
.sym 138694 reg_file[21][0]
.sym 138695 reg_file[17][0]
.sym 138696 instr[17]
.sym 138697 instr[15]
.sym 138698 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 138702 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 138706 $abc$36303$new_n3013_
.sym 138707 $abc$36303$new_n3014_
.sym 138708 instr[16]
.sym 138710 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 138714 reg_file[6][0]
.sym 138715 reg_file[2][0]
.sym 138716 instr[15]
.sym 138717 instr[17]
.sym 138718 $abc$36303$new_n3012_
.sym 138719 $abc$36303$new_n3015_
.sym 138720 $abc$36303$new_n3006_
.sym 138721 $abc$36303$new_n3009_
.sym 138722 $abc$36303$new_n3010_
.sym 138723 $abc$36303$new_n3011_
.sym 138724 instr[16]
.sym 138725 instr[19]
.sym 138726 reg_file[13][0]
.sym 138727 reg_file[9][0]
.sym 138728 instr[17]
.sym 138729 instr[15]
.sym 138730 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 138734 reg_file[9][0]
.sym 138735 reg_file[13][0]
.sym 138736 instr[22]
.sym 138737 instr[20]
.sym 138738 reg_file[20][0]
.sym 138739 reg_file[16][0]
.sym 138740 instr[15]
.sym 138741 instr[17]
.sym 138742 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 138746 reg_file[17][0]
.sym 138747 reg_file[21][0]
.sym 138748 instr[22]
.sym 138749 instr[20]
.sym 138750 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 138754 reg_file[2][0]
.sym 138755 reg_file[6][0]
.sym 138756 instr[20]
.sym 138757 instr[22]
.sym 138758 reg_file[16][0]
.sym 138759 reg_file[20][0]
.sym 138760 instr[20]
.sym 138761 instr[22]
.sym 138762 reg_file[19][22]
.sym 138763 reg_file[23][22]
.sym 138764 instr[22]
.sym 138765 instr[20]
.sym 138766 $abc$36303$new_n2037_
.sym 138767 $abc$36303$new_n2038_
.sym 138768 instr[21]
.sym 138769 instr[24]
.sym 138770 reg_file[19][22]
.sym 138771 reg_file[23][22]
.sym 138772 instr[15]
.sym 138773 instr[17]
.sym 138774 $abc$36303$new_n3839_
.sym 138775 $abc$36303$new_n3838_
.sym 138776 instr[21]
.sym 138777 instr[24]
.sym 138778 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 138782 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 138786 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 138790 reg_file[4][22]
.sym 138791 reg_file[0][22]
.sym 138792 instr[15]
.sym 138793 instr[17]
.sym 138794 $abc$36303$new_n2361_
.sym 138795 $abc$36303$new_n2362_
.sym 138796 instr[16]
.sym 138797 instr[19]
.sym 138798 $abc$36303$new_n3832_
.sym 138799 $abc$36303$new_n3833_
.sym 138800 instr[21]
.sym 138801 instr[24]
.sym 138802 reg_file[18][22]
.sym 138803 reg_file[22][22]
.sym 138804 instr[15]
.sym 138805 $abc$36303$new_n5004_
.sym 138806 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 138810 reg_file[18][22]
.sym 138811 reg_file[22][22]
.sym 138812 instr[20]
.sym 138813 instr[22]
.sym 138814 reg_file[1][22]
.sym 138815 reg_file[5][22]
.sym 138816 instr[22]
.sym 138817 instr[20]
.sym 138818 reg_file[0][22]
.sym 138819 reg_file[4][22]
.sym 138820 instr[20]
.sym 138821 instr[22]
.sym 138822 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 138826 $abc$36303$new_n2353_
.sym 138827 $abc$36303$new_n2356_
.sym 138828 $abc$36303$new_n2347_
.sym 138829 $abc$36303$new_n2350_
.sym 138830 $abc$36303$new_n3834_
.sym 138831 $abc$36303$new_n3837_
.sym 138832 $abc$36303$new_n3828_
.sym 138833 $abc$36303$new_n3831_
.sym 138834 $abc$36303$new_n5005_
.sym 138835 $abc$36303$new_n5259_
.sym 138836 instr[16]
.sym 138837 instr[19]
.sym 138838 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 138842 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 138846 reg_file[15][22]
.sym 138847 reg_file[11][22]
.sym 138848 instr[17]
.sym 138849 instr[15]
.sym 138850 reg_file[11][22]
.sym 138851 reg_file[15][22]
.sym 138852 instr[22]
.sym 138853 instr[20]
.sym 138854 reg_file[10][22]
.sym 138855 reg_file[14][22]
.sym 138856 instr[20]
.sym 138857 instr[22]
.sym 138861 instr[16]
.sym 138862 $abc$36303$new_n3840_
.sym 138863 $abc$36303$new_n3846_
.sym 138864 $abc$36303$new_n3827_
.sym 138865 instr[23]
.sym 138866 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 138870 $abc$36303$new_n2354_
.sym 138871 $abc$36303$new_n2355_
.sym 138872 instr[16]
.sym 138874 $abc$36303$new_n3850_
.sym 138875 $abc$36303$new_n3851_
.sym 138876 instr[21]
.sym 138877 $abc$36303$new_n3847_
.sym 138878 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 138882 reg_file[14][22]
.sym 138883 reg_file[10][22]
.sym 138884 instr[15]
.sym 138885 instr[17]
.sym 138886 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 138890 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 138894 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 138898 reg_file[12][22]
.sym 138899 reg_file[8][22]
.sym 138900 instr[15]
.sym 138901 instr[17]
.sym 138902 $abc$36303$new_n2357_
.sym 138903 $abc$36303$new_n2358_
.sym 138904 instr[16]
.sym 138905 instr[19]
.sym 138906 reg_file[8][22]
.sym 138907 reg_file[12][22]
.sym 138908 instr[20]
.sym 138909 instr[22]
.sym 138910 $abc$36303$new_n3848_
.sym 138911 $abc$36303$new_n3849_
.sym 138912 instr[21]
.sym 138913 instr[24]
.sym 138914 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 138918 reg_file[25][20]
.sym 138919 reg_file[29][20]
.sym 138920 instr[15]
.sym 138921 instr[17]
.sym 138922 reg_file[0][20]
.sym 138923 reg_file[4][20]
.sym 138924 instr[22]
.sym 138926 reg_file[1][20]
.sym 138927 reg_file[5][20]
.sym 138928 instr[22]
.sym 138930 $abc$36303$new_n3763_
.sym 138931 $abc$36303$new_n3762_
.sym 138932 instr[23]
.sym 138933 instr[20]
.sym 138934 reg_file[5][20]
.sym 138935 reg_file[1][20]
.sym 138936 instr[17]
.sym 138937 instr[15]
.sym 138938 reg_file[25][20]
.sym 138939 reg_file[29][20]
.sym 138940 instr[22]
.sym 138941 instr[20]
.sym 138942 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 138946 $abc$36303$new_n3756_
.sym 138947 $abc$36303$new_n3757_
.sym 138948 instr[23]
.sym 138950 reg_file[24][20]
.sym 138951 reg_file[28][20]
.sym 138952 instr[20]
.sym 138953 instr[22]
.sym 138954 reg_file[24][20]
.sym 138955 reg_file[28][20]
.sym 138956 instr[15]
.sym 138957 $abc$36303$new_n4998_
.sym 138958 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 138966 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 138978 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 138982 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 138986 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 138990 reg_file[9][31]
.sym 138991 reg_file[13][31]
.sym 138992 instr[22]
.sym 138993 instr[20]
.sym 138994 reg_file[15][31]
.sym 138995 reg_file[11][31]
.sym 138996 instr[17]
.sym 138997 instr[15]
.sym 138998 reg_file[13][31]
.sym 138999 reg_file[9][31]
.sym 139000 instr[17]
.sym 139001 instr[15]
.sym 139002 reg_file[12][31]
.sym 139003 reg_file[8][31]
.sym 139004 instr[15]
.sym 139005 instr[17]
.sym 139006 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 139010 reg_file[8][31]
.sym 139011 reg_file[12][31]
.sym 139012 instr[20]
.sym 139013 instr[22]
.sym 139014 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 139018 $abc$36303$new_n5240_
.sym 139019 $abc$36303$new_n5241_
.sym 139020 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139021 $abc$36303$new_n4827_
.sym 139022 $abc$36303$new_n2133_
.sym 139023 $abc$36303$new_n2134_
.sym 139024 instr[16]
.sym 139025 instr[19]
.sym 139026 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 139030 reg_file[27][31]
.sym 139031 reg_file[31][31]
.sym 139032 instr[22]
.sym 139033 instr[20]
.sym 139034 $abc$36303$new_n2135_
.sym 139035 $abc$36303$new_n2136_
.sym 139036 instr[16]
.sym 139037 $abc$36303$new_n2132_
.sym 139038 reg_file[27][31]
.sym 139039 reg_file[31][31]
.sym 139040 instr[15]
.sym 139041 instr[17]
.sym 139042 $abc$36303$new_n2131_
.sym 139043 $abc$36303$new_n4976_
.sym 139044 $abc$36303$new_n2137_
.sym 139045 instr[18]
.sym 139046 $abc$36303$new_n4271_
.sym 139047 $abc$36303$new_n4270_
.sym 139048 instr[21]
.sym 139049 instr[24]
.sym 139050 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 139054 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 139058 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 139062 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 139063 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 139070 $abc$36303$new_n4318_
.sym 139071 $abc$36303$procmux$1665_Y[2]_new_
.sym 139072 $abc$36303$new_n4322_
.sym 139073 i_reset$SB_IO_IN
.sym 139074 $abc$36303$new_n5322_
.sym 139075 $abc$36303$new_n5319_
.sym 139076 $abc$36303$new_n4265_
.sym 139077 instr[23]
.sym 139078 $abc$36303$new_n2144_
.sym 139079 $abc$36303$new_n2147_
.sym 139080 $abc$36303$new_n2138_
.sym 139081 $abc$36303$new_n2141_
.sym 139082 $abc$36303$new_n2148_
.sym 139083 $abc$36303$new_n2149_
.sym 139084 instr[16]
.sym 139085 instr[19]
.sym 139089 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 139090 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 139094 reg_file[5][31]
.sym 139095 reg_file[1][31]
.sym 139096 instr[17]
.sym 139097 instr[15]
.sym 139098 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 139102 reg_file[5][31]
.sym 139103 reg_file[1][31]
.sym 139104 instr[21]
.sym 139105 $abc$36303$new_n5320_
.sym 139106 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 139110 reg_file[30][29]
.sym 139111 reg_file[26][29]
.sym 139112 instr[15]
.sym 139113 $abc$36303$new_n4964_
.sym 139114 reg_file[10][29]
.sym 139115 reg_file[14][29]
.sym 139116 instr[20]
.sym 139117 instr[22]
.sym 139118 $abc$36303$new_n4080_
.sym 139119 $abc$36303$new_n4081_
.sym 139120 instr[21]
.sym 139122 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 139126 reg_file[26][29]
.sym 139127 reg_file[30][29]
.sym 139128 instr[20]
.sym 139129 instr[22]
.sym 139130 reg_file[14][29]
.sym 139131 reg_file[10][29]
.sym 139132 instr[15]
.sym 139133 instr[17]
.sym 139134 $abc$36303$new_n4087_
.sym 139135 $abc$36303$new_n4086_
.sym 139136 instr[21]
.sym 139137 instr[24]
.sym 139138 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 139142 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 139146 reg_file[11][29]
.sym 139147 reg_file[15][29]
.sym 139148 instr[22]
.sym 139149 instr[20]
.sym 139150 $abc$36303$new_n4082_
.sym 139151 $abc$36303$new_n4085_
.sym 139152 $abc$36303$new_n4079_
.sym 139153 $abc$36303$new_n4088_
.sym 139154 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 139158 $abc$36303$new_n2076_
.sym 139159 $abc$36303$new_n4966_
.sym 139160 $abc$36303$new_n2082_
.sym 139161 instr[18]
.sym 139162 $abc$36303$new_n2080_
.sym 139163 $abc$36303$new_n2081_
.sym 139164 instr[16]
.sym 139165 $abc$36303$new_n2077_
.sym 139166 $abc$36303$new_n4969_
.sym 139167 $abc$36303$new_n4965_
.sym 139168 instr[16]
.sym 139169 instr[19]
.sym 139170 reg_file[15][29]
.sym 139171 reg_file[11][29]
.sym 139172 instr[17]
.sym 139173 instr[15]
.sym 139174 reg_file[24][29]
.sym 139175 reg_file[28][29]
.sym 139176 instr[20]
.sym 139177 instr[22]
.sym 139178 $abc$36303$new_n2087_
.sym 139179 $abc$36303$new_n2088_
.sym 139180 instr[16]
.sym 139181 instr[19]
.sym 139182 $abc$36303$new_n2089_
.sym 139183 $abc$36303$new_n2092_
.sym 139184 $abc$36303$new_n2083_
.sym 139185 $abc$36303$new_n2086_
.sym 139189 instr[16]
.sym 139190 $abc$36303$new_n4083_
.sym 139191 $abc$36303$new_n4084_
.sym 139192 instr[21]
.sym 139194 reg_file[20][29]
.sym 139195 reg_file[16][29]
.sym 139196 instr[15]
.sym 139197 instr[17]
.sym 139198 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 139202 reg_file[24][29]
.sym 139203 reg_file[28][29]
.sym 139204 instr[15]
.sym 139205 $abc$36303$new_n4968_
.sym 139218 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 139250 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 139274 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 139286 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 139302 reg_file[25][7]
.sym 139303 reg_file[29][7]
.sym 139304 instr[17]
.sym 139305 instr[15]
.sym 139306 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 139314 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 139318 reg_file[25][7]
.sym 139319 reg_file[29][7]
.sym 139320 instr[22]
.sym 139321 instr[20]
.sym 139330 $abc$36303$new_n2563_
.sym 139331 $abc$36303$new_n2564_
.sym 139332 instr[16]
.sym 139334 instr[21]
.sym 139335 $abc$36303$new_n3266_
.sym 139336 $abc$36303$new_n3267_
.sym 139337 $abc$36303$new_n3263_
.sym 139338 reg_file[1][7]
.sym 139339 reg_file[5][7]
.sym 139340 instr[15]
.sym 139341 instr[17]
.sym 139342 reg_file[24][7]
.sym 139343 reg_file[28][7]
.sym 139344 instr[15]
.sym 139345 instr[17]
.sym 139346 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 139347 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139348 $abc$36303$new_n3292_
.sym 139350 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139351 $abc$36303$auto$rtlil.cc:1832:Not$1994[7]_new_
.sym 139352 $abc$36303$new_n3292_
.sym 139354 reg_file[1][7]
.sym 139355 reg_file[5][7]
.sym 139356 instr[22]
.sym 139357 instr[20]
.sym 139358 reg_file[24][7]
.sym 139359 reg_file[28][7]
.sym 139360 instr[20]
.sym 139361 instr[22]
.sym 139366 $abc$36303$auto$ice40_ffinit.cc:141:execute$36209
.sym 139367 reg_file[6][7]
.sym 139368 instr[15]
.sym 139369 $abc$36303$new_n5264_
.sym 139370 $abc$36303$new_n3285_
.sym 139371 $abc$36303$new_n3286_
.sym 139372 instr[21]
.sym 139373 instr[24]
.sym 139374 reg_file[6][7]
.sym 139375 $abc$36303$auto$ice40_ffinit.cc:141:execute$36209
.sym 139376 instr[20]
.sym 139377 instr[22]
.sym 139378 reg_file[0][7]
.sym 139379 reg_file[4][7]
.sym 139380 instr[15]
.sym 139381 $abc$36303$new_n5033_
.sym 139382 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 139383 branch_instr_offset[11]
.sym 139384 branch_instr_offset[1]
.sym 139386 $abc$36303$new_n5034_
.sym 139387 $abc$36303$new_n5265_
.sym 139388 instr[19]
.sym 139389 instr[16]
.sym 139390 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 139394 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 139398 reg_file[3][7]
.sym 139399 reg_file[7][7]
.sym 139400 instr[15]
.sym 139401 instr[17]
.sym 139402 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 139403 i_wb_data[1]$SB_IO_IN
.sym 139404 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 139405 pc[1]
.sym 139406 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 139410 $abc$36303$new_n3682_
.sym 139411 $abc$36303$new_n3646_
.sym 139412 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139413 $abc$36303$new_n3683_
.sym 139414 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 139415 branch_instr_offset[11]
.sym 139416 branch_instr_offset[1]
.sym 139418 $abc$36303$new_n3282_
.sym 139419 $abc$36303$new_n3283_
.sym 139420 instr[21]
.sym 139422 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 139426 reg_file[0][7]
.sym 139427 reg_file[4][7]
.sym 139428 instr[20]
.sym 139429 instr[22]
.sym 139430 pc[11]
.sym 139431 branch_instr_offset[11]
.sym 139434 branch_instr_offset[12]
.sym 139435 pc[14]
.sym 139438 branch_instr_offset[12]
.sym 139439 pc[13]
.sym 139442 reg_file[3][7]
.sym 139443 reg_file[7][7]
.sym 139444 instr[22]
.sym 139445 instr[20]
.sym 139446 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 139450 branch_instr_offset[12]
.sym 139451 pc[16]
.sym 139454 branch_instr_offset[12]
.sym 139455 pc[15]
.sym 139458 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 139462 branch_instr_offset[12]
.sym 139463 pc[13]
.sym 139466 reg_file[18][7]
.sym 139467 reg_file[22][7]
.sym 139468 instr[20]
.sym 139469 instr[22]
.sym 139470 $abc$36303$new_n3276_
.sym 139471 $abc$36303$new_n3277_
.sym 139472 instr[21]
.sym 139474 reg_file[22][7]
.sym 139475 reg_file[18][7]
.sym 139476 instr[15]
.sym 139477 instr[17]
.sym 139478 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 139482 branch_instr_offset[12]
.sym 139483 pc[12]
.sym 139486 branch_instr_offset[12]
.sym 139487 pc[15]
.sym 139490 branch_instr_offset[12]
.sym 139491 pc[12]
.sym 139494 reg_file[23][7]
.sym 139495 reg_file[19][7]
.sym 139496 instr[17]
.sym 139497 instr[15]
.sym 139498 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 139502 $abc$36303$new_n2553_
.sym 139503 $abc$36303$new_n2554_
.sym 139504 instr[16]
.sym 139505 $abc$36303$new_n2550_
.sym 139506 $abc$36303$new_n2549_
.sym 139507 $abc$36303$new_n5266_
.sym 139508 $abc$36303$new_n2555_
.sym 139509 instr[18]
.sym 139510 reg_file[19][7]
.sym 139511 reg_file[23][7]
.sym 139512 instr[22]
.sym 139513 instr[20]
.sym 139514 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 139518 branch_instr_offset[12]
.sym 139519 pc[19]
.sym 139522 instr[16]
.sym 139523 pc[16]
.sym 139526 branch_instr_offset[12]
.sym 139527 pc[23]
.sym 139530 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 139531 $abc$36303$new_n3380_
.sym 139532 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139533 $abc$36303$new_n3422_
.sym 139534 $abc$36303$new_n4021_
.sym 139535 $abc$36303$new_n3984_
.sym 139536 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139537 $abc$36303$new_n4022_
.sym 139538 pc[11]
.sym 139542 pc[19]
.sym 139543 instr[19]
.sym 139546 branch_instr_offset[12]
.sym 139547 pc[22]
.sym 139550 branch_instr_offset[12]
.sym 139551 pc[23]
.sym 139554 branch_instr_offset[12]
.sym 139555 pc[22]
.sym 139558 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 139559 i_wb_data[11]$SB_IO_IN
.sym 139560 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 139561 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 139562 branch_instr_offset[12]
.sym 139563 pc[21]
.sym 139566 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 139570 reg_file[6][11]
.sym 139571 $abc$36303$auto$ice40_ffinit.cc:141:execute$36221
.sym 139572 instr[20]
.sym 139573 instr[22]
.sym 139574 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 139578 instr[23]
.sym 139579 pc[23]
.sym 139582 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 139586 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[11]_new_
.sym 139587 $abc$36303$new_n3380_
.sym 139588 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139589 $abc$36303$new_n3422_
.sym 139590 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 139591 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 139592 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 139594 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 139598 branch_instr_offset[12]
.sym 139599 pc[20]
.sym 139602 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 139603 branch_instr_offset[11]
.sym 139604 branch_instr_offset[1]
.sym 139606 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 139610 instr[20]
.sym 139611 pc[20]
.sym 139614 branch_instr_offset[12]
.sym 139615 pc[21]
.sym 139618 $abc$36303$new_n4772_
.sym 139619 $abc$36303$new_n5225_
.sym 139620 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139621 $abc$36303$new_n4784_
.sym 139622 reg_file[5][11]
.sym 139623 reg_file[1][11]
.sym 139624 instr[17]
.sym 139625 instr[15]
.sym 139626 $abc$36303$new_n3416_
.sym 139627 $abc$36303$new_n3417_
.sym 139628 instr[21]
.sym 139629 instr[24]
.sym 139630 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 139634 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 139635 branch_instr_offset[12]
.sym 139636 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 139637 $abc$36303$is_alu_imm_instr_new_
.sym 139638 reg_file[1][11]
.sym 139639 reg_file[5][11]
.sym 139640 instr[22]
.sym 139641 instr[20]
.sym 139642 reg_file[5][0]
.sym 139643 reg_file[1][0]
.sym 139644 instr[17]
.sym 139645 instr[15]
.sym 139646 reg_file[1][0]
.sym 139647 reg_file[5][0]
.sym 139648 instr[22]
.sym 139649 instr[20]
.sym 139650 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 139654 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 139658 reg_file[0][0]
.sym 139659 reg_file[4][0]
.sym 139660 instr[20]
.sym 139661 instr[22]
.sym 139662 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 139663 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 139664 branch_instr_offset[12]
.sym 139665 pc[11]
.sym 139666 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 139667 i_wb_data[0]$SB_IO_IN
.sym 139668 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 139669 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 139670 $abc$36303$new_n2031_
.sym 139671 $abc$36303$new_n2032_
.sym 139672 instr[21]
.sym 139673 instr[24]
.sym 139674 instr[22]
.sym 139675 pc[22]
.sym 139678 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 139679 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 139680 branch_instr_offset[12]
.sym 139681 pc[11]
.sym 139682 branch_instr_offset[12]
.sym 139683 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 139684 $abc$36303$is_alu_imm_instr_new_
.sym 139686 instr[20]
.sym 139687 pc[20]
.sym 139690 branch_instr_offset[12]
.sym 139691 pc[15]
.sym 139692 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 139693 pc[16]
.sym 139694 branch_instr_offset[8]
.sym 139695 pc[8]
.sym 139698 branch_instr_offset[10]
.sym 139699 pc[10]
.sym 139702 $abc$36303$new_n4520_
.sym 139703 $abc$36303$new_n4521_
.sym 139704 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 139705 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 139706 branch_instr_offset[10]
.sym 139707 pc[10]
.sym 139710 $abc$36303$new_n4523_
.sym 139711 $abc$36303$new_n4524_
.sym 139712 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 139713 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 139714 branch_instr_offset[8]
.sym 139715 pc[8]
.sym 139718 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 139719 branch_instr_offset[12]
.sym 139720 pc[15]
.sym 139721 pc[16]
.sym 139722 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11393_Y[0]_new_
.sym 139723 $abc$36303$new_n4756_
.sym 139724 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139725 $abc$36303$new_n4770_
.sym 139726 branch_instr_offset[2]
.sym 139727 $abc$36303$new_n4563_
.sym 139728 branch_instr_offset[3]
.sym 139729 branch_instr_offset[4]
.sym 139730 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 139734 branch_instr_offset[3]
.sym 139735 branch_instr_offset[2]
.sym 139736 $abc$36303$new_n4563_
.sym 139737 branch_instr_offset[4]
.sym 139738 branch_instr_offset[2]
.sym 139739 branch_instr_offset[4]
.sym 139740 branch_instr_offset[3]
.sym 139741 $abc$36303$new_n4563_
.sym 139742 branch_instr_offset[2]
.sym 139743 branch_instr_offset[3]
.sym 139744 $abc$36303$new_n4563_
.sym 139745 branch_instr_offset[4]
.sym 139746 instr[21]
.sym 139747 pc[21]
.sym 139750 $abc$36303$new_n3007_
.sym 139751 $abc$36303$new_n3008_
.sym 139752 instr[16]
.sym 139754 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 139758 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 139762 instr[21]
.sym 139763 pc[21]
.sym 139766 $abc$36303$new_n2028_
.sym 139767 $abc$36303$new_n2029_
.sym 139768 instr[21]
.sym 139770 reg_file[7][0]
.sym 139771 reg_file[3][0]
.sym 139772 instr[17]
.sym 139773 instr[15]
.sym 139774 reg_file[22][0]
.sym 139775 reg_file[18][0]
.sym 139776 instr[15]
.sym 139777 instr[17]
.sym 139778 reg_file[3][0]
.sym 139779 reg_file[7][0]
.sym 139780 instr[22]
.sym 139781 instr[20]
.sym 139782 $abc$36303$new_n2033_
.sym 139783 $abc$36303$new_n2036_
.sym 139784 $abc$36303$new_n2027_
.sym 139785 $abc$36303$new_n2030_
.sym 139786 i_wb_data[22]$SB_IO_IN
.sym 139790 reg_file[23][0]
.sym 139791 reg_file[19][0]
.sym 139792 instr[17]
.sym 139793 instr[15]
.sym 139794 i_wb_data[20]$SB_IO_IN
.sym 139798 $abc$36303$new_n2034_
.sym 139799 $abc$36303$new_n2035_
.sym 139800 instr[21]
.sym 139802 reg_file[18][0]
.sym 139803 reg_file[22][0]
.sym 139804 instr[20]
.sym 139805 instr[22]
.sym 139806 reg_file[19][0]
.sym 139807 reg_file[23][0]
.sym 139808 instr[22]
.sym 139809 instr[20]
.sym 139810 i_wb_data[17]$SB_IO_IN
.sym 139814 reg_file[3][22]
.sym 139815 reg_file[7][22]
.sym 139816 instr[22]
.sym 139817 instr[20]
.sym 139818 $abc$36303$new_n2363_
.sym 139819 $abc$36303$new_n2364_
.sym 139820 instr[16]
.sym 139821 $abc$36303$new_n2360_
.sym 139822 reg_file[17][22]
.sym 139823 reg_file[21][22]
.sym 139824 instr[22]
.sym 139825 instr[20]
.sym 139826 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 139830 instr[22]
.sym 139831 pc[22]
.sym 139834 reg_file[7][22]
.sym 139835 reg_file[3][22]
.sym 139836 instr[17]
.sym 139837 instr[15]
.sym 139838 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 139842 reg_file[17][22]
.sym 139843 reg_file[21][22]
.sym 139844 instr[15]
.sym 139845 instr[17]
.sym 139846 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 139850 $abc$36303$new_n2359_
.sym 139851 $abc$36303$new_n5260_
.sym 139852 $abc$36303$new_n2346_
.sym 139853 instr[18]
.sym 139854 reg_file[20][22]
.sym 139855 reg_file[16][22]
.sym 139856 instr[15]
.sym 139857 $abc$36303$new_n5258_
.sym 139858 reg_file[16][22]
.sym 139859 reg_file[20][22]
.sym 139860 instr[20]
.sym 139861 instr[22]
.sym 139862 $abc$36303$new_n3829_
.sym 139863 $abc$36303$new_n3830_
.sym 139864 instr[21]
.sym 139866 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 139870 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 139874 $abc$36303$new_n3835_
.sym 139875 $abc$36303$new_n3836_
.sym 139876 instr[21]
.sym 139878 reg_file[6][22]
.sym 139879 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 139880 instr[20]
.sym 139881 instr[22]
.sym 139882 reg_file[6][22]
.sym 139883 $abc$36303$auto$ice40_ffinit.cc:141:execute$36261
.sym 139884 instr[15]
.sym 139885 instr[17]
.sym 139894 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 139898 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 139902 i_wb_data[22]$SB_IO_IN
.sym 139903 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 139904 $abc$36303$new_n3855_
.sym 139910 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 139914 reg_file[20][20]
.sym 139915 reg_file[16][20]
.sym 139916 instr[15]
.sym 139917 instr[17]
.sym 139922 reg_file[12][20]
.sym 139923 reg_file[8][20]
.sym 139924 instr[15]
.sym 139925 instr[17]
.sym 139926 reg_file[9][22]
.sym 139927 reg_file[13][22]
.sym 139928 instr[22]
.sym 139929 instr[20]
.sym 139930 reg_file[16][20]
.sym 139931 reg_file[20][20]
.sym 139932 instr[20]
.sym 139933 instr[22]
.sym 139934 reg_file[8][20]
.sym 139935 reg_file[12][20]
.sym 139936 instr[20]
.sym 139937 instr[22]
.sym 139938 reg_file[13][22]
.sym 139939 reg_file[9][22]
.sym 139940 instr[17]
.sym 139941 instr[15]
.sym 139942 reg_file[4][20]
.sym 139943 reg_file[0][20]
.sym 139944 instr[15]
.sym 139945 instr[17]
.sym 139946 $abc$36303$new_n3759_
.sym 139947 $abc$36303$new_n3760_
.sym 139948 instr[23]
.sym 139949 instr[24]
.sym 139950 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 139954 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 139958 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 139962 $abc$36303$new_n3761_
.sym 139963 $abc$36303$new_n3764_
.sym 139964 $abc$36303$new_n3755_
.sym 139965 $abc$36303$new_n3758_
.sym 139966 $abc$36303$new_n3766_
.sym 139967 $abc$36303$new_n3765_
.sym 139968 instr[23]
.sym 139969 instr[24]
.sym 139970 $abc$36303$new_n2315_
.sym 139971 $abc$36303$new_n2316_
.sym 139972 instr[16]
.sym 139973 instr[19]
.sym 139974 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 139978 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 139982 $abc$36303$new_n3857_
.sym 139983 $abc$36303$new_n3862_
.sym 139984 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 139985 $abc$36303$new_n3896_
.sym 139986 $abc$36303$new_n2309_
.sym 139987 $abc$36303$new_n2310_
.sym 139988 instr[16]
.sym 139989 instr[19]
.sym 139990 reg_file[21][20]
.sym 139991 reg_file[17][20]
.sym 139992 instr[17]
.sym 139993 instr[15]
.sym 139994 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 139998 reg_file[17][20]
.sym 139999 reg_file[21][20]
.sym 140000 instr[22]
.sym 140001 instr[20]
.sym 140005 reg_file[9][31]
.sym 140006 reg_file[24][31]
.sym 140007 reg_file[28][31]
.sym 140008 instr[15]
.sym 140009 $abc$36303$new_n4978_
.sym 140010 reg_file[24][31]
.sym 140011 reg_file[28][31]
.sym 140012 instr[20]
.sym 140013 instr[22]
.sym 140014 $abc$36303$new_n4999_
.sym 140015 $abc$36303$new_n4995_
.sym 140016 instr[16]
.sym 140017 instr[19]
.sym 140021 instr[16]
.sym 140022 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 140026 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 140030 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 140034 reg_file[25][31]
.sym 140035 reg_file[29][31]
.sym 140036 instr[15]
.sym 140037 instr[17]
.sym 140038 reg_file[25][31]
.sym 140039 reg_file[29][31]
.sym 140040 instr[22]
.sym 140041 instr[20]
.sym 140042 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 140046 $abc$36303$new_n4267_
.sym 140047 $abc$36303$new_n4268_
.sym 140048 instr[21]
.sym 140050 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 140054 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140058 reg_file[30][31]
.sym 140059 reg_file[26][31]
.sym 140060 instr[15]
.sym 140061 $abc$36303$new_n4974_
.sym 140062 $abc$36303$new_n4979_
.sym 140063 $abc$36303$new_n4975_
.sym 140064 instr[16]
.sym 140065 instr[19]
.sym 140066 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 140070 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 140074 reg_file[30][20]
.sym 140075 reg_file[26][20]
.sym 140076 instr[15]
.sym 140077 $abc$36303$new_n4994_
.sym 140078 reg_file[27][20]
.sym 140079 reg_file[31][20]
.sym 140080 instr[22]
.sym 140081 instr[20]
.sym 140082 reg_file[26][31]
.sym 140083 reg_file[30][31]
.sym 140084 instr[20]
.sym 140085 instr[22]
.sym 140086 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140090 reg_file[27][20]
.sym 140091 reg_file[31][20]
.sym 140092 instr[15]
.sym 140093 instr[17]
.sym 140094 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 140098 reg_file[26][20]
.sym 140099 reg_file[30][20]
.sym 140100 instr[20]
.sym 140101 instr[22]
.sym 140102 reg_file[3][31]
.sym 140103 reg_file[7][31]
.sym 140104 instr[21]
.sym 140105 instr[22]
.sym 140106 $abc$36303$new_n2145_
.sym 140107 $abc$36303$new_n2146_
.sym 140108 instr[16]
.sym 140110 $abc$36303$new_n5217_
.sym 140111 $abc$36303$new_n5321_
.sym 140112 instr[24]
.sym 140113 instr[20]
.sym 140114 reg_file[7][31]
.sym 140115 reg_file[3][31]
.sym 140116 instr[17]
.sym 140117 instr[15]
.sym 140118 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 140122 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 140126 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140130 reg_file[4][31]
.sym 140131 reg_file[0][31]
.sym 140132 instr[15]
.sym 140133 instr[17]
.sym 140134 reg_file[7][29]
.sym 140135 reg_file[3][29]
.sym 140136 instr[17]
.sym 140137 instr[15]
.sym 140138 $abc$36303$new_n4102_
.sym 140139 $abc$36303$new_n4103_
.sym 140140 instr[21]
.sym 140141 $abc$36303$new_n4099_
.sym 140142 $abc$36303$new_n2090_
.sym 140143 $abc$36303$new_n2091_
.sym 140144 instr[16]
.sym 140146 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140150 reg_file[6][29]
.sym 140151 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 140152 instr[20]
.sym 140153 instr[22]
.sym 140154 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 140158 reg_file[3][29]
.sym 140159 reg_file[7][29]
.sym 140160 instr[22]
.sym 140161 instr[20]
.sym 140162 reg_file[6][29]
.sym 140163 $abc$36303$auto$ice40_ffinit.cc:141:execute$36285
.sym 140164 instr[15]
.sym 140165 instr[17]
.sym 140166 $abc$36303$new_n4100_
.sym 140167 $abc$36303$new_n4101_
.sym 140168 instr[21]
.sym 140169 instr[24]
.sym 140170 reg_file[0][29]
.sym 140171 reg_file[4][29]
.sym 140172 instr[20]
.sym 140173 instr[22]
.sym 140174 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140178 $abc$36303$new_n4098_
.sym 140179 $abc$36303$new_n5316_
.sym 140180 $abc$36303$new_n4078_
.sym 140181 instr[23]
.sym 140182 reg_file[5][29]
.sym 140183 reg_file[1][29]
.sym 140184 instr[17]
.sym 140185 instr[15]
.sym 140186 reg_file[1][29]
.sym 140187 reg_file[5][29]
.sym 140188 instr[22]
.sym 140189 instr[20]
.sym 140190 reg_file[4][29]
.sym 140191 reg_file[0][29]
.sym 140192 instr[15]
.sym 140193 instr[17]
.sym 140194 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 140198 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140202 reg_file[20][29]
.sym 140203 reg_file[21][29]
.sym 140204 instr[22]
.sym 140205 instr[20]
.sym 140206 $abc$36303$new_n5315_
.sym 140207 $abc$36303$new_n5199_
.sym 140208 instr[21]
.sym 140209 instr[24]
.sym 140210 $abc$36303$new_n2093_
.sym 140211 $abc$36303$new_n2094_
.sym 140212 instr[16]
.sym 140213 instr[19]
.sym 140214 reg_file[18][29]
.sym 140215 reg_file[19][29]
.sym 140216 instr[22]
.sym 140217 $abc$36303$new_n5198_
.sym 140218 reg_file[17][29]
.sym 140219 reg_file[16][29]
.sym 140220 instr[22]
.sym 140221 $abc$36303$new_n5314_
.sym 140222 reg_file[21][29]
.sym 140223 reg_file[17][29]
.sym 140224 instr[17]
.sym 140225 instr[15]
.sym 140226 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 140230 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140234 reg_file[25][29]
.sym 140235 reg_file[29][29]
.sym 140236 instr[15]
.sym 140237 instr[17]
.sym 140238 reg_file[23][29]
.sym 140239 reg_file[19][29]
.sym 140240 instr[17]
.sym 140241 instr[15]
.sym 140242 reg_file[22][29]
.sym 140243 reg_file[18][29]
.sym 140244 instr[15]
.sym 140245 instr[17]
.sym 140246 $abc$36303$new_n2084_
.sym 140247 $abc$36303$new_n2085_
.sym 140248 instr[16]
.sym 140250 reg_file[25][29]
.sym 140251 reg_file[29][29]
.sym 140252 instr[22]
.sym 140253 instr[20]
.sym 140254 reg_file[22][29]
.sym 140255 reg_file[23][29]
.sym 140256 instr[22]
.sym 140257 instr[20]
.sym 140258 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 140282 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 140294 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 140326 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 140337 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 140341 reg_file[5][7]
.sym 140354 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 140358 pc[2]
.sym 140359 branch_instr_offset[2]
.sym 140362 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 140369 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29035
.sym 140370 pc[2]
.sym 140371 branch_instr_offset[2]
.sym 140378 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 140382 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 140383 i_wb_data[2]$SB_IO_IN
.sym 140384 pc[2]
.sym 140385 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 140390 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 140394 pc[4]
.sym 140395 branch_instr_offset[4]
.sym 140398 pc[4]
.sym 140399 branch_instr_offset[4]
.sym 140402 pc[1]
.sym 140403 branch_instr_offset[1]
.sym 140406 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140407 $abc$36303$auto$maccmap.cc:112:fulladd$11644[1]
.sym 140408 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 140409 $abc$36303$procmux$1178_Y[31]_new_
.sym 140410 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 140411 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 140412 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 140413 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 140414 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 140418 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 140423 $abc$36303$auto$maccmap.cc:111:fulladd$11643[2]
.sym 140424 $abc$36303$auto$maccmap.cc:112:fulladd$11644[1]
.sym 140427 $abc$36303$auto$maccmap.cc:111:fulladd$11643[3]
.sym 140428 $abc$36303$auto$maccmap.cc:112:fulladd$11644[2]
.sym 140429 $auto$maccmap.cc:240:synth$11646.C[3]
.sym 140431 $abc$36303$auto$maccmap.cc:111:fulladd$11643[4]
.sym 140432 $abc$36303$auto$maccmap.cc:112:fulladd$11644[3]
.sym 140433 $auto$maccmap.cc:240:synth$11646.C[4]
.sym 140435 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 140436 $abc$36303$auto$maccmap.cc:112:fulladd$11644[4]
.sym 140437 $auto$maccmap.cc:240:synth$11646.C[5]
.sym 140439 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 140440 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 140441 $auto$maccmap.cc:240:synth$11646.C[6]
.sym 140443 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 140444 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 140445 $auto$maccmap.cc:240:synth$11646.C[7]
.sym 140447 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 140448 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 140449 $auto$maccmap.cc:240:synth$11646.C[8]
.sym 140451 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 140452 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 140453 $auto$maccmap.cc:240:synth$11646.C[9]
.sym 140455 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 140456 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 140457 $auto$maccmap.cc:240:synth$11646.C[10]
.sym 140459 $abc$36303$auto$maccmap.cc:111:fulladd$11643[11]
.sym 140460 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 140461 $auto$maccmap.cc:240:synth$11646.C[11]
.sym 140463 $abc$36303$auto$maccmap.cc:111:fulladd$11643[12]
.sym 140464 $abc$36303$auto$maccmap.cc:112:fulladd$11644[11]
.sym 140465 $auto$maccmap.cc:240:synth$11646.C[12]
.sym 140467 $abc$36303$auto$maccmap.cc:111:fulladd$11643[13]
.sym 140468 $abc$36303$auto$maccmap.cc:112:fulladd$11644[12]
.sym 140469 $auto$maccmap.cc:240:synth$11646.C[13]
.sym 140471 $abc$36303$auto$maccmap.cc:111:fulladd$11643[14]
.sym 140472 $abc$36303$auto$maccmap.cc:112:fulladd$11644[13]
.sym 140473 $auto$maccmap.cc:240:synth$11646.C[14]
.sym 140475 $abc$36303$auto$maccmap.cc:111:fulladd$11643[15]
.sym 140476 $abc$36303$auto$maccmap.cc:112:fulladd$11644[14]
.sym 140477 $auto$maccmap.cc:240:synth$11646.C[15]
.sym 140479 $abc$36303$auto$maccmap.cc:111:fulladd$11643[16]
.sym 140480 $abc$36303$auto$maccmap.cc:112:fulladd$11644[15]
.sym 140481 $auto$maccmap.cc:240:synth$11646.C[16]
.sym 140483 $abc$36303$auto$maccmap.cc:111:fulladd$11643[17]
.sym 140484 $abc$36303$auto$maccmap.cc:112:fulladd$11644[16]
.sym 140485 $auto$maccmap.cc:240:synth$11646.C[17]
.sym 140487 $abc$36303$auto$maccmap.cc:111:fulladd$11643[18]
.sym 140488 $abc$36303$auto$maccmap.cc:112:fulladd$11644[17]
.sym 140489 $auto$maccmap.cc:240:synth$11646.C[18]
.sym 140491 $abc$36303$auto$maccmap.cc:111:fulladd$11643[19]
.sym 140492 $abc$36303$auto$maccmap.cc:112:fulladd$11644[18]
.sym 140493 $auto$maccmap.cc:240:synth$11646.C[19]
.sym 140495 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 140496 $abc$36303$auto$maccmap.cc:112:fulladd$11644[19]
.sym 140497 $auto$maccmap.cc:240:synth$11646.C[20]
.sym 140499 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 140500 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 140501 $auto$maccmap.cc:240:synth$11646.C[21]
.sym 140503 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 140504 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 140505 $auto$maccmap.cc:240:synth$11646.C[22]
.sym 140507 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 140508 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 140509 $auto$maccmap.cc:240:synth$11646.C[23]
.sym 140511 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 140512 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 140513 $auto$maccmap.cc:240:synth$11646.C[24]
.sym 140515 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 140516 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 140517 $auto$maccmap.cc:240:synth$11646.C[25]
.sym 140519 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 140520 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 140521 $auto$maccmap.cc:240:synth$11646.C[26]
.sym 140523 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 140524 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 140525 $auto$maccmap.cc:240:synth$11646.C[27]
.sym 140527 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 140528 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 140529 $auto$maccmap.cc:240:synth$11646.C[28]
.sym 140531 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 140532 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 140533 $auto$maccmap.cc:240:synth$11646.C[29]
.sym 140535 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 140536 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 140537 $auto$maccmap.cc:240:synth$11646.C[30]
.sym 140539 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 140540 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 140541 $auto$maccmap.cc:240:synth$11646.C[31]
.sym 140542 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 140546 pc[10]
.sym 140550 $abc$36303$auto$maccmap.cc:245:synth$8963[16]
.sym 140551 $abc$36303$auto$maccmap.cc:245:synth$11647[16]
.sym 140552 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140553 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140554 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 140558 $abc$36303$auto$maccmap.cc:245:synth$8963[12]
.sym 140559 $abc$36303$auto$maccmap.cc:245:synth$11647[12]
.sym 140560 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140561 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140562 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 140566 $abc$36303$auto$maccmap.cc:245:synth$8963[13]
.sym 140567 $abc$36303$auto$maccmap.cc:245:synth$11647[13]
.sym 140568 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140569 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140570 $abc$36303$auto$maccmap.cc:245:synth$8963[18]
.sym 140571 $abc$36303$auto$maccmap.cc:245:synth$11647[18]
.sym 140572 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140573 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140574 $abc$36303$auto$maccmap.cc:245:synth$8963[17]
.sym 140575 $abc$36303$auto$maccmap.cc:245:synth$11647[17]
.sym 140576 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140577 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140578 $abc$36303$auto$maccmap.cc:245:synth$8963[11]
.sym 140579 $abc$36303$auto$maccmap.cc:245:synth$11647[11]
.sym 140580 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140581 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140582 $abc$36303$auto$maccmap.cc:245:synth$8963[26]
.sym 140583 $abc$36303$auto$maccmap.cc:245:synth$11647[26]
.sym 140584 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140585 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140586 instr[23]
.sym 140587 pc[23]
.sym 140590 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 140594 $abc$36303$auto$maccmap.cc:245:synth$8963[24]
.sym 140595 $abc$36303$auto$maccmap.cc:245:synth$11647[24]
.sym 140596 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140597 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140598 $abc$36303$auto$maccmap.cc:245:synth$8963[25]
.sym 140599 $abc$36303$auto$maccmap.cc:245:synth$11647[25]
.sym 140600 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140601 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140602 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140606 $abc$36303$auto$maccmap.cc:245:synth$8963[21]
.sym 140607 $abc$36303$auto$maccmap.cc:245:synth$11647[21]
.sym 140608 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140609 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140610 $abc$36303$auto$maccmap.cc:245:synth$8963[20]
.sym 140611 $abc$36303$auto$maccmap.cc:245:synth$11647[20]
.sym 140612 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140613 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140614 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 140618 $abc$36303$auto$maccmap.cc:245:synth$8963[23]
.sym 140619 $abc$36303$auto$maccmap.cc:245:synth$11647[23]
.sym 140620 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140621 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140622 $abc$36303$auto$maccmap.cc:245:synth$8963[30]
.sym 140623 $abc$36303$auto$maccmap.cc:245:synth$11647[30]
.sym 140624 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140625 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140626 $abc$36303$auto$maccmap.cc:245:synth$8963[29]
.sym 140627 $abc$36303$auto$maccmap.cc:245:synth$11647[29]
.sym 140628 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140629 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140630 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140634 $abc$36303$auto$maccmap.cc:245:synth$8963[27]
.sym 140635 $abc$36303$auto$maccmap.cc:245:synth$11647[27]
.sym 140636 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140637 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140638 $abc$36303$auto$maccmap.cc:245:synth$8963[28]
.sym 140639 $abc$36303$auto$maccmap.cc:245:synth$11647[28]
.sym 140640 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140641 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140642 $abc$36303$auto$maccmap.cc:245:synth$8963[22]
.sym 140643 $abc$36303$auto$maccmap.cc:245:synth$11647[22]
.sym 140644 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140645 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 140646 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 140650 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 140651 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 140652 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 140654 branch_instr_offset[12]
.sym 140655 pc[30]
.sym 140658 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 140659 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 140660 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 140662 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 140663 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 140664 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 140666 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140670 instr[24]
.sym 140671 pc[24]
.sym 140674 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 140675 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 140676 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 140678 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 140679 branch_instr_offset[12]
.sym 140680 pc[11]
.sym 140681 pc[12]
.sym 140682 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 140683 branch_instr_offset[12]
.sym 140684 pc[12]
.sym 140685 pc[13]
.sym 140686 branch_instr_offset[12]
.sym 140687 pc[14]
.sym 140688 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 140689 pc[15]
.sym 140690 branch_instr_offset[12]
.sym 140691 pc[12]
.sym 140692 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 140693 pc[13]
.sym 140694 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140698 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 140702 branch_instr_offset[12]
.sym 140703 pc[11]
.sym 140704 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 140705 pc[12]
.sym 140706 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 140707 branch_instr_offset[12]
.sym 140708 pc[14]
.sym 140709 pc[15]
.sym 140710 branch_instr_offset[12]
.sym 140711 pc[13]
.sym 140712 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 140713 pc[14]
.sym 140714 $abc$36303$auto$maccmap.cc:245:synth$8974[20]
.sym 140715 $abc$36303$procmux$1253_Y[31]_new_
.sym 140716 $abc$36303$auto$maccmap.cc:245:synth$8981[20]
.sym 140717 $abc$36303$procmux$1178_Y[31]_new_
.sym 140718 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140722 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 140723 branch_instr_offset[12]
.sym 140724 pc[13]
.sym 140725 pc[14]
.sym 140726 $abc$36303$auto$maccmap.cc:245:synth$8974[21]
.sym 140727 $abc$36303$procmux$1253_Y[31]_new_
.sym 140728 $abc$36303$auto$maccmap.cc:245:synth$8981[21]
.sym 140729 $abc$36303$procmux$1178_Y[31]_new_
.sym 140730 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 140734 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 140738 $abc$36303$auto$maccmap.cc:245:synth$8974[30]
.sym 140739 $abc$36303$procmux$1253_Y[31]_new_
.sym 140740 $abc$36303$auto$maccmap.cc:245:synth$8981[30]
.sym 140741 $abc$36303$procmux$1178_Y[31]_new_
.sym 140742 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140746 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 140747 branch_instr_offset[12]
.sym 140748 pc[20]
.sym 140749 pc[21]
.sym 140750 branch_instr_offset[12]
.sym 140751 pc[24]
.sym 140754 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 140755 branch_instr_offset[12]
.sym 140756 pc[22]
.sym 140757 pc[23]
.sym 140758 branch_instr_offset[12]
.sym 140759 pc[22]
.sym 140760 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 140761 pc[23]
.sym 140762 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 140763 branch_instr_offset[12]
.sym 140764 pc[19]
.sym 140765 pc[20]
.sym 140766 $abc$36303$auto$rtlil.cc:1862:And$2060[1]
.sym 140770 branch_instr_offset[12]
.sym 140771 pc[20]
.sym 140772 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 140773 pc[21]
.sym 140774 branch_instr_offset[12]
.sym 140775 pc[18]
.sym 140778 branch_instr_offset[12]
.sym 140779 pc[25]
.sym 140782 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 140783 branch_instr_offset[12]
.sym 140784 pc[28]
.sym 140785 pc[29]
.sym 140786 branch_instr_offset[12]
.sym 140787 pc[17]
.sym 140790 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140794 branch_instr_offset[12]
.sym 140795 pc[20]
.sym 140798 branch_instr_offset[12]
.sym 140799 pc[30]
.sym 140800 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 140801 pc[31]
.sym 140802 branch_instr_offset[12]
.sym 140803 pc[28]
.sym 140804 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 140805 pc[29]
.sym 140806 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 140810 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 140814 branch_instr_offset[12]
.sym 140815 pc[31]
.sym 140818 branch_instr_offset[12]
.sym 140819 pc[26]
.sym 140822 branch_instr_offset[12]
.sym 140823 pc[29]
.sym 140826 branch_instr_offset[12]
.sym 140827 pc[18]
.sym 140830 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 140834 branch_instr_offset[12]
.sym 140835 pc[19]
.sym 140836 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 140837 pc[20]
.sym 140838 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 140842 pc[18]
.sym 140843 instr[18]
.sym 140846 branch_instr_offset[12]
.sym 140847 pc[19]
.sym 140850 branch_instr_offset[12]
.sym 140851 pc[29]
.sym 140854 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 140855 branch_instr_offset[12]
.sym 140856 pc[21]
.sym 140857 pc[22]
.sym 140858 pc[19]
.sym 140859 instr[19]
.sym 140862 branch_instr_offset[8]
.sym 140863 pc[28]
.sym 140866 branch_instr_offset[12]
.sym 140867 pc[21]
.sym 140868 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 140869 pc[22]
.sym 140870 branch_instr_offset[12]
.sym 140871 pc[30]
.sym 140874 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 140878 instr[24]
.sym 140879 pc[24]
.sym 140882 branch_instr_offset[12]
.sym 140883 pc[24]
.sym 140886 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 140890 branch_instr_offset[12]
.sym 140891 pc[28]
.sym 140894 branch_instr_offset[12]
.sym 140895 pc[27]
.sym 140898 branch_instr_offset[12]
.sym 140899 pc[25]
.sym 140902 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 140906 branch_instr_offset[10]
.sym 140907 pc[30]
.sym 140910 instr[22]
.sym 140911 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 140912 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 140913 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 140914 branch_instr_offset[12]
.sym 140915 pc[28]
.sym 140918 branch_instr_offset[12]
.sym 140919 pc[26]
.sym 140922 branch_instr_offset[12]
.sym 140923 pc[27]
.sym 140926 $abc$36303$new_n3815_
.sym 140927 $abc$36303$new_n3821_
.sym 140928 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 140929 $abc$36303$new_n3854_
.sym 140930 branch_instr_offset[10]
.sym 140931 pc[30]
.sym 140934 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 140938 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 140939 $abc$36303$new_n5165_
.sym 140940 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 140941 $abc$36303$new_n3643_
.sym 140942 instr[20]
.sym 140943 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 140944 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 140945 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[20]
.sym 140946 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 140950 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 140954 i_wb_data[20]$SB_IO_IN
.sym 140955 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 140956 $abc$36303$new_n3771_
.sym 140958 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 140962 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 140963 $abc$36303$new_n4235_
.sym 140964 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 140966 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 140973 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 140977 pc[27]
.sym 140978 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 140982 reg_file[13][20]
.sym 140983 reg_file[9][20]
.sym 140984 instr[17]
.sym 140985 instr[15]
.sym 140986 $abc$36303$new_n2300_
.sym 140987 $abc$36303$new_n2301_
.sym 140988 instr[16]
.sym 140989 instr[19]
.sym 140990 reg_file[9][20]
.sym 140991 reg_file[13][20]
.sym 140992 instr[22]
.sym 140993 instr[20]
.sym 140994 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 140998 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 141002 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[20]_new_
.sym 141003 $abc$36303$new_n5175_
.sym 141004 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 141005 $abc$36303$new_n3770_
.sym 141010 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 141017 instr[15]
.sym 141026 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 141030 $abc$36303$new_n2298_
.sym 141031 $abc$36303$new_n4996_
.sym 141032 $abc$36303$new_n2304_
.sym 141033 instr[18]
.sym 141034 reg_file[23][20]
.sym 141035 reg_file[19][20]
.sym 141036 instr[17]
.sym 141037 instr[15]
.sym 141038 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 141042 reg_file[19][20]
.sym 141043 reg_file[23][20]
.sym 141044 instr[22]
.sym 141045 instr[20]
.sym 141046 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 141050 $abc$36303$new_n2311_
.sym 141051 $abc$36303$new_n2314_
.sym 141052 $abc$36303$new_n2305_
.sym 141053 $abc$36303$new_n2308_
.sym 141054 reg_file[22][20]
.sym 141055 reg_file[18][20]
.sym 141056 instr[15]
.sym 141057 instr[17]
.sym 141058 $abc$36303$new_n2306_
.sym 141059 $abc$36303$new_n2307_
.sym 141060 instr[16]
.sym 141062 $abc$36303$new_n3750_
.sym 141063 $abc$36303$new_n3751_
.sym 141064 instr[23]
.sym 141065 instr[24]
.sym 141066 reg_file[14][20]
.sym 141067 reg_file[10][20]
.sym 141068 instr[15]
.sym 141069 instr[17]
.sym 141070 $abc$36303$new_n2302_
.sym 141071 $abc$36303$new_n2303_
.sym 141072 instr[16]
.sym 141073 $abc$36303$new_n2299_
.sym 141074 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 141078 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 141082 reg_file[15][20]
.sym 141083 reg_file[11][20]
.sym 141084 instr[17]
.sym 141085 instr[15]
.sym 141086 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 141090 reg_file[18][20]
.sym 141091 reg_file[22][20]
.sym 141092 instr[20]
.sym 141093 instr[22]
.sym 141094 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 141102 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 141110 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 141111 $abc$36303$new_n5197_
.sym 141112 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 141113 $abc$36303$new_n4107_
.sym 141114 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 141118 $abc$36303$new_n3752_
.sym 141119 $abc$36303$new_n3753_
.sym 141120 instr[23]
.sym 141121 $abc$36303$new_n3749_
.sym 141122 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15793[1]_new_inv_
.sym 141123 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 141124 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 141125 $abc$36303$new_n4321_
.sym 141126 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 141130 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 141134 reg_file[24][25]
.sym 141135 reg_file[28][25]
.sym 141136 instr[20]
.sym 141137 instr[22]
.sym 141138 reg_file[0][31]
.sym 141139 reg_file[4][31]
.sym 141140 instr[21]
.sym 141141 $abc$36303$new_n5216_
.sym 141145 instr[15]
.sym 141146 reg_file[2][31]
.sym 141147 reg_file[6][31]
.sym 141148 instr[21]
.sym 141149 instr[22]
.sym 141150 reg_file[6][31]
.sym 141151 reg_file[2][31]
.sym 141152 instr[15]
.sym 141153 instr[17]
.sym 141154 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 141155 instr[5]
.sym 141156 i_wb_stall$SB_IO_IN
.sym 141157 $abc$36303$new_n4322_
.sym 141158 $abc$36303$new_n3964_
.sym 141159 $abc$36303$new_n3965_
.sym 141160 instr[23]
.sym 141162 reg_file[30][25]
.sym 141163 reg_file[26][25]
.sym 141164 instr[15]
.sym 141165 $abc$36303$new_n4984_
.sym 141170 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 141177 instr[24]
.sym 141181 instr[16]
.sym 141186 reg_file[26][25]
.sym 141187 reg_file[30][25]
.sym 141188 instr[20]
.sym 141189 instr[22]
.sym 141190 $abc$36303$new_n3969_
.sym 141191 $abc$36303$new_n3972_
.sym 141192 $abc$36303$new_n3963_
.sym 141193 $abc$36303$new_n3966_
.sym 141194 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 141198 reg_file[12][25]
.sym 141199 reg_file[8][25]
.sym 141200 instr[15]
.sym 141201 instr[17]
.sym 141202 $abc$36303$new_n3967_
.sym 141203 $abc$36303$new_n3968_
.sym 141204 instr[23]
.sym 141205 instr[24]
.sym 141210 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 141214 $abc$36303$new_n3974_
.sym 141215 $abc$36303$new_n3973_
.sym 141216 instr[23]
.sym 141217 instr[24]
.sym 141218 reg_file[8][25]
.sym 141219 reg_file[12][25]
.sym 141220 instr[20]
.sym 141221 instr[22]
.sym 141222 reg_file[17][25]
.sym 141223 reg_file[21][25]
.sym 141224 instr[22]
.sym 141225 instr[20]
.sym 141226 reg_file[16][25]
.sym 141227 reg_file[20][25]
.sym 141228 instr[20]
.sym 141229 instr[22]
.sym 141230 reg_file[0][25]
.sym 141231 reg_file[4][25]
.sym 141232 instr[22]
.sym 141234 reg_file[21][25]
.sym 141235 reg_file[17][25]
.sym 141236 instr[17]
.sym 141237 instr[15]
.sym 141238 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 141242 $abc$36303$new_n2223_
.sym 141243 $abc$36303$new_n2224_
.sym 141244 instr[16]
.sym 141246 reg_file[20][25]
.sym 141247 reg_file[16][25]
.sym 141248 instr[15]
.sym 141249 instr[17]
.sym 141250 $abc$36303$new_n3971_
.sym 141251 $abc$36303$new_n3970_
.sym 141252 instr[23]
.sym 141253 instr[20]
.sym 141258 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 141266 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 141274 reg_file[1][25]
.sym 141275 reg_file[5][25]
.sym 141276 instr[22]
.sym 141282 reg_file[5][25]
.sym 141283 reg_file[1][25]
.sym 141284 instr[17]
.sym 141285 instr[15]
.sym 141306 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 141330 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 141334 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 141350 instr[3]
.sym 141351 instr[0]
.sym 141352 instr[1]
.sym 141358 i_wb_data[1]$SB_IO_IN
.sym 141362 i_wb_data[3]$SB_IO_IN
.sym 141366 i_wb_data[0]$SB_IO_IN
.sym 141370 instr[2]
.sym 141371 instr[3]
.sym 141372 instr[0]
.sym 141373 instr[1]
.sym 141378 i_wb_data[2]$SB_IO_IN
.sym 141382 branch_instr_offset[2]
.sym 141383 branch_instr_offset[3]
.sym 141384 branch_instr_offset[4]
.sym 141385 $abc$36303$new_n4561_
.sym 141386 i_wb_data[29]$SB_IO_IN
.sym 141390 $abc$36303$auto$rtlil.cc:1863:Or$2036_new_inv_
.sym 141391 branch_instr_offset[1]
.sym 141392 branch_instr_offset[11]
.sym 141394 instr[6]
.sym 141395 instr[2]
.sym 141396 $abc$36303$new_n2010_
.sym 141398 instr[6]
.sym 141399 instr[4]
.sym 141400 $abc$36303$new_n2010_
.sym 141401 instr[2]
.sym 141402 i_wb_data[6]$SB_IO_IN
.sym 141406 instr[4]
.sym 141407 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$4332[0]_new_inv_
.sym 141408 instr[5]
.sym 141409 instr[6]
.sym 141410 instr[4]
.sym 141411 $abc$36303$new_n2010_
.sym 141412 instr[5]
.sym 141413 instr[6]
.sym 141414 $abc$36303$new_n2009_
.sym 141415 $abc$36303$new_n3132_
.sym 141416 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 141418 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 141422 instr[2]
.sym 141423 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 141426 pc[3]
.sym 141427 branch_instr_offset[3]
.sym 141430 i_reset$SB_IO_IN
.sym 141431 $abc$36303$new_n2009_
.sym 141432 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 141433 instr[4]
.sym 141434 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 141438 i_reset$SB_IO_IN
.sym 141439 $abc$36303$new_n3132_
.sym 141440 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 141441 instr[5]
.sym 141442 $abc$36303$procmux$1178_Y[31]_new_
.sym 141443 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 141446 $abc$36303$auto$maccmap.cc:245:synth$8963[8]
.sym 141447 $abc$36303$auto$maccmap.cc:245:synth$11647[8]
.sym 141448 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141449 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141450 $abc$36303$auto$rtlil.cc:1862:And$2060[2]
.sym 141454 $abc$36303$auto$maccmap.cc:245:synth$8963[7]
.sym 141455 $abc$36303$auto$maccmap.cc:245:synth$11647[7]
.sym 141456 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141457 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141458 $abc$36303$auto$maccmap.cc:245:synth$8963[6]
.sym 141459 $abc$36303$auto$maccmap.cc:245:synth$11647[6]
.sym 141460 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141461 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141462 pc[3]
.sym 141463 branch_instr_offset[3]
.sym 141466 $abc$36303$auto$maccmap.cc:245:synth$8963[14]
.sym 141467 $abc$36303$auto$maccmap.cc:245:synth$11647[14]
.sym 141468 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141469 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141470 $abc$36303$auto$maccmap.cc:245:synth$8963[4]
.sym 141471 $abc$36303$auto$maccmap.cc:245:synth$11647[4]
.sym 141472 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141473 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141474 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 141478 $abc$36303$auto$maccmap.cc:245:synth$8963[15]
.sym 141479 $abc$36303$auto$maccmap.cc:245:synth$11647[15]
.sym 141480 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141481 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141482 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 141486 branch_instr_offset[12]
.sym 141487 pc[17]
.sym 141490 pc[11]
.sym 141491 branch_instr_offset[11]
.sym 141494 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 141498 branch_instr_offset[12]
.sym 141499 pc[16]
.sym 141502 branch_instr_offset[12]
.sym 141503 pc[14]
.sym 141506 $abc$36303$auto$maccmap.cc:245:synth$8963[10]
.sym 141507 $abc$36303$auto$maccmap.cc:245:synth$11647[10]
.sym 141508 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141509 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141510 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 141511 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 141512 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 141514 pc[3]
.sym 141518 pc[9]
.sym 141522 pc[5]
.sym 141526 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 141527 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 141528 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 141530 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 141534 $abc$36303$auto$maccmap.cc:245:synth$8963[9]
.sym 141535 $abc$36303$auto$maccmap.cc:245:synth$11647[9]
.sym 141536 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141537 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141538 $abc$36303$auto$maccmap.cc:245:synth$8963[5]
.sym 141539 $abc$36303$auto$maccmap.cc:245:synth$11647[5]
.sym 141540 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141541 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141543 $abc$36303$auto$maccmap.cc:111:fulladd$8959[3]
.sym 141544 pc[2]
.sym 141547 $abc$36303$auto$maccmap.cc:111:fulladd$8959[4]
.sym 141548 pc[3]
.sym 141549 $auto$maccmap.cc:240:synth$8962.C[4]
.sym 141551 $abc$36303$auto$maccmap.cc:111:fulladd$8959[5]
.sym 141552 pc[4]
.sym 141553 $auto$maccmap.cc:240:synth$8962.C[5]
.sym 141555 $abc$36303$auto$maccmap.cc:111:fulladd$8959[6]
.sym 141556 pc[5]
.sym 141557 $auto$maccmap.cc:240:synth$8962.C[6]
.sym 141559 $abc$36303$auto$maccmap.cc:111:fulladd$8959[7]
.sym 141560 pc[6]
.sym 141561 $auto$maccmap.cc:240:synth$8962.C[7]
.sym 141563 $abc$36303$auto$maccmap.cc:111:fulladd$8959[8]
.sym 141564 pc[7]
.sym 141565 $auto$maccmap.cc:240:synth$8962.C[8]
.sym 141567 $abc$36303$auto$maccmap.cc:111:fulladd$8959[9]
.sym 141568 pc[8]
.sym 141569 $auto$maccmap.cc:240:synth$8962.C[9]
.sym 141571 $abc$36303$auto$maccmap.cc:111:fulladd$8959[10]
.sym 141572 pc[9]
.sym 141573 $auto$maccmap.cc:240:synth$8962.C[10]
.sym 141575 $abc$36303$auto$maccmap.cc:111:fulladd$8959[11]
.sym 141576 pc[10]
.sym 141577 $auto$maccmap.cc:240:synth$8962.C[11]
.sym 141579 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 141580 pc[11]
.sym 141581 $auto$maccmap.cc:240:synth$8962.C[12]
.sym 141583 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 141584 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 141585 $auto$maccmap.cc:240:synth$8962.C[13]
.sym 141587 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 141588 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 141589 $auto$maccmap.cc:240:synth$8962.C[14]
.sym 141591 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 141592 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 141593 $auto$maccmap.cc:240:synth$8962.C[15]
.sym 141595 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 141596 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 141597 $auto$maccmap.cc:240:synth$8962.C[16]
.sym 141599 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 141600 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 141601 $auto$maccmap.cc:240:synth$8962.C[17]
.sym 141603 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 141604 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 141605 $auto$maccmap.cc:240:synth$8962.C[18]
.sym 141607 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 141608 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 141609 $auto$maccmap.cc:240:synth$8962.C[19]
.sym 141611 $abc$36303$auto$maccmap.cc:111:fulladd$8959[20]
.sym 141612 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 141613 $auto$maccmap.cc:240:synth$8962.C[20]
.sym 141615 $abc$36303$auto$maccmap.cc:111:fulladd$8959[21]
.sym 141616 $abc$36303$auto$maccmap.cc:112:fulladd$8960[20]
.sym 141617 $auto$maccmap.cc:240:synth$8962.C[21]
.sym 141619 $abc$36303$auto$maccmap.cc:111:fulladd$8959[22]
.sym 141620 $abc$36303$auto$maccmap.cc:112:fulladd$8960[21]
.sym 141621 $auto$maccmap.cc:240:synth$8962.C[22]
.sym 141623 $abc$36303$auto$maccmap.cc:111:fulladd$8959[23]
.sym 141624 $abc$36303$auto$maccmap.cc:112:fulladd$8960[22]
.sym 141625 $auto$maccmap.cc:240:synth$8962.C[23]
.sym 141627 $abc$36303$auto$maccmap.cc:111:fulladd$8959[24]
.sym 141628 $abc$36303$auto$maccmap.cc:112:fulladd$8960[23]
.sym 141629 $auto$maccmap.cc:240:synth$8962.C[24]
.sym 141631 $abc$36303$auto$maccmap.cc:111:fulladd$8959[25]
.sym 141632 $abc$36303$auto$maccmap.cc:112:fulladd$8960[24]
.sym 141633 $auto$maccmap.cc:240:synth$8962.C[25]
.sym 141635 $abc$36303$auto$maccmap.cc:111:fulladd$8959[26]
.sym 141636 $abc$36303$auto$maccmap.cc:112:fulladd$8960[25]
.sym 141637 $auto$maccmap.cc:240:synth$8962.C[26]
.sym 141639 $abc$36303$auto$maccmap.cc:111:fulladd$8959[27]
.sym 141640 $abc$36303$auto$maccmap.cc:112:fulladd$8960[26]
.sym 141641 $auto$maccmap.cc:240:synth$8962.C[27]
.sym 141643 $abc$36303$auto$maccmap.cc:111:fulladd$8959[28]
.sym 141644 $abc$36303$auto$maccmap.cc:112:fulladd$8960[27]
.sym 141645 $auto$maccmap.cc:240:synth$8962.C[28]
.sym 141647 $abc$36303$auto$maccmap.cc:111:fulladd$8959[29]
.sym 141648 $abc$36303$auto$maccmap.cc:112:fulladd$8960[28]
.sym 141649 $auto$maccmap.cc:240:synth$8962.C[29]
.sym 141651 $abc$36303$auto$maccmap.cc:111:fulladd$8959[30]
.sym 141652 $abc$36303$auto$maccmap.cc:112:fulladd$8960[29]
.sym 141653 $auto$maccmap.cc:240:synth$8962.C[30]
.sym 141655 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 141656 $abc$36303$auto$maccmap.cc:112:fulladd$8960[30]
.sym 141657 $auto$maccmap.cc:240:synth$8962.C[31]
.sym 141658 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 141662 $abc$36303$auto$maccmap.cc:245:synth$8963[19]
.sym 141663 $abc$36303$auto$maccmap.cc:245:synth$11647[19]
.sym 141664 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141665 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141666 $abc$36303$auto$maccmap.cc:245:synth$8963[31]
.sym 141667 $abc$36303$auto$maccmap.cc:245:synth$11647[31]
.sym 141668 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 141669 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 141671 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 141672 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 141675 $abc$36303$auto$maccmap.cc:111:fulladd$8970[3]
.sym 141676 $abc$36303$auto$maccmap.cc:112:fulladd$8971[2]
.sym 141677 $auto$maccmap.cc:240:synth$8973.C[3]
.sym 141679 $abc$36303$auto$maccmap.cc:111:fulladd$8970[4]
.sym 141680 $abc$36303$auto$maccmap.cc:112:fulladd$8971[3]
.sym 141681 $auto$maccmap.cc:240:synth$8973.C[4]
.sym 141683 $abc$36303$auto$maccmap.cc:111:fulladd$8970[5]
.sym 141684 $abc$36303$auto$maccmap.cc:112:fulladd$8971[4]
.sym 141685 $auto$maccmap.cc:240:synth$8973.C[5]
.sym 141687 $abc$36303$auto$maccmap.cc:111:fulladd$8970[6]
.sym 141688 $abc$36303$auto$maccmap.cc:112:fulladd$8971[5]
.sym 141689 $auto$maccmap.cc:240:synth$8973.C[6]
.sym 141691 $abc$36303$auto$maccmap.cc:111:fulladd$8970[7]
.sym 141692 $abc$36303$auto$maccmap.cc:112:fulladd$8971[6]
.sym 141693 $auto$maccmap.cc:240:synth$8973.C[7]
.sym 141695 $abc$36303$auto$maccmap.cc:111:fulladd$8970[8]
.sym 141696 $abc$36303$auto$maccmap.cc:112:fulladd$8971[7]
.sym 141697 $auto$maccmap.cc:240:synth$8973.C[8]
.sym 141699 $abc$36303$auto$maccmap.cc:111:fulladd$8970[9]
.sym 141700 $abc$36303$auto$maccmap.cc:112:fulladd$8971[8]
.sym 141701 $auto$maccmap.cc:240:synth$8973.C[9]
.sym 141703 $abc$36303$auto$maccmap.cc:111:fulladd$8970[10]
.sym 141704 $abc$36303$auto$maccmap.cc:112:fulladd$8971[9]
.sym 141705 $auto$maccmap.cc:240:synth$8973.C[10]
.sym 141707 $abc$36303$auto$maccmap.cc:111:fulladd$8970[11]
.sym 141708 $abc$36303$auto$maccmap.cc:112:fulladd$8971[10]
.sym 141709 $auto$maccmap.cc:240:synth$8973.C[11]
.sym 141711 $abc$36303$auto$maccmap.cc:111:fulladd$8970[12]
.sym 141712 $abc$36303$auto$maccmap.cc:112:fulladd$8971[11]
.sym 141713 $auto$maccmap.cc:240:synth$8973.C[12]
.sym 141715 $abc$36303$auto$maccmap.cc:111:fulladd$8970[13]
.sym 141716 $abc$36303$auto$maccmap.cc:112:fulladd$8971[12]
.sym 141717 $auto$maccmap.cc:240:synth$8973.C[13]
.sym 141719 $abc$36303$auto$maccmap.cc:111:fulladd$8970[14]
.sym 141720 $abc$36303$auto$maccmap.cc:112:fulladd$8971[13]
.sym 141721 $auto$maccmap.cc:240:synth$8973.C[14]
.sym 141723 $abc$36303$auto$maccmap.cc:111:fulladd$8970[15]
.sym 141724 $abc$36303$auto$maccmap.cc:112:fulladd$8971[14]
.sym 141725 $auto$maccmap.cc:240:synth$8973.C[15]
.sym 141727 $abc$36303$auto$maccmap.cc:111:fulladd$8970[16]
.sym 141728 $abc$36303$auto$maccmap.cc:112:fulladd$8971[15]
.sym 141729 $auto$maccmap.cc:240:synth$8973.C[16]
.sym 141731 $abc$36303$auto$maccmap.cc:111:fulladd$8970[17]
.sym 141732 $abc$36303$auto$maccmap.cc:112:fulladd$8971[16]
.sym 141733 $auto$maccmap.cc:240:synth$8973.C[17]
.sym 141735 $abc$36303$auto$maccmap.cc:111:fulladd$8970[18]
.sym 141736 $abc$36303$auto$maccmap.cc:112:fulladd$8971[17]
.sym 141737 $auto$maccmap.cc:240:synth$8973.C[18]
.sym 141739 $abc$36303$auto$maccmap.cc:111:fulladd$8970[19]
.sym 141740 $abc$36303$auto$maccmap.cc:112:fulladd$8971[18]
.sym 141741 $auto$maccmap.cc:240:synth$8973.C[19]
.sym 141743 $abc$36303$auto$maccmap.cc:111:fulladd$8970[20]
.sym 141744 $abc$36303$auto$maccmap.cc:112:fulladd$8971[19]
.sym 141745 $auto$maccmap.cc:240:synth$8973.C[20]
.sym 141747 $abc$36303$auto$maccmap.cc:111:fulladd$8970[21]
.sym 141748 $abc$36303$auto$maccmap.cc:112:fulladd$8971[20]
.sym 141749 $auto$maccmap.cc:240:synth$8973.C[21]
.sym 141751 $abc$36303$auto$maccmap.cc:111:fulladd$8970[22]
.sym 141752 $abc$36303$auto$maccmap.cc:112:fulladd$8971[21]
.sym 141753 $auto$maccmap.cc:240:synth$8973.C[22]
.sym 141755 $abc$36303$auto$maccmap.cc:111:fulladd$8970[23]
.sym 141756 $abc$36303$auto$maccmap.cc:112:fulladd$8971[22]
.sym 141757 $auto$maccmap.cc:240:synth$8973.C[23]
.sym 141759 $abc$36303$auto$maccmap.cc:111:fulladd$8970[24]
.sym 141760 $abc$36303$auto$maccmap.cc:112:fulladd$8971[23]
.sym 141761 $auto$maccmap.cc:240:synth$8973.C[24]
.sym 141763 $abc$36303$auto$maccmap.cc:111:fulladd$8970[25]
.sym 141764 $abc$36303$auto$maccmap.cc:112:fulladd$8971[24]
.sym 141765 $auto$maccmap.cc:240:synth$8973.C[25]
.sym 141767 $abc$36303$auto$maccmap.cc:111:fulladd$8970[26]
.sym 141768 $abc$36303$auto$maccmap.cc:112:fulladd$8971[25]
.sym 141769 $auto$maccmap.cc:240:synth$8973.C[26]
.sym 141771 $abc$36303$auto$maccmap.cc:111:fulladd$8970[27]
.sym 141772 $abc$36303$auto$maccmap.cc:112:fulladd$8971[26]
.sym 141773 $auto$maccmap.cc:240:synth$8973.C[27]
.sym 141775 $abc$36303$auto$maccmap.cc:111:fulladd$8970[28]
.sym 141776 $abc$36303$auto$maccmap.cc:112:fulladd$8971[27]
.sym 141777 $auto$maccmap.cc:240:synth$8973.C[28]
.sym 141779 $abc$36303$auto$maccmap.cc:111:fulladd$8970[29]
.sym 141780 $abc$36303$auto$maccmap.cc:112:fulladd$8971[28]
.sym 141781 $auto$maccmap.cc:240:synth$8973.C[29]
.sym 141783 $abc$36303$auto$maccmap.cc:111:fulladd$8970[30]
.sym 141784 $abc$36303$auto$maccmap.cc:112:fulladd$8971[29]
.sym 141785 $auto$maccmap.cc:240:synth$8973.C[30]
.sym 141787 $abc$36303$auto$maccmap.cc:111:fulladd$8970[31]
.sym 141788 $abc$36303$auto$maccmap.cc:112:fulladd$8971[30]
.sym 141789 $auto$maccmap.cc:240:synth$8973.C[31]
.sym 141790 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 141794 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 141798 branch_instr_offset[6]
.sym 141799 pc[26]
.sym 141802 $abc$36303$auto$maccmap.cc:245:synth$8974[28]
.sym 141803 $abc$36303$procmux$1253_Y[31]_new_
.sym 141804 $abc$36303$auto$maccmap.cc:245:synth$8981[28]
.sym 141805 $abc$36303$procmux$1178_Y[31]_new_
.sym 141806 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 141807 branch_instr_offset[12]
.sym 141808 pc[25]
.sym 141809 pc[26]
.sym 141810 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 141814 branch_instr_offset[6]
.sym 141815 pc[26]
.sym 141818 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 141822 $abc$36303$auto$maccmap.cc:245:synth$8974[19]
.sym 141823 $abc$36303$procmux$1253_Y[31]_new_
.sym 141824 $abc$36303$auto$maccmap.cc:245:synth$8981[19]
.sym 141825 $abc$36303$procmux$1178_Y[31]_new_
.sym 141826 $abc$36303$auto$maccmap.cc:245:synth$8974[31]
.sym 141827 $abc$36303$procmux$1253_Y[31]_new_
.sym 141828 $abc$36303$auto$maccmap.cc:245:synth$8981[31]
.sym 141829 $abc$36303$procmux$1178_Y[31]_new_
.sym 141830 $abc$36303$new_n4544_
.sym 141831 $abc$36303$new_n4545_
.sym 141832 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 141833 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 141834 $abc$36303$new_n4553_
.sym 141835 $abc$36303$new_n4554_
.sym 141836 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 141837 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 141838 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 141839 branch_instr_offset[12]
.sym 141840 pc[16]
.sym 141841 pc[17]
.sym 141842 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 141843 branch_instr_offset[12]
.sym 141844 pc[23]
.sym 141845 pc[24]
.sym 141846 $abc$36303$new_n4517_
.sym 141847 $abc$36303$new_n4518_
.sym 141848 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 141849 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 141850 alu_i_branch_op[2]
.sym 141851 pc[14]
.sym 141854 branch_instr_offset[12]
.sym 141855 pc[16]
.sym 141856 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 141857 pc[17]
.sym 141858 branch_instr_offset[12]
.sym 141859 pc[23]
.sym 141860 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 141861 pc[24]
.sym 141862 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20058[2]_new_inv_
.sym 141863 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 141864 i_reset$SB_IO_IN
.sym 141866 alu_i_branch_op[1]
.sym 141867 pc[13]
.sym 141870 pc[18]
.sym 141871 instr[18]
.sym 141874 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 141875 branch_instr_offset[12]
.sym 141876 pc[18]
.sym 141877 pc[19]
.sym 141878 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 141882 branch_instr_offset[12]
.sym 141883 pc[17]
.sym 141884 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 141885 pc[18]
.sym 141886 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 141887 branch_instr_offset[12]
.sym 141888 pc[17]
.sym 141889 pc[18]
.sym 141890 branch_instr_offset[5]
.sym 141891 pc[25]
.sym 141894 branch_instr_offset[5]
.sym 141895 pc[25]
.sym 141898 branch_instr_offset[12]
.sym 141899 pc[25]
.sym 141900 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 141901 pc[26]
.sym 141902 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 141906 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 141907 branch_instr_offset[12]
.sym 141908 pc[24]
.sym 141909 pc[25]
.sym 141910 $abc$36303$auto$rtlil.cc:1862:And$2060[0]
.sym 141914 branch_instr_offset[12]
.sym 141915 pc[18]
.sym 141916 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 141917 pc[19]
.sym 141918 branch_instr_offset[12]
.sym 141919 pc[24]
.sym 141920 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 141921 pc[25]
.sym 141922 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 141926 branch_instr_offset[12]
.sym 141927 pc[29]
.sym 141928 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 141929 pc[30]
.sym 141930 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 141931 branch_instr_offset[12]
.sym 141932 pc[29]
.sym 141933 pc[30]
.sym 141934 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 141935 branch_instr_offset[12]
.sym 141936 pc[26]
.sym 141937 pc[27]
.sym 141938 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 141942 branch_instr_offset[9]
.sym 141943 pc[29]
.sym 141946 $abc$36303$auto$rtlil.cc:1862:And$2060[16]
.sym 141950 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 141954 branch_instr_offset[12]
.sym 141955 pc[26]
.sym 141956 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 141957 pc[27]
.sym 141958 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 141959 branch_instr_offset[12]
.sym 141960 pc[27]
.sym 141961 pc[28]
.sym 141962 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 141966 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 141970 branch_instr_offset[12]
.sym 141971 pc[27]
.sym 141972 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 141973 pc[28]
.sym 141974 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 141978 branch_instr_offset[9]
.sym 141979 pc[29]
.sym 141982 branch_instr_offset[8]
.sym 141983 pc[28]
.sym 141986 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 141990 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 141991 $abc$36303$new_n2902_
.sym 141994 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 141998 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 141999 $abc$36303$new_n2902_
.sym 142002 branch_instr_offset[7]
.sym 142003 pc[27]
.sym 142006 branch_instr_offset[7]
.sym 142007 pc[27]
.sym 142010 instr[23]
.sym 142011 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 142012 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 142013 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 142014 instr[16]
.sym 142015 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 142016 $abc$36303$new_n3644_
.sym 142018 i_wb_data[29]$SB_IO_IN
.sym 142019 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 142020 $abc$36303$new_n4108_
.sym 142022 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[20]_new_
.sym 142023 $abc$36303$new_n5175_
.sym 142024 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 142025 $abc$36303$new_n3770_
.sym 142026 $abc$36303$new_n3815_
.sym 142027 $abc$36303$new_n3821_
.sym 142028 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 142029 $abc$36303$new_n3854_
.sym 142030 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[29]_new_
.sym 142031 $abc$36303$new_n5197_
.sym 142032 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 142033 $abc$36303$new_n4107_
.sym 142034 $abc$36303$new_n3857_
.sym 142035 $abc$36303$new_n3862_
.sym 142036 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 142037 $abc$36303$new_n3896_
.sym 142042 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[16]_new_
.sym 142043 $abc$36303$new_n5165_
.sym 142044 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 142045 $abc$36303$new_n3643_
.sym 142046 i_wb_data[23]$SB_IO_IN
.sym 142047 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 142048 $abc$36303$new_n3897_
.sym 142050 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 142054 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 142058 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 142059 branch_instr_offset[12]
.sym 142060 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 142061 $abc$36303$is_alu_imm_instr_new_
.sym 142062 $abc$36303$new_n2312_
.sym 142063 $abc$36303$new_n2313_
.sym 142064 instr[16]
.sym 142066 reg_file[6][20]
.sym 142067 $abc$36303$auto$ice40_ffinit.cc:141:execute$36253
.sym 142068 instr[15]
.sym 142069 instr[17]
.sym 142070 reg_file[3][20]
.sym 142071 $abc$36303$auto$ice40_ffinit.cc:141:execute$36253
.sym 142072 instr[22]
.sym 142073 $abc$36303$new_n5302_
.sym 142074 reg_file[6][20]
.sym 142075 reg_file[7][20]
.sym 142076 instr[22]
.sym 142077 instr[20]
.sym 142078 reg_file[7][20]
.sym 142079 reg_file[3][20]
.sym 142080 instr[17]
.sym 142081 instr[15]
.sym 142082 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 142090 $abc$36303$new_n3748_
.sym 142091 $abc$36303$new_n5304_
.sym 142092 $abc$36303$new_n3754_
.sym 142093 instr[21]
.sym 142097 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 142098 reg_file[10][20]
.sym 142099 reg_file[11][20]
.sym 142100 instr[22]
.sym 142101 $abc$36303$new_n5176_
.sym 142102 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 142110 reg_file[14][20]
.sym 142111 reg_file[15][20]
.sym 142112 instr[22]
.sym 142113 instr[20]
.sym 142114 $abc$36303$new_n5177_
.sym 142115 $abc$36303$new_n5303_
.sym 142116 instr[24]
.sym 142117 instr[23]
.sym 142118 $abc$36303$auto$rtlil.cc:1862:And$2060[31]
.sym 142122 reg_file[10][25]
.sym 142123 reg_file[11][25]
.sym 142124 instr[22]
.sym 142125 $abc$36303$new_n5191_
.sym 142126 reg_file[14][25]
.sym 142127 reg_file[10][25]
.sym 142128 instr[15]
.sym 142129 instr[17]
.sym 142130 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 142134 reg_file[15][25]
.sym 142135 reg_file[11][25]
.sym 142136 instr[17]
.sym 142137 instr[15]
.sym 142142 $abc$36303$new_n5192_
.sym 142143 $abc$36303$new_n5312_
.sym 142144 instr[24]
.sym 142145 instr[23]
.sym 142146 reg_file[14][25]
.sym 142147 reg_file[15][25]
.sym 142148 instr[22]
.sym 142149 instr[20]
.sym 142150 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 142154 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 142158 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 142162 reg_file[25][25]
.sym 142163 reg_file[29][25]
.sym 142164 instr[15]
.sym 142165 instr[17]
.sym 142166 $abc$36303$new_n2215_
.sym 142167 $abc$36303$new_n4986_
.sym 142168 $abc$36303$new_n2221_
.sym 142169 instr[18]
.sym 142170 reg_file[24][25]
.sym 142171 reg_file[28][25]
.sym 142172 instr[15]
.sym 142173 $abc$36303$new_n4988_
.sym 142174 $abc$36303$new_n2219_
.sym 142175 $abc$36303$new_n2220_
.sym 142176 instr[16]
.sym 142177 $abc$36303$new_n2216_
.sym 142178 reg_file[25][25]
.sym 142179 reg_file[29][25]
.sym 142180 instr[22]
.sym 142181 instr[20]
.sym 142182 $abc$36303$new_n3960_
.sym 142183 $abc$36303$new_n3961_
.sym 142184 instr[23]
.sym 142185 $abc$36303$new_n3957_
.sym 142186 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 142190 reg_file[27][25]
.sym 142191 reg_file[31][25]
.sym 142192 instr[15]
.sym 142193 instr[17]
.sym 142194 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 142198 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 142202 $abc$36303$new_n4989_
.sym 142203 $abc$36303$new_n4985_
.sym 142204 instr[16]
.sym 142205 instr[19]
.sym 142206 reg_file[27][25]
.sym 142207 reg_file[31][25]
.sym 142208 instr[22]
.sym 142209 instr[20]
.sym 142210 $abc$36303$new_n3956_
.sym 142211 $abc$36303$new_n5313_
.sym 142212 $abc$36303$new_n3962_
.sym 142213 instr[21]
.sym 142214 $abc$36303$new_n3958_
.sym 142215 $abc$36303$new_n3959_
.sym 142216 instr[23]
.sym 142217 instr[24]
.sym 142218 $abc$36303$new_n2217_
.sym 142219 $abc$36303$new_n2218_
.sym 142220 instr[16]
.sym 142221 instr[19]
.sym 142222 reg_file[13][25]
.sym 142223 reg_file[9][25]
.sym 142224 instr[17]
.sym 142225 instr[15]
.sym 142226 reg_file[9][25]
.sym 142227 reg_file[13][25]
.sym 142228 instr[22]
.sym 142229 instr[20]
.sym 142230 i_wb_data[14]$SB_IO_IN
.sym 142234 reg_file[22][25]
.sym 142235 reg_file[18][25]
.sym 142236 instr[15]
.sym 142237 instr[17]
.sym 142238 reg_file[18][25]
.sym 142239 reg_file[22][25]
.sym 142240 instr[20]
.sym 142241 instr[22]
.sym 142242 i_wb_data[23]$SB_IO_IN
.sym 142246 reg_file[23][25]
.sym 142247 reg_file[19][25]
.sym 142248 instr[17]
.sym 142249 instr[15]
.sym 142250 $abc$36303$new_n2228_
.sym 142251 $abc$36303$new_n2231_
.sym 142252 $abc$36303$new_n2222_
.sym 142253 $abc$36303$new_n2225_
.sym 142254 reg_file[19][25]
.sym 142255 reg_file[23][25]
.sym 142256 instr[22]
.sym 142257 instr[20]
.sym 142258 $abc$36303$new_n2232_
.sym 142259 $abc$36303$new_n2233_
.sym 142260 instr[16]
.sym 142261 instr[19]
.sym 142262 $abc$36303$new_n2227_
.sym 142263 $abc$36303$new_n2226_
.sym 142264 instr[16]
.sym 142265 instr[19]
.sym 142266 reg_file[4][25]
.sym 142267 reg_file[0][25]
.sym 142268 instr[15]
.sym 142269 instr[17]
.sym 142270 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 142274 $abc$36303$auto$rtlil.cc:1862:And$2060[29]
.sym 142286 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 142306 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 142310 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 142326 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 142346 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 142357 o_wb_addr[20]$SB_IO_OUT
.sym 142402 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 142421 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 142434 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 142438 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 142439 i_wb_data[15]$SB_IO_IN
.sym 142440 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 142441 instr[15]
.sym 142442 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 142449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29611
.sym 142450 $abc$36303$auto$rtlil.cc:1862:And$2060[15]
.sym 142454 pc[2]
.sym 142455 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 142456 $abc$36303$new_n4461_
.sym 142458 instr[2]
.sym 142459 $abc$36303$auto$maccmap.cc:245:synth$11647[3]
.sym 142460 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 142461 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 142462 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20371[4]_new_
.sym 142463 instr[2]
.sym 142469 $abc$36303$new_n4559_
.sym 142470 $abc$36303$procmux$1253_Y[31]_new_
.sym 142471 $abc$36303$procmux$1178_Y[31]_new_
.sym 142474 $abc$36303$auto$maccmap.cc:112:fulladd$8968[1]_new_inv_
.sym 142475 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 142476 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 142478 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 142479 instr[21]
.sym 142480 pc[1]
.sym 142482 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 142483 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 142484 $abc$36303$new_n3684_
.sym 142486 $abc$36303$auto$maccmap.cc:245:synth$8974[4]
.sym 142487 $abc$36303$procmux$1253_Y[31]_new_
.sym 142488 $abc$36303$auto$maccmap.cc:245:synth$8981[4]
.sym 142489 $abc$36303$procmux$1178_Y[31]_new_
.sym 142490 $abc$36303$procmux$1253_Y[31]_new_
.sym 142491 $abc$36303$auto$maccmap.cc:112:fulladd$8971[1]
.sym 142492 $abc$36303$auto$maccmap.cc:111:fulladd$8970[2]
.sym 142493 $abc$36303$new_n4460_
.sym 142494 $abc$36303$new_n3682_
.sym 142495 $abc$36303$new_n3646_
.sym 142496 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 142497 $abc$36303$new_n3683_
.sym 142498 $abc$36303$auto$maccmap.cc:112:fulladd$8968[1]_new_inv_
.sym 142499 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 142500 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 142502 branch_instr_offset[9]
.sym 142503 pc[9]
.sym 142506 $abc$36303$auto$maccmap.cc:245:synth$8974[14]
.sym 142507 $abc$36303$procmux$1253_Y[31]_new_
.sym 142508 $abc$36303$auto$maccmap.cc:245:synth$8981[14]
.sym 142509 $abc$36303$procmux$1178_Y[31]_new_
.sym 142510 $abc$36303$auto$rtlil.cc:1862:And$2060[7]
.sym 142514 instr[15]
.sym 142515 pc[15]
.sym 142518 branch_instr_offset[9]
.sym 142519 pc[9]
.sym 142522 instr[20]
.sym 142523 pc[11]
.sym 142526 $abc$36303$procmux$1253_Y[31]_new_
.sym 142527 $abc$36303$auto$maccmap.cc:245:synth$8974[3]
.sym 142530 $abc$36303$new_n4469_
.sym 142531 $abc$36303$new_n4468_
.sym 142532 $abc$36303$auto$maccmap.cc:245:synth$8981[3]
.sym 142533 $abc$36303$procmux$1178_Y[31]_new_
.sym 142535 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 142536 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 142539 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 142540 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 142541 $auto$maccmap.cc:240:synth$8980.C[3]
.sym 142543 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 142544 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 142545 $auto$maccmap.cc:240:synth$8980.C[4]
.sym 142547 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 142548 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 142549 $auto$maccmap.cc:240:synth$8980.C[5]
.sym 142551 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 142552 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 142553 $auto$maccmap.cc:240:synth$8980.C[6]
.sym 142555 $abc$36303$auto$maccmap.cc:111:fulladd$11643[7]
.sym 142556 $abc$36303$auto$maccmap.cc:112:fulladd$11644[6]
.sym 142557 $auto$maccmap.cc:240:synth$8980.C[7]
.sym 142559 $abc$36303$auto$maccmap.cc:111:fulladd$11643[8]
.sym 142560 $abc$36303$auto$maccmap.cc:112:fulladd$11644[7]
.sym 142561 $auto$maccmap.cc:240:synth$8980.C[8]
.sym 142563 $abc$36303$auto$maccmap.cc:111:fulladd$11643[9]
.sym 142564 $abc$36303$auto$maccmap.cc:112:fulladd$11644[8]
.sym 142565 $auto$maccmap.cc:240:synth$8980.C[9]
.sym 142567 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 142568 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 142569 $auto$maccmap.cc:240:synth$8980.C[10]
.sym 142571 $abc$36303$auto$maccmap.cc:111:fulladd$8977[11]
.sym 142572 $abc$36303$auto$maccmap.cc:112:fulladd$11644[10]
.sym 142573 $auto$maccmap.cc:240:synth$8980.C[11]
.sym 142575 $abc$36303$auto$maccmap.cc:111:fulladd$8959[12]
.sym 142576 $abc$36303$auto$maccmap.cc:112:fulladd$8978[11]
.sym 142577 $auto$maccmap.cc:240:synth$8980.C[12]
.sym 142579 $abc$36303$auto$maccmap.cc:111:fulladd$8959[13]
.sym 142580 $abc$36303$auto$maccmap.cc:112:fulladd$8960[12]
.sym 142581 $auto$maccmap.cc:240:synth$8980.C[13]
.sym 142583 $abc$36303$auto$maccmap.cc:111:fulladd$8959[14]
.sym 142584 $abc$36303$auto$maccmap.cc:112:fulladd$8960[13]
.sym 142585 $auto$maccmap.cc:240:synth$8980.C[14]
.sym 142587 $abc$36303$auto$maccmap.cc:111:fulladd$8959[15]
.sym 142588 $abc$36303$auto$maccmap.cc:112:fulladd$8960[14]
.sym 142589 $auto$maccmap.cc:240:synth$8980.C[15]
.sym 142591 $abc$36303$auto$maccmap.cc:111:fulladd$8959[16]
.sym 142592 $abc$36303$auto$maccmap.cc:112:fulladd$8960[15]
.sym 142593 $auto$maccmap.cc:240:synth$8980.C[16]
.sym 142595 $abc$36303$auto$maccmap.cc:111:fulladd$8959[17]
.sym 142596 $abc$36303$auto$maccmap.cc:112:fulladd$8960[16]
.sym 142597 $auto$maccmap.cc:240:synth$8980.C[17]
.sym 142599 $abc$36303$auto$maccmap.cc:111:fulladd$8959[18]
.sym 142600 $abc$36303$auto$maccmap.cc:112:fulladd$8960[17]
.sym 142601 $auto$maccmap.cc:240:synth$8980.C[18]
.sym 142603 $abc$36303$auto$maccmap.cc:111:fulladd$8959[19]
.sym 142604 $abc$36303$auto$maccmap.cc:112:fulladd$8960[18]
.sym 142605 $auto$maccmap.cc:240:synth$8980.C[19]
.sym 142607 $abc$36303$auto$maccmap.cc:111:fulladd$11643[20]
.sym 142608 $abc$36303$auto$maccmap.cc:112:fulladd$8960[19]
.sym 142609 $auto$maccmap.cc:240:synth$8980.C[20]
.sym 142611 $abc$36303$auto$maccmap.cc:111:fulladd$11643[21]
.sym 142612 $abc$36303$auto$maccmap.cc:112:fulladd$11644[20]
.sym 142613 $auto$maccmap.cc:240:synth$8980.C[21]
.sym 142615 $abc$36303$auto$maccmap.cc:111:fulladd$11643[22]
.sym 142616 $abc$36303$auto$maccmap.cc:112:fulladd$11644[21]
.sym 142617 $auto$maccmap.cc:240:synth$8980.C[22]
.sym 142619 $abc$36303$auto$maccmap.cc:111:fulladd$11643[23]
.sym 142620 $abc$36303$auto$maccmap.cc:112:fulladd$11644[22]
.sym 142621 $auto$maccmap.cc:240:synth$8980.C[23]
.sym 142623 $abc$36303$auto$maccmap.cc:111:fulladd$11643[24]
.sym 142624 $abc$36303$auto$maccmap.cc:112:fulladd$11644[23]
.sym 142625 $auto$maccmap.cc:240:synth$8980.C[24]
.sym 142627 $abc$36303$auto$maccmap.cc:111:fulladd$11643[25]
.sym 142628 $abc$36303$auto$maccmap.cc:112:fulladd$11644[24]
.sym 142629 $auto$maccmap.cc:240:synth$8980.C[25]
.sym 142631 $abc$36303$auto$maccmap.cc:111:fulladd$11643[26]
.sym 142632 $abc$36303$auto$maccmap.cc:112:fulladd$11644[25]
.sym 142633 $auto$maccmap.cc:240:synth$8980.C[26]
.sym 142635 $abc$36303$auto$maccmap.cc:111:fulladd$11643[27]
.sym 142636 $abc$36303$auto$maccmap.cc:112:fulladd$11644[26]
.sym 142637 $auto$maccmap.cc:240:synth$8980.C[27]
.sym 142639 $abc$36303$auto$maccmap.cc:111:fulladd$11643[28]
.sym 142640 $abc$36303$auto$maccmap.cc:112:fulladd$11644[27]
.sym 142641 $auto$maccmap.cc:240:synth$8980.C[28]
.sym 142643 $abc$36303$auto$maccmap.cc:111:fulladd$11643[29]
.sym 142644 $abc$36303$auto$maccmap.cc:112:fulladd$11644[28]
.sym 142645 $auto$maccmap.cc:240:synth$8980.C[29]
.sym 142647 $abc$36303$auto$maccmap.cc:111:fulladd$11643[30]
.sym 142648 $abc$36303$auto$maccmap.cc:112:fulladd$11644[29]
.sym 142649 $auto$maccmap.cc:240:synth$8980.C[30]
.sym 142651 $abc$36303$auto$maccmap.cc:111:fulladd$11643[31]
.sym 142652 $abc$36303$auto$maccmap.cc:112:fulladd$11644[30]
.sym 142653 $auto$maccmap.cc:240:synth$8980.C[31]
.sym 142654 $abc$36303$auto$maccmap.cc:245:synth$8974[16]
.sym 142655 $abc$36303$procmux$1253_Y[31]_new_
.sym 142656 $abc$36303$auto$maccmap.cc:245:synth$8981[16]
.sym 142657 $abc$36303$procmux$1178_Y[31]_new_
.sym 142658 $abc$36303$auto$maccmap.cc:245:synth$8974[12]
.sym 142659 $abc$36303$procmux$1253_Y[31]_new_
.sym 142660 $abc$36303$auto$maccmap.cc:245:synth$8981[12]
.sym 142661 $abc$36303$procmux$1178_Y[31]_new_
.sym 142662 $abc$36303$auto$maccmap.cc:245:synth$8974[25]
.sym 142663 $abc$36303$procmux$1253_Y[31]_new_
.sym 142664 $abc$36303$auto$maccmap.cc:245:synth$8981[25]
.sym 142665 $abc$36303$procmux$1178_Y[31]_new_
.sym 142666 i_wb_data[19]$SB_IO_IN
.sym 142670 $abc$36303$auto$maccmap.cc:245:synth$8974[24]
.sym 142671 $abc$36303$procmux$1253_Y[31]_new_
.sym 142672 $abc$36303$auto$maccmap.cc:245:synth$8981[24]
.sym 142673 $abc$36303$procmux$1178_Y[31]_new_
.sym 142674 $abc$36303$auto$maccmap.cc:245:synth$8974[22]
.sym 142675 $abc$36303$procmux$1253_Y[31]_new_
.sym 142676 $abc$36303$auto$maccmap.cc:245:synth$8981[22]
.sym 142677 $abc$36303$procmux$1178_Y[31]_new_
.sym 142678 i_wb_data[15]$SB_IO_IN
.sym 142682 $abc$36303$auto$maccmap.cc:245:synth$8974[26]
.sym 142683 $abc$36303$procmux$1253_Y[31]_new_
.sym 142684 $abc$36303$auto$maccmap.cc:245:synth$8981[26]
.sym 142685 $abc$36303$procmux$1178_Y[31]_new_
.sym 142686 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 142687 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 142688 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 142690 $abc$36303$auto$maccmap.cc:245:synth$8974[23]
.sym 142691 $abc$36303$procmux$1253_Y[31]_new_
.sym 142692 $abc$36303$auto$maccmap.cc:245:synth$8981[23]
.sym 142693 $abc$36303$procmux$1178_Y[31]_new_
.sym 142694 $abc$36303$auto$maccmap.cc:245:synth$8974[29]
.sym 142695 $abc$36303$procmux$1253_Y[31]_new_
.sym 142696 $abc$36303$auto$maccmap.cc:245:synth$8981[29]
.sym 142697 $abc$36303$procmux$1178_Y[31]_new_
.sym 142698 $abc$36303$new_n4538_
.sym 142699 $abc$36303$new_n4539_
.sym 142700 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 142701 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142702 $abc$36303$auto$maccmap.cc:245:synth$8974[18]
.sym 142703 $abc$36303$procmux$1253_Y[31]_new_
.sym 142704 $abc$36303$auto$maccmap.cc:245:synth$8981[18]
.sym 142705 $abc$36303$procmux$1178_Y[31]_new_
.sym 142706 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 142707 $abc$36303$auto$maccmap.cc:112:fulladd$11644[9]
.sym 142708 $abc$36303$auto$maccmap.cc:111:fulladd$11643[10]
.sym 142710 $abc$36303$auto$maccmap.cc:245:synth$8974[27]
.sym 142711 $abc$36303$procmux$1253_Y[31]_new_
.sym 142712 $abc$36303$auto$maccmap.cc:245:synth$8981[27]
.sym 142713 $abc$36303$procmux$1178_Y[31]_new_
.sym 142714 $abc$36303$new_n4550_
.sym 142715 $abc$36303$new_n4551_
.sym 142716 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 142717 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142718 $abc$36303$new_n4547_
.sym 142719 $abc$36303$new_n4548_
.sym 142720 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 142721 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142722 $abc$36303$new_n4541_
.sym 142723 $abc$36303$new_n4542_
.sym 142724 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 142725 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142727 alu_i_a[0]
.sym 142728 branch_instr_offset[11]
.sym 142731 alu_i_a[1]
.sym 142732 branch_instr_offset[1]
.sym 142733 $auto$alumacc.cc:474:replace_alu$1917.C[1]
.sym 142735 alu_i_a[2]
.sym 142736 branch_instr_offset[2]
.sym 142737 $auto$alumacc.cc:474:replace_alu$1917.C[2]
.sym 142739 alu_i_a[3]
.sym 142740 branch_instr_offset[3]
.sym 142741 $auto$alumacc.cc:474:replace_alu$1917.C[3]
.sym 142743 alu_i_a[4]
.sym 142744 branch_instr_offset[4]
.sym 142745 $auto$alumacc.cc:474:replace_alu$1917.C[4]
.sym 142747 alu_i_a[5]
.sym 142748 branch_instr_offset[5]
.sym 142749 $auto$alumacc.cc:474:replace_alu$1917.C[5]
.sym 142751 alu_i_a[6]
.sym 142752 branch_instr_offset[6]
.sym 142753 $auto$alumacc.cc:474:replace_alu$1917.C[6]
.sym 142755 alu_i_a[7]
.sym 142756 branch_instr_offset[7]
.sym 142757 $auto$alumacc.cc:474:replace_alu$1917.C[7]
.sym 142759 alu_i_a[8]
.sym 142760 branch_instr_offset[8]
.sym 142761 $auto$alumacc.cc:474:replace_alu$1917.C[8]
.sym 142763 alu_i_a[9]
.sym 142764 branch_instr_offset[9]
.sym 142765 $auto$alumacc.cc:474:replace_alu$1917.C[9]
.sym 142767 alu_i_a[10]
.sym 142768 branch_instr_offset[10]
.sym 142769 $auto$alumacc.cc:474:replace_alu$1917.C[10]
.sym 142771 alu_i_a[11]
.sym 142772 branch_instr_offset[12]
.sym 142773 $auto$alumacc.cc:474:replace_alu$1917.C[11]
.sym 142775 alu_i_a[12]
.sym 142776 branch_instr_offset[12]
.sym 142777 $auto$alumacc.cc:474:replace_alu$1917.C[12]
.sym 142779 alu_i_a[13]
.sym 142780 branch_instr_offset[12]
.sym 142781 $auto$alumacc.cc:474:replace_alu$1917.C[13]
.sym 142783 alu_i_a[14]
.sym 142784 branch_instr_offset[12]
.sym 142785 $auto$alumacc.cc:474:replace_alu$1917.C[14]
.sym 142787 alu_i_a[15]
.sym 142788 branch_instr_offset[12]
.sym 142789 $auto$alumacc.cc:474:replace_alu$1917.C[15]
.sym 142791 alu_i_a[16]
.sym 142792 branch_instr_offset[12]
.sym 142793 $auto$alumacc.cc:474:replace_alu$1917.C[16]
.sym 142795 alu_i_a[17]
.sym 142796 branch_instr_offset[12]
.sym 142797 $auto$alumacc.cc:474:replace_alu$1917.C[17]
.sym 142799 alu_i_a[18]
.sym 142800 branch_instr_offset[12]
.sym 142801 $auto$alumacc.cc:474:replace_alu$1917.C[18]
.sym 142803 alu_i_a[19]
.sym 142804 branch_instr_offset[12]
.sym 142805 $auto$alumacc.cc:474:replace_alu$1917.C[19]
.sym 142807 alu_i_a[20]
.sym 142808 branch_instr_offset[12]
.sym 142809 $auto$alumacc.cc:474:replace_alu$1917.C[20]
.sym 142811 alu_i_a[21]
.sym 142812 branch_instr_offset[12]
.sym 142813 $auto$alumacc.cc:474:replace_alu$1917.C[21]
.sym 142815 alu_i_a[22]
.sym 142816 branch_instr_offset[12]
.sym 142817 $auto$alumacc.cc:474:replace_alu$1917.C[22]
.sym 142819 alu_i_a[23]
.sym 142820 branch_instr_offset[12]
.sym 142821 $auto$alumacc.cc:474:replace_alu$1917.C[23]
.sym 142823 alu_i_a[24]
.sym 142824 branch_instr_offset[12]
.sym 142825 $auto$alumacc.cc:474:replace_alu$1917.C[24]
.sym 142827 alu_i_a[25]
.sym 142828 branch_instr_offset[12]
.sym 142829 $auto$alumacc.cc:474:replace_alu$1917.C[25]
.sym 142831 alu_i_a[26]
.sym 142832 branch_instr_offset[12]
.sym 142833 $auto$alumacc.cc:474:replace_alu$1917.C[26]
.sym 142835 alu_i_a[27]
.sym 142836 branch_instr_offset[12]
.sym 142837 $auto$alumacc.cc:474:replace_alu$1917.C[27]
.sym 142839 alu_i_a[28]
.sym 142840 branch_instr_offset[12]
.sym 142841 $auto$alumacc.cc:474:replace_alu$1917.C[28]
.sym 142843 alu_i_a[29]
.sym 142844 branch_instr_offset[12]
.sym 142845 $auto$alumacc.cc:474:replace_alu$1917.C[29]
.sym 142847 alu_i_a[30]
.sym 142848 branch_instr_offset[12]
.sym 142849 $auto$alumacc.cc:474:replace_alu$1917.C[30]
.sym 142851 alu_i_a[31]
.sym 142852 branch_instr_offset[12]
.sym 142853 $auto$alumacc.cc:474:replace_alu$1917.C[31]
.sym 142854 $abc$36303$7\o_wb_addr[31:0][28]_new_
.sym 142855 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142856 pc[28]
.sym 142857 $abc$36303$new_n4342_
.sym 142858 $abc$36303$add$rtl/cpu.v:137$222_Y[20]
.sym 142859 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142860 $abc$36303$add$rtl/cpu.v:128$218_Y[20]
.sym 142861 $abc$36303$new_n4344_
.sym 142862 $abc$36303$add$rtl/cpu.v:137$222_Y[8]
.sym 142863 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142864 $abc$36303$add$rtl/cpu.v:128$218_Y[8]
.sym 142865 $abc$36303$new_n4344_
.sym 142866 $abc$36303$add$rtl/cpu.v:137$222_Y[14]
.sym 142867 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142868 $abc$36303$add$rtl/cpu.v:128$218_Y[14]
.sym 142869 $abc$36303$new_n4344_
.sym 142870 $abc$36303$add$rtl/cpu.v:137$222_Y[28]
.sym 142871 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142872 $abc$36303$add$rtl/cpu.v:128$218_Y[28]
.sym 142873 $abc$36303$new_n4344_
.sym 142874 $abc$36303$add$rtl/cpu.v:137$222_Y[29]
.sym 142875 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142876 $abc$36303$add$rtl/cpu.v:128$218_Y[29]
.sym 142877 $abc$36303$new_n4344_
.sym 142878 $abc$36303$7\o_wb_addr[31:0][20]_new_
.sym 142879 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142880 pc[20]
.sym 142881 $abc$36303$new_n4342_
.sym 142882 $abc$36303$7\o_wb_addr[31:0][14]_new_
.sym 142883 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142884 pc[14]
.sym 142885 $abc$36303$new_n4342_
.sym 142886 $abc$36303$add$rtl/cpu.v:137$222_Y[18]
.sym 142887 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142888 $abc$36303$add$rtl/cpu.v:128$218_Y[18]
.sym 142889 $abc$36303$new_n4344_
.sym 142890 $abc$36303$add$rtl/cpu.v:137$222_Y[19]
.sym 142891 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142892 $abc$36303$add$rtl/cpu.v:128$218_Y[19]
.sym 142893 $abc$36303$new_n4344_
.sym 142894 $abc$36303$add$rtl/cpu.v:137$222_Y[24]
.sym 142895 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142896 $abc$36303$add$rtl/cpu.v:128$218_Y[24]
.sym 142897 $abc$36303$new_n4344_
.sym 142898 $abc$36303$auto$rtlil.cc:1862:And$2060[22]
.sym 142902 $abc$36303$add$rtl/cpu.v:137$222_Y[15]
.sym 142903 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142904 $abc$36303$add$rtl/cpu.v:128$218_Y[15]
.sym 142905 $abc$36303$new_n4344_
.sym 142906 $abc$36303$add$rtl/cpu.v:137$222_Y[17]
.sym 142907 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142908 $abc$36303$add$rtl/cpu.v:128$218_Y[17]
.sym 142909 $abc$36303$new_n4344_
.sym 142910 $abc$36303$add$rtl/cpu.v:137$222_Y[27]
.sym 142911 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142912 $abc$36303$add$rtl/cpu.v:128$218_Y[27]
.sym 142913 $abc$36303$new_n4344_
.sym 142914 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 142918 $abc$36303$7\o_wb_addr[31:0][29]_new_
.sym 142919 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142920 pc[29]
.sym 142921 $abc$36303$new_n4342_
.sym 142922 $abc$36303$7\o_wb_addr[31:0][17]_new_
.sym 142923 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142924 pc[17]
.sym 142925 $abc$36303$new_n4342_
.sym 142926 $abc$36303$7\o_wb_addr[31:0][27]_new_
.sym 142927 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142928 pc[27]
.sym 142929 $abc$36303$new_n4342_
.sym 142930 $abc$36303$7\o_wb_addr[31:0][19]_new_
.sym 142931 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142932 pc[19]
.sym 142933 $abc$36303$new_n4342_
.sym 142934 $abc$36303$7\o_wb_addr[31:0][15]_new_
.sym 142935 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142936 pc[15]
.sym 142937 $abc$36303$new_n4342_
.sym 142938 $abc$36303$7\o_wb_addr[31:0][24]_new_
.sym 142939 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142940 pc[24]
.sym 142941 $abc$36303$new_n4342_
.sym 142942 $abc$36303$7\o_wb_addr[31:0][18]_new_
.sym 142943 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142944 pc[18]
.sym 142945 $abc$36303$new_n4342_
.sym 142946 instr[17]
.sym 142947 pc[17]
.sym 142950 $abc$36303$new_n2026_
.sym 142951 $abc$36303$new_n2013_
.sym 142952 instr[23]
.sym 142953 $2\o_wb_we[0:0]
.sym 142954 alu_i_branch_op[1]
.sym 142955 pc[13]
.sym 142958 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142959 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 142960 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 142961 i_wb_stall$SB_IO_IN
.sym 142962 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 142966 $2\o_wb_we[0:0]
.sym 142967 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 142970 i_wb_stall$SB_IO_IN
.sym 142971 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15604[3]_new_
.sym 142974 $2\o_wb_we[0:0]
.sym 142975 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 142978 $2\o_wb_we[0:0]
.sym 142979 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 142982 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 142983 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 142984 $abc$36303$new_n2012_
.sym 142985 $abc$36303$new_n2039_
.sym 142986 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 142987 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 142988 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 142989 $abc$36303$new_n3018_
.sym 142990 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 142991 $abc$36303$7\o_wb_we[0:0]_new_
.sym 142994 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 142995 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 142996 $abc$36303$new_n2012_
.sym 142997 $abc$36303$new_n2039_
.sym 142998 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 143002 branch_instr_offset[9]
.sym 143003 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 143004 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 143005 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[29]
.sym 143006 branch_instr_offset[12]
.sym 143007 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 143008 $abc$36303$is_alu_imm_instr_new_
.sym 143010 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][9]_new_inv_
.sym 143011 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][11]_new_inv_
.sym 143012 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 143014 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 143015 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][11]_new_inv_
.sym 143016 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 143021 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 143022 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][11]_new_inv_
.sym 143023 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][13]_new_inv_
.sym 143024 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 143026 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][13]_new_inv_
.sym 143027 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 143028 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 143030 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[22]_new_inv_
.sym 143031 branch_instr_offset[12]
.sym 143032 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 143033 $abc$36303$is_alu_imm_instr_new_
.sym 143034 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 143038 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 143039 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 143040 $abc$36303$new_n2012_
.sym 143041 $abc$36303$new_n2039_
.sym 143042 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 143046 $abc$36303$new_n3558_
.sym 143047 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][23]_new_
.sym 143048 $abc$36303$new_n3895_
.sym 143049 $abc$36303$new_n3864_
.sym 143050 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][15]_new_inv_
.sym 143051 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][17]_new_inv_
.sym 143052 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 143054 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 143055 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 143058 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 143062 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 143063 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 143064 $abc$36303$new_n2012_
.sym 143065 $abc$36303$new_n2039_
.sym 143066 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 143067 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 143068 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 143069 $abc$36303$new_n3558_
.sym 143070 $abc$36303$new_n3858_
.sym 143071 $abc$36303$new_n3248_
.sym 143072 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 143074 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 143075 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][15]_new_inv_
.sym 143076 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 143077 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 143078 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 143082 branch_instr_offset[12]
.sym 143083 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 143084 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 143085 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[31]
.sym 143086 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][17]_new_inv_
.sym 143087 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][19]_new_inv_
.sym 143088 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 143090 i_wb_data[31]$SB_IO_IN
.sym 143091 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 143092 $abc$36303$new_n4828_
.sym 143094 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 143098 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][19]_new_inv_
.sym 143099 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][15]_new_inv_
.sym 143100 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 143102 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 143103 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 143104 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13697[0]_new_inv_
.sym 143106 $abc$36303$auto$rtlil.cc:1862:And$2060[23]
.sym 143110 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 143111 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][23]_new_inv_
.sym 143112 $abc$36303$new_n3018_
.sym 143114 $abc$36303$new_n3976_
.sym 143115 $abc$36303$new_n3942_
.sym 143116 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 143117 $abc$36303$new_n3981_
.sym 143118 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][27]_new_inv_
.sym 143119 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][31]_new_inv_
.sym 143120 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 143121 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 143122 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][23]_new_inv_
.sym 143123 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][19]_new_inv_
.sym 143124 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 143126 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 143127 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 143128 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 143129 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 143130 $abc$36303$new_n4820_
.sym 143131 $abc$36303$new_n5245_
.sym 143132 $abc$36303$new_n4814_
.sym 143133 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[31]_new_
.sym 143134 $abc$36303$new_n2902_
.sym 143135 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 143136 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 143137 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 143138 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 143139 $abc$36303$new_n4025_
.sym 143140 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 143141 $abc$36303$new_n4062_
.sym 143142 reg_file[6][25]
.sym 143143 reg_file[7][25]
.sym 143144 instr[22]
.sym 143145 instr[20]
.sym 143146 reg_file[7][25]
.sym 143147 reg_file[3][25]
.sym 143148 instr[17]
.sym 143149 instr[15]
.sym 143150 reg_file[3][25]
.sym 143151 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 143152 instr[22]
.sym 143153 $abc$36303$new_n5311_
.sym 143154 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 143155 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 143156 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 143157 $abc$36303$new_n5243_
.sym 143158 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 143162 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 143163 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 143164 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 143165 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 143166 branch_instr_offset[12]
.sym 143167 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[23]_new_inv_
.sym 143168 $abc$36303$is_alu_imm_instr_new_
.sym 143170 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[27]
.sym 143171 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 143172 $abc$36303$new_n4063_
.sym 143174 $abc$36303$new_n3976_
.sym 143175 $abc$36303$new_n3942_
.sym 143176 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 143177 $abc$36303$new_n3981_
.sym 143178 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 143182 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 143194 $abc$36303$new_n2229_
.sym 143195 $abc$36303$new_n2230_
.sym 143196 instr[16]
.sym 143198 reg_file[6][25]
.sym 143199 $abc$36303$auto$ice40_ffinit.cc:141:execute$36273
.sym 143200 instr[15]
.sym 143201 instr[17]
.sym 143202 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 143203 i_wb_data[27]$SB_IO_IN
.sym 143204 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 143205 branch_instr_offset[7]
.sym 143206 reg_file[25][27]
.sym 143207 reg_file[29][27]
.sym 143208 instr[17]
.sym 143209 instr[15]
.sym 143214 reg_file[25][27]
.sym 143215 reg_file[29][27]
.sym 143216 instr[22]
.sym 143217 instr[20]
.sym 143218 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 143222 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 143226 reg_file[24][27]
.sym 143227 reg_file[28][27]
.sym 143228 instr[15]
.sym 143229 instr[17]
.sym 143230 reg_file[24][27]
.sym 143231 reg_file[28][27]
.sym 143232 instr[20]
.sym 143233 instr[22]
.sym 143234 $abc$36303$new_n2277_
.sym 143235 $abc$36303$new_n2278_
.sym 143236 instr[18]
.sym 143238 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 143245 instr[19]
.sym 143246 $abc$36303$new_n2282_
.sym 143247 $abc$36303$new_n2285_
.sym 143248 $abc$36303$new_n2276_
.sym 143249 $abc$36303$new_n2279_
.sym 143250 reg_file[21][27]
.sym 143251 reg_file[17][27]
.sym 143252 instr[17]
.sym 143253 instr[15]
.sym 143254 $abc$36303$new_n4059_
.sym 143255 $abc$36303$new_n4060_
.sym 143256 instr[21]
.sym 143257 instr[24]
.sym 143258 $abc$36303$new_n2280_
.sym 143259 $abc$36303$new_n2281_
.sym 143260 instr[18]
.sym 143261 instr[19]
.sym 143262 reg_file[17][27]
.sym 143263 reg_file[21][27]
.sym 143264 instr[22]
.sym 143265 instr[20]
.sym 143266 $abc$36303$new_n4053_
.sym 143267 $abc$36303$new_n4054_
.sym 143268 instr[21]
.sym 143269 instr[24]
.sym 143270 $abc$36303$new_n2284_
.sym 143271 $abc$36303$new_n2283_
.sym 143272 instr[18]
.sym 143273 instr[15]
.sym 143274 reg_file[5][27]
.sym 143275 reg_file[1][27]
.sym 143276 instr[17]
.sym 143278 reg_file[16][27]
.sym 143279 reg_file[20][27]
.sym 143280 instr[20]
.sym 143281 instr[22]
.sym 143282 reg_file[1][27]
.sym 143283 reg_file[5][27]
.sym 143284 instr[22]
.sym 143285 instr[20]
.sym 143286 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 143290 reg_file[4][27]
.sym 143291 reg_file[0][27]
.sym 143292 instr[17]
.sym 143294 reg_file[0][27]
.sym 143295 reg_file[4][27]
.sym 143296 instr[20]
.sym 143297 instr[22]
.sym 143298 reg_file[20][27]
.sym 143299 reg_file[16][27]
.sym 143300 instr[15]
.sym 143301 instr[17]
.sym 143302 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 143318 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 143346 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 143362 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 143430 i_wb_data[8]$SB_IO_IN
.sym 143434 i_wb_data[7]$SB_IO_IN
.sym 143438 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 143439 i_wb_data[7]$SB_IO_IN
.sym 143440 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 143441 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 143442 i_wb_data[10]$SB_IO_IN
.sym 143454 i_wb_data[5]$SB_IO_IN
.sym 143462 branch_instr_offset[2]
.sym 143463 $abc$36303$new_n4561_
.sym 143464 branch_instr_offset[3]
.sym 143465 branch_instr_offset[4]
.sym 143466 branch_instr_offset[4]
.sym 143467 branch_instr_offset[2]
.sym 143468 branch_instr_offset[3]
.sym 143469 $abc$36303$new_n4559_
.sym 143473 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30571
.sym 143474 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 143475 instr[20]
.sym 143476 pc[0]
.sym 143478 branch_instr_offset[2]
.sym 143479 branch_instr_offset[3]
.sym 143480 branch_instr_offset[4]
.sym 143481 $abc$36303$new_n4559_
.sym 143482 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 143486 $abc$36303$auto$maccmap.cc:112:fulladd$8968[0]_new_inv_
.sym 143487 $abc$36303$auto$maccmap.cc:111:fulladd$8967[1]_new_
.sym 143490 branch_instr_offset[2]
.sym 143491 branch_instr_offset[3]
.sym 143492 $abc$36303$new_n4559_
.sym 143493 branch_instr_offset[4]
.sym 143494 $abc$36303$auto$maccmap.cc:112:fulladd$8978[1]
.sym 143495 $abc$36303$auto$maccmap.cc:111:fulladd$8967[2]
.sym 143496 $abc$36303$procmux$1178_Y[31]_new_
.sym 143499 pc[0]
.sym 143503 pc[0]
.sym 143506 instr[22]
.sym 143507 pc[2]
.sym 143510 instr[21]
.sym 143511 pc[1]
.sym 143514 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 143518 branch_instr_offset[3]
.sym 143519 branch_instr_offset[2]
.sym 143520 $abc$36303$new_n4559_
.sym 143521 branch_instr_offset[4]
.sym 143522 $abc$36303$auto$maccmap.cc:245:synth$8963[0]
.sym 143523 $abc$36303$auto$maccmap.cc:245:synth$11647[0]
.sym 143524 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$20068[10]_new_inv_
.sym 143525 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 143526 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 143530 branch_instr_offset[6]
.sym 143531 pc[6]
.sym 143534 pc[6]
.sym 143538 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[4]_new_inv_
.sym 143539 i_reset$SB_IO_IN
.sym 143540 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143542 branch_instr_offset[6]
.sym 143543 pc[6]
.sym 143546 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 143547 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 143548 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 143550 branch_instr_offset[5]
.sym 143551 pc[5]
.sym 143554 instr[23]
.sym 143555 pc[3]
.sym 143558 branch_instr_offset[7]
.sym 143559 pc[7]
.sym 143562 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 143566 $abc$36303$auto$maccmap.cc:245:synth$8974[7]
.sym 143567 $abc$36303$procmux$1253_Y[31]_new_
.sym 143568 $abc$36303$auto$maccmap.cc:245:synth$8981[7]
.sym 143569 $abc$36303$procmux$1178_Y[31]_new_
.sym 143570 alu_i_branch_op[0]
.sym 143571 pc[12]
.sym 143574 $abc$36303$auto$maccmap.cc:245:synth$8974[9]
.sym 143575 $abc$36303$procmux$1253_Y[31]_new_
.sym 143576 $abc$36303$auto$maccmap.cc:245:synth$8981[9]
.sym 143577 $abc$36303$procmux$1178_Y[31]_new_
.sym 143578 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 143579 $abc$36303$auto$maccmap.cc:112:fulladd$11644[5]
.sym 143580 $abc$36303$auto$maccmap.cc:111:fulladd$11643[6]
.sym 143582 $abc$36303$auto$maccmap.cc:245:synth$8974[6]
.sym 143583 $abc$36303$procmux$1253_Y[31]_new_
.sym 143584 $abc$36303$auto$maccmap.cc:245:synth$8981[6]
.sym 143585 $abc$36303$procmux$1178_Y[31]_new_
.sym 143586 branch_instr_offset[7]
.sym 143587 pc[7]
.sym 143590 $abc$36303$auto$maccmap.cc:245:synth$8974[15]
.sym 143591 $abc$36303$procmux$1253_Y[31]_new_
.sym 143592 $abc$36303$auto$maccmap.cc:245:synth$8981[15]
.sym 143593 $abc$36303$procmux$1178_Y[31]_new_
.sym 143594 $abc$36303$auto$maccmap.cc:245:synth$8974[8]
.sym 143595 $abc$36303$procmux$1253_Y[31]_new_
.sym 143596 $abc$36303$auto$maccmap.cc:245:synth$8981[8]
.sym 143597 $abc$36303$procmux$1178_Y[31]_new_
.sym 143598 $abc$36303$new_n4490_
.sym 143599 $abc$36303$new_n4491_
.sym 143600 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 143601 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143602 instr[15]
.sym 143603 pc[15]
.sym 143606 $abc$36303$new_n4484_
.sym 143607 $abc$36303$new_n4485_
.sym 143608 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[8]
.sym 143609 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143610 $abc$36303$new_n4505_
.sym 143611 $abc$36303$new_n4506_
.sym 143612 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[15]
.sym 143613 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143614 $abc$36303$auto$maccmap.cc:245:synth$8974[10]
.sym 143615 $abc$36303$procmux$1253_Y[31]_new_
.sym 143616 $abc$36303$auto$maccmap.cc:245:synth$8981[10]
.sym 143617 $abc$36303$procmux$1178_Y[31]_new_
.sym 143618 instr[20]
.sym 143619 pc[11]
.sym 143622 instr[17]
.sym 143623 pc[17]
.sym 143626 $abc$36303$7\o_wb_addr[31:0][4]_new_
.sym 143627 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143628 pc[4]
.sym 143629 $abc$36303$new_n4342_
.sym 143630 instr[4]
.sym 143631 i_wb_stall$SB_IO_IN
.sym 143632 instr[5]
.sym 143633 $abc$36303$new_n2009_
.sym 143634 branch_instr_offset[4]
.sym 143635 branch_instr_offset[2]
.sym 143636 branch_instr_offset[3]
.sym 143637 $abc$36303$new_n4556_
.sym 143638 $abc$36303$7\o_wb_addr[31:0][0]_new_
.sym 143639 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143640 pc[0]
.sym 143641 $abc$36303$new_n4342_
.sym 143642 instr[16]
.sym 143643 pc[16]
.sym 143646 $abc$36303$7\o_wb_addr[31:0][6]_new_
.sym 143647 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143648 pc[6]
.sym 143649 $abc$36303$new_n4342_
.sym 143650 alu_i_branch_op[0]
.sym 143651 pc[12]
.sym 143654 $abc$36303$new_n4493_
.sym 143655 $abc$36303$new_n4494_
.sym 143656 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[11]
.sym 143657 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143658 instr[4]
.sym 143659 $abc$36303$new_n2009_
.sym 143662 alu_i_branch_op[2]
.sym 143663 pc[14]
.sym 143666 $abc$36303$new_n4508_
.sym 143667 $abc$36303$new_n4509_
.sym 143668 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 143669 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143670 $abc$36303$auto$maccmap.cc:245:synth$8974[17]
.sym 143671 $abc$36303$procmux$1253_Y[31]_new_
.sym 143672 $abc$36303$auto$maccmap.cc:245:synth$8981[17]
.sym 143673 $abc$36303$procmux$1178_Y[31]_new_
.sym 143674 $abc$36303$new_n4496_
.sym 143675 $abc$36303$new_n4497_
.sym 143676 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[12]
.sym 143677 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143678 $abc$36303$auto$maccmap.cc:245:synth$8974[11]
.sym 143679 $abc$36303$procmux$1253_Y[31]_new_
.sym 143680 $abc$36303$auto$maccmap.cc:245:synth$8981[11]
.sym 143681 $abc$36303$procmux$1178_Y[31]_new_
.sym 143682 $abc$36303$auto$maccmap.cc:245:synth$8974[13]
.sym 143683 $abc$36303$procmux$1253_Y[31]_new_
.sym 143684 $abc$36303$auto$maccmap.cc:245:synth$8981[13]
.sym 143685 $abc$36303$procmux$1178_Y[31]_new_
.sym 143686 $abc$36303$new_n4532_
.sym 143687 $abc$36303$new_n4533_
.sym 143688 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 143689 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143690 $abc$36303$new_n4529_
.sym 143691 $abc$36303$new_n4530_
.sym 143692 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[23]
.sym 143693 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143694 instr[5]
.sym 143695 instr[4]
.sym 143696 $abc$36303$new_n2009_
.sym 143698 $abc$36303$new_n4256_
.sym 143699 $abc$36303$new_n4305_
.sym 143700 $abc$36303$new_n4312_
.sym 143701 $abc$36303$new_n4320_
.sym 143702 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 143703 i_wb_data[9]$SB_IO_IN
.sym 143704 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 143705 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 143706 instr[5]
.sym 143707 i_wb_stall$SB_IO_IN
.sym 143708 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 143710 $abc$36303$new_n4526_
.sym 143711 $abc$36303$new_n4527_
.sym 143712 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[22]
.sym 143713 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143714 $abc$36303$new_n4535_
.sym 143715 $abc$36303$new_n4536_
.sym 143716 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 143717 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143718 $abc$36303$add$rtl/cpu.v:137$222_Y[2]
.sym 143719 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143720 $abc$36303$add$rtl/cpu.v:128$218_Y[2]
.sym 143721 $abc$36303$new_n4344_
.sym 143722 $abc$36303$add$rtl/cpu.v:137$222_Y[6]
.sym 143723 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143724 $abc$36303$add$rtl/cpu.v:128$218_Y[6]
.sym 143725 $abc$36303$new_n4344_
.sym 143726 $abc$36303$add$rtl/cpu.v:137$222_Y[5]
.sym 143727 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143728 $abc$36303$add$rtl/cpu.v:128$218_Y[5]
.sym 143729 $abc$36303$new_n4344_
.sym 143730 $abc$36303$add$rtl/cpu.v:137$222_Y[12]
.sym 143731 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143732 $abc$36303$add$rtl/cpu.v:128$218_Y[12]
.sym 143733 $abc$36303$new_n4344_
.sym 143734 $abc$36303$add$rtl/cpu.v:137$222_Y[11]
.sym 143735 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143736 $abc$36303$add$rtl/cpu.v:128$218_Y[11]
.sym 143737 $abc$36303$new_n4344_
.sym 143738 $abc$36303$auto$rtlil.cc:1862:And$2060[11]
.sym 143742 $abc$36303$add$rtl/cpu.v:137$222_Y[1]
.sym 143743 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143744 $abc$36303$add$rtl/cpu.v:128$218_Y[1]
.sym 143745 $abc$36303$new_n4344_
.sym 143746 $abc$36303$add$rtl/cpu.v:137$222_Y[4]
.sym 143747 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143748 $abc$36303$add$rtl/cpu.v:128$218_Y[4]
.sym 143749 $abc$36303$new_n4344_
.sym 143751 alu_i_a[0]
.sym 143752 instr[20]
.sym 143755 alu_i_a[1]
.sym 143756 instr[21]
.sym 143757 $auto$alumacc.cc:474:replace_alu$1914.C[1]
.sym 143759 alu_i_a[2]
.sym 143760 instr[22]
.sym 143761 $auto$alumacc.cc:474:replace_alu$1914.C[2]
.sym 143763 alu_i_a[3]
.sym 143764 instr[23]
.sym 143765 $auto$alumacc.cc:474:replace_alu$1914.C[3]
.sym 143767 alu_i_a[4]
.sym 143768 instr[24]
.sym 143769 $auto$alumacc.cc:474:replace_alu$1914.C[4]
.sym 143771 alu_i_a[5]
.sym 143772 branch_instr_offset[5]
.sym 143773 $auto$alumacc.cc:474:replace_alu$1914.C[5]
.sym 143775 alu_i_a[6]
.sym 143776 branch_instr_offset[6]
.sym 143777 $auto$alumacc.cc:474:replace_alu$1914.C[6]
.sym 143779 alu_i_a[7]
.sym 143780 branch_instr_offset[7]
.sym 143781 $auto$alumacc.cc:474:replace_alu$1914.C[7]
.sym 143783 alu_i_a[8]
.sym 143784 branch_instr_offset[8]
.sym 143785 $auto$alumacc.cc:474:replace_alu$1914.C[8]
.sym 143787 alu_i_a[9]
.sym 143788 branch_instr_offset[9]
.sym 143789 $auto$alumacc.cc:474:replace_alu$1914.C[9]
.sym 143791 alu_i_a[10]
.sym 143792 branch_instr_offset[10]
.sym 143793 $auto$alumacc.cc:474:replace_alu$1914.C[10]
.sym 143795 alu_i_a[11]
.sym 143796 branch_instr_offset[12]
.sym 143797 $auto$alumacc.cc:474:replace_alu$1914.C[11]
.sym 143799 alu_i_a[12]
.sym 143800 branch_instr_offset[12]
.sym 143801 $auto$alumacc.cc:474:replace_alu$1914.C[12]
.sym 143803 alu_i_a[13]
.sym 143804 branch_instr_offset[12]
.sym 143805 $auto$alumacc.cc:474:replace_alu$1914.C[13]
.sym 143807 alu_i_a[14]
.sym 143808 branch_instr_offset[12]
.sym 143809 $auto$alumacc.cc:474:replace_alu$1914.C[14]
.sym 143811 alu_i_a[15]
.sym 143812 branch_instr_offset[12]
.sym 143813 $auto$alumacc.cc:474:replace_alu$1914.C[15]
.sym 143815 alu_i_a[16]
.sym 143816 branch_instr_offset[12]
.sym 143817 $auto$alumacc.cc:474:replace_alu$1914.C[16]
.sym 143819 alu_i_a[17]
.sym 143820 branch_instr_offset[12]
.sym 143821 $auto$alumacc.cc:474:replace_alu$1914.C[17]
.sym 143823 alu_i_a[18]
.sym 143824 branch_instr_offset[12]
.sym 143825 $auto$alumacc.cc:474:replace_alu$1914.C[18]
.sym 143827 alu_i_a[19]
.sym 143828 branch_instr_offset[12]
.sym 143829 $auto$alumacc.cc:474:replace_alu$1914.C[19]
.sym 143831 alu_i_a[20]
.sym 143832 branch_instr_offset[12]
.sym 143833 $auto$alumacc.cc:474:replace_alu$1914.C[20]
.sym 143835 alu_i_a[21]
.sym 143836 branch_instr_offset[12]
.sym 143837 $auto$alumacc.cc:474:replace_alu$1914.C[21]
.sym 143839 alu_i_a[22]
.sym 143840 branch_instr_offset[12]
.sym 143841 $auto$alumacc.cc:474:replace_alu$1914.C[22]
.sym 143843 alu_i_a[23]
.sym 143844 branch_instr_offset[12]
.sym 143845 $auto$alumacc.cc:474:replace_alu$1914.C[23]
.sym 143847 alu_i_a[24]
.sym 143848 branch_instr_offset[12]
.sym 143849 $auto$alumacc.cc:474:replace_alu$1914.C[24]
.sym 143851 alu_i_a[25]
.sym 143852 branch_instr_offset[12]
.sym 143853 $auto$alumacc.cc:474:replace_alu$1914.C[25]
.sym 143855 alu_i_a[26]
.sym 143856 branch_instr_offset[12]
.sym 143857 $auto$alumacc.cc:474:replace_alu$1914.C[26]
.sym 143859 alu_i_a[27]
.sym 143860 branch_instr_offset[12]
.sym 143861 $auto$alumacc.cc:474:replace_alu$1914.C[27]
.sym 143863 alu_i_a[28]
.sym 143864 branch_instr_offset[12]
.sym 143865 $auto$alumacc.cc:474:replace_alu$1914.C[28]
.sym 143867 alu_i_a[29]
.sym 143868 branch_instr_offset[12]
.sym 143869 $auto$alumacc.cc:474:replace_alu$1914.C[29]
.sym 143871 alu_i_a[30]
.sym 143872 branch_instr_offset[12]
.sym 143873 $auto$alumacc.cc:474:replace_alu$1914.C[30]
.sym 143875 alu_i_a[31]
.sym 143876 branch_instr_offset[12]
.sym 143877 $auto$alumacc.cc:474:replace_alu$1914.C[31]
.sym 143878 $abc$36303$7\o_wb_addr[31:0][8]_new_
.sym 143879 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143880 pc[8]
.sym 143881 $abc$36303$new_n4342_
.sym 143882 $abc$36303$add$rtl/cpu.v:137$222_Y[26]
.sym 143883 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143884 $abc$36303$add$rtl/cpu.v:128$218_Y[26]
.sym 143885 $abc$36303$new_n4344_
.sym 143886 alu_i_branch_op[2]
.sym 143887 alu_i_branch_op[0]
.sym 143888 alu_i_branch_op[1]
.sym 143889 $abc$36303$auto$rtlil.cc:1832:Not$1938_new_
.sym 143890 $abc$36303$7\o_wb_addr[31:0][23]_new_
.sym 143891 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143892 pc[23]
.sym 143893 $abc$36303$new_n4342_
.sym 143894 $abc$36303$add$rtl/cpu.v:137$222_Y[31]
.sym 143895 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143896 $abc$36303$add$rtl/cpu.v:128$218_Y[31]
.sym 143897 $abc$36303$new_n4344_
.sym 143898 $abc$36303$add$rtl/cpu.v:137$222_Y[23]
.sym 143899 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143900 $abc$36303$add$rtl/cpu.v:128$218_Y[23]
.sym 143901 $abc$36303$new_n4344_
.sym 143902 $abc$36303$add$rtl/cpu.v:137$222_Y[16]
.sym 143903 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143904 $abc$36303$add$rtl/cpu.v:128$218_Y[16]
.sym 143905 $abc$36303$new_n4344_
.sym 143906 $abc$36303$add$rtl/cpu.v:137$222_Y[30]
.sym 143907 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143908 $abc$36303$add$rtl/cpu.v:128$218_Y[30]
.sym 143909 $abc$36303$new_n4344_
.sym 143910 $abc$36303$add$rtl/cpu.v:137$222_Y[21]
.sym 143911 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143912 $abc$36303$add$rtl/cpu.v:128$218_Y[21]
.sym 143913 $abc$36303$new_n4344_
.sym 143914 $abc$36303$add$rtl/cpu.v:137$222_Y[22]
.sym 143915 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143916 $abc$36303$add$rtl/cpu.v:128$218_Y[22]
.sym 143917 $abc$36303$new_n4344_
.sym 143918 $abc$36303$add$rtl/cpu.v:137$222_Y[13]
.sym 143919 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143920 $abc$36303$add$rtl/cpu.v:128$218_Y[13]
.sym 143921 $abc$36303$new_n4344_
.sym 143922 $abc$36303$7\o_wb_addr[31:0][10]_new_
.sym 143923 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143924 pc[10]
.sym 143925 $abc$36303$new_n4342_
.sym 143926 $abc$36303$add$rtl/cpu.v:137$222_Y[25]
.sym 143927 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143928 $abc$36303$add$rtl/cpu.v:128$218_Y[25]
.sym 143929 $abc$36303$new_n4344_
.sym 143930 $abc$36303$add$rtl/cpu.v:137$222_Y[10]
.sym 143931 $abc$36303$7\o_wb_we[0:0]_new_
.sym 143932 $abc$36303$add$rtl/cpu.v:128$218_Y[10]
.sym 143933 $abc$36303$new_n4344_
.sym 143934 $abc$36303$7\o_wb_addr[31:0][21]_new_
.sym 143935 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143936 pc[21]
.sym 143937 $abc$36303$new_n4342_
.sym 143938 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 143942 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 143946 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 143950 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 143954 $abc$36303$new_n2026_
.sym 143955 $abc$36303$new_n2013_
.sym 143956 $abc$36303$is_alu_imm_instr_new_
.sym 143957 instr[23]
.sym 143958 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 143962 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 143966 $abc$36303$7\o_wb_addr[31:0][25]_new_
.sym 143967 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143968 pc[25]
.sym 143969 $abc$36303$new_n4342_
.sym 143970 $abc$36303$7\o_wb_addr[31:0][22]_new_
.sym 143971 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143972 pc[22]
.sym 143973 $abc$36303$new_n4342_
.sym 143974 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13773[1]_new_
.sym 143975 $abc$36303$new_n3650_
.sym 143976 $abc$36303$new_n3651_
.sym 143978 $abc$36303$7\o_wb_addr[31:0][13]_new_
.sym 143979 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143980 pc[13]
.sym 143981 $abc$36303$new_n4342_
.sym 143982 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 143983 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 143984 $abc$36303$new_n2012_
.sym 143985 $abc$36303$new_n2039_
.sym 143986 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 143987 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 143988 $abc$36303$new_n2012_
.sym 143989 $abc$36303$new_n2039_
.sym 143990 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 143991 i_wb_data[17]$SB_IO_IN
.sym 143992 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 143993 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 143994 $abc$36303$7\o_wb_addr[31:0][30]_new_
.sym 143995 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 143996 pc[30]
.sym 143997 $abc$36303$new_n4342_
.sym 143998 $2\o_wb_we[0:0]
.sym 143999 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 144002 $abc$36303$7\o_wb_addr[31:0][26]_new_
.sym 144003 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 144004 pc[26]
.sym 144005 $abc$36303$new_n4342_
.sym 144006 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][11]_new_inv_
.sym 144007 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][7]_new_inv_
.sym 144008 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 144010 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 144011 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][7]_new_inv_
.sym 144012 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 144014 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][7]_new_inv_
.sym 144015 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][9]_new_inv_
.sym 144016 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 144018 branch_instr_offset[12]
.sym 144019 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 144020 $abc$36303$is_alu_imm_instr_new_
.sym 144022 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144026 $abc$36303$auto$rtlil.cc:1862:And$2060[20]
.sym 144030 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[16]_new_inv_
.sym 144031 branch_instr_offset[12]
.sym 144032 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 144033 $abc$36303$is_alu_imm_instr_new_
.sym 144034 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][3]_new_inv_
.sym 144035 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][7]_new_inv_
.sym 144036 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 144038 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 144039 i_wb_data[16]$SB_IO_IN
.sym 144040 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 144041 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[16]
.sym 144042 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 144043 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 144044 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13706[0]_new_inv_
.sym 144046 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][13]_new_inv_
.sym 144047 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][9]_new_inv_
.sym 144048 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 144050 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 144051 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 144054 $abc$36303$new_n3558_
.sym 144055 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][22]_new_
.sym 144056 $abc$36303$new_n3853_
.sym 144057 $abc$36303$new_n3823_
.sym 144058 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 144059 branch_instr_offset[12]
.sym 144060 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 144061 $abc$36303$is_alu_imm_instr_new_
.sym 144062 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 144063 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 144064 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 144065 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 144066 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 144070 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 144074 instr[17]
.sym 144075 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 144076 $abc$36303$new_n3130_
.sym 144078 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 144079 i_wb_data[25]$SB_IO_IN
.sym 144080 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 144081 branch_instr_offset[5]
.sym 144082 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][21]_new_inv_
.sym 144083 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][17]_new_inv_
.sym 144084 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 144086 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][17]_new_inv_
.sym 144087 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][13]_new_inv_
.sym 144088 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 144090 alu_i_branch_op[1]
.sym 144091 alu_i_branch_op[2]
.sym 144092 alu_i_branch_op[0]
.sym 144094 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[25]
.sym 144095 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 144096 $abc$36303$new_n3982_
.sym 144098 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144102 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144106 branch_instr_offset[10]
.sym 144107 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 144108 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 144109 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[30]
.sym 144110 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][19]_new_inv_
.sym 144111 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][21]_new_inv_
.sym 144112 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 144114 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 144115 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 144116 $abc$36303$new_n2012_
.sym 144117 $abc$36303$new_n2039_
.sym 144118 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 144119 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 144120 $abc$36303$new_n2012_
.sym 144121 $abc$36303$new_n2039_
.sym 144122 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][27]_new_inv_
.sym 144123 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][19]_new_inv_
.sym 144124 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 144125 $abc$36303$new_n3018_
.sym 144126 $abc$36303$new_n4026_
.sym 144127 $abc$36303$new_n4027_
.sym 144128 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[27]_new_
.sym 144129 $abc$36303$new_n4032_
.sym 144130 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][19]_new_inv_
.sym 144131 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 144132 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 144133 $abc$36303$new_n3018_
.sym 144134 $abc$36303$new_n4029_
.sym 144135 $abc$36303$new_n4030_
.sym 144138 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 144139 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 144140 $abc$36303$new_n3977_
.sym 144141 $abc$36303$new_n3018_
.sym 144142 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144146 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][21]_new_inv_
.sym 144147 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][23]_new_inv_
.sym 144148 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 144150 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 144151 branch_instr_offset[12]
.sym 144152 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 144153 $abc$36303$is_alu_imm_instr_new_
.sym 144154 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 144155 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 144156 $abc$36303$new_n2012_
.sym 144157 $abc$36303$new_n2039_
.sym 144158 $abc$36303$new_n4029_
.sym 144159 $abc$36303$new_n4030_
.sym 144160 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][23]_new_inv_
.sym 144161 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 144162 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][25]_new_inv_
.sym 144163 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][21]_new_inv_
.sym 144164 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 144165 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 144166 $abc$36303$new_n3979_
.sym 144167 $abc$36303$new_n3980_
.sym 144168 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][23]_new_inv_
.sym 144169 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 144170 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 144174 $abc$36303$new_n2012_
.sym 144175 $abc$36303$new_n2039_
.sym 144176 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 144178 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 144182 $abc$36303$new_n2039_
.sym 144183 $abc$36303$new_n2012_
.sym 144184 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 144186 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 144187 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 144188 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 144189 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 144190 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144194 $abc$36303$new_n3980_
.sym 144195 $abc$36303$new_n3979_
.sym 144196 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 144198 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 144199 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 144202 branch_instr_offset[12]
.sym 144203 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 144204 $abc$36303$is_alu_imm_instr_new_
.sym 144206 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[27]_new_inv_
.sym 144207 branch_instr_offset[12]
.sym 144208 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 144209 $abc$36303$is_alu_imm_instr_new_
.sym 144213 instr[15]
.sym 144214 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 144218 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 144222 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144226 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 144230 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144234 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[27]_new_
.sym 144235 $abc$36303$new_n4025_
.sym 144236 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 144237 $abc$36303$new_n4062_
.sym 144238 reg_file[26][27]
.sym 144239 reg_file[30][27]
.sym 144240 instr[20]
.sym 144241 instr[22]
.sym 144242 reg_file[26][27]
.sym 144243 reg_file[30][27]
.sym 144244 instr[15]
.sym 144245 instr[17]
.sym 144246 $abc$36303$new_n4042_
.sym 144247 $abc$36303$new_n4036_
.sym 144248 $abc$36303$new_n4048_
.sym 144249 instr[23]
.sym 144250 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 144254 instr[21]
.sym 144255 $abc$36303$new_n4046_
.sym 144256 $abc$36303$new_n4047_
.sym 144257 $abc$36303$new_n4043_
.sym 144258 $abc$36303$new_n4045_
.sym 144259 $abc$36303$new_n4044_
.sym 144260 instr[21]
.sym 144261 instr[24]
.sym 144262 reg_file[12][27]
.sym 144263 reg_file[8][27]
.sym 144264 instr[15]
.sym 144265 instr[17]
.sym 144266 reg_file[8][27]
.sym 144267 reg_file[12][27]
.sym 144268 instr[20]
.sym 144269 instr[22]
.sym 144270 $abc$36303$new_n4038_
.sym 144271 $abc$36303$new_n4039_
.sym 144272 instr[21]
.sym 144273 instr[24]
.sym 144274 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144278 reg_file[27][27]
.sym 144279 reg_file[31][27]
.sym 144280 instr[17]
.sym 144281 instr[15]
.sym 144282 $abc$36303$new_n2266_
.sym 144283 $abc$36303$new_n2265_
.sym 144284 instr[18]
.sym 144285 instr[19]
.sym 144286 $abc$36303$new_n4055_
.sym 144287 $abc$36303$new_n4058_
.sym 144288 $abc$36303$new_n4049_
.sym 144289 $abc$36303$new_n4052_
.sym 144290 reg_file[27][27]
.sym 144291 reg_file[31][27]
.sym 144292 instr[22]
.sym 144293 instr[20]
.sym 144294 reg_file[18][27]
.sym 144295 reg_file[22][27]
.sym 144296 instr[20]
.sym 144297 instr[22]
.sym 144302 reg_file[22][27]
.sym 144303 reg_file[18][27]
.sym 144304 instr[15]
.sym 144305 instr[17]
.sym 144306 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144310 $abc$36303$new_n4056_
.sym 144311 $abc$36303$new_n4057_
.sym 144312 instr[21]
.sym 144314 reg_file[13][27]
.sym 144315 reg_file[9][27]
.sym 144316 instr[17]
.sym 144317 instr[15]
.sym 144318 reg_file[9][27]
.sym 144319 reg_file[13][27]
.sym 144320 instr[22]
.sym 144321 instr[20]
.sym 144322 $abc$36303$new_n2287_
.sym 144323 $abc$36303$new_n2286_
.sym 144324 instr[18]
.sym 144325 instr[19]
.sym 144334 $abc$36303$auto$rtlil.cc:1862:And$2060[25]
.sym 144350 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 144358 $abc$36303$procmux$1665_Y[2]_new_
.sym 144359 i_wb_ack$SB_IO_IN
.sym 144360 $abc$36303$new_n4333_
.sym 144406 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 144434 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 144454 reg_file[11][5]
.sym 144455 reg_file[15][5]
.sym 144456 instr[22]
.sym 144457 instr[20]
.sym 144462 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 144466 reg_file[15][5]
.sym 144467 reg_file[11][5]
.sym 144468 instr[17]
.sym 144469 instr[15]
.sym 144470 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 144474 branch_instr_offset[2]
.sym 144475 branch_instr_offset[4]
.sym 144476 branch_instr_offset[3]
.sym 144477 $abc$36303$new_n4561_
.sym 144486 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 144490 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 144491 i_wb_data[6]$SB_IO_IN
.sym 144492 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 144493 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 144494 branch_instr_offset[3]
.sym 144495 branch_instr_offset[4]
.sym 144496 $abc$36303$new_n4561_
.sym 144497 branch_instr_offset[2]
.sym 144498 $abc$36303$auto$maccmap.cc:111:fulladd$11643[1]_new_
.sym 144499 $abc$36303$auto$maccmap.cc:112:fulladd$8968[0]_new_inv_
.sym 144500 $abc$36303$auto$maccmap.cc:111:fulladd$8967[1]_new_
.sym 144501 $abc$36303$procmux$1253_Y[31]_new_
.sym 144502 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 144503 instr[20]
.sym 144504 pc[0]
.sym 144506 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 144511 $abc$36303$auto$maccmap.cc:111:fulladd$8967[0]
.sym 144514 pc[1]
.sym 144515 branch_instr_offset[1]
.sym 144518 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 144519 instr[21]
.sym 144520 pc[1]
.sym 144522 $abc$36303$new_n4561_
.sym 144523 branch_instr_offset[2]
.sym 144524 branch_instr_offset[3]
.sym 144525 branch_instr_offset[4]
.sym 144526 branch_instr_offset[2]
.sym 144527 branch_instr_offset[3]
.sym 144528 $abc$36303$new_n4561_
.sym 144529 branch_instr_offset[4]
.sym 144530 branch_instr_offset[3]
.sym 144531 branch_instr_offset[2]
.sym 144532 $abc$36303$new_n4561_
.sym 144533 branch_instr_offset[4]
.sym 144534 branch_instr_offset[2]
.sym 144535 branch_instr_offset[3]
.sym 144536 $abc$36303$new_n4556_
.sym 144537 branch_instr_offset[4]
.sym 144538 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 144542 $abc$36303$new_n4556_
.sym 144543 branch_instr_offset[2]
.sym 144544 branch_instr_offset[3]
.sym 144545 branch_instr_offset[4]
.sym 144546 branch_instr_offset[4]
.sym 144547 branch_instr_offset[2]
.sym 144548 branch_instr_offset[3]
.sym 144549 $abc$36303$new_n4561_
.sym 144550 instr[22]
.sym 144551 pc[2]
.sym 144556 branch_instr_offset[5]
.sym 144558 instr[24]
.sym 144559 pc[4]
.sym 144562 i_wb_data[31]$SB_IO_IN
.sym 144566 branch_instr_offset[2]
.sym 144567 branch_instr_offset[4]
.sym 144568 branch_instr_offset[3]
.sym 144569 $abc$36303$new_n4556_
.sym 144570 i_wb_data[12]$SB_IO_IN
.sym 144574 branch_instr_offset[5]
.sym 144575 pc[5]
.sym 144578 i_wb_data[4]$SB_IO_IN
.sym 144582 $abc$36303$new_n4481_
.sym 144583 $abc$36303$new_n4482_
.sym 144584 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[7]
.sym 144585 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 144586 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 144587 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 144588 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 144590 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 144591 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 144592 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 144594 $abc$36303$new_n4478_
.sym 144595 $abc$36303$new_n4479_
.sym 144596 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[6]
.sym 144597 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 144598 instr[23]
.sym 144599 pc[3]
.sym 144602 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 144603 $abc$36303$auto$maccmap.cc:112:fulladd$8968[4]
.sym 144604 $abc$36303$auto$maccmap.cc:111:fulladd$11643[5]
.sym 144606 $abc$36303$new_n4487_
.sym 144607 $abc$36303$new_n4488_
.sym 144608 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[9]
.sym 144609 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 144610 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 144611 $abc$36303$auto$maccmap.cc:112:fulladd$8968[2]
.sym 144612 $abc$36303$auto$maccmap.cc:111:fulladd$8967[3]
.sym 144614 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 144618 pc[7]
.sym 144622 reg_file[19][5]
.sym 144623 reg_file[23][5]
.sym 144624 instr[22]
.sym 144625 instr[20]
.sym 144626 pc[8]
.sym 144630 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 144631 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 144632 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 144634 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 144635 $abc$36303$auto$maccmap.cc:112:fulladd$8968[3]
.sym 144636 $abc$36303$auto$maccmap.cc:111:fulladd$8967[4]
.sym 144638 reg_file[19][5]
.sym 144639 reg_file[23][5]
.sym 144640 instr[15]
.sym 144641 instr[17]
.sym 144642 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 144647 pc[2]
.sym 144652 pc[3]
.sym 144656 pc[4]
.sym 144657 $auto$alumacc.cc:474:replace_alu$1920.C[4]
.sym 144660 pc[5]
.sym 144661 $auto$alumacc.cc:474:replace_alu$1920.C[5]
.sym 144664 pc[6]
.sym 144665 $auto$alumacc.cc:474:replace_alu$1920.C[6]
.sym 144668 pc[7]
.sym 144669 $auto$alumacc.cc:474:replace_alu$1920.C[7]
.sym 144672 pc[8]
.sym 144673 $auto$alumacc.cc:474:replace_alu$1920.C[8]
.sym 144676 pc[9]
.sym 144677 $auto$alumacc.cc:474:replace_alu$1920.C[9]
.sym 144680 pc[10]
.sym 144681 $auto$alumacc.cc:474:replace_alu$1920.C[10]
.sym 144684 pc[11]
.sym 144685 $auto$alumacc.cc:474:replace_alu$1920.C[11]
.sym 144688 pc[12]
.sym 144689 $auto$alumacc.cc:474:replace_alu$1920.C[12]
.sym 144692 pc[13]
.sym 144693 $auto$alumacc.cc:474:replace_alu$1920.C[13]
.sym 144696 pc[14]
.sym 144697 $auto$alumacc.cc:474:replace_alu$1920.C[14]
.sym 144700 pc[15]
.sym 144701 $auto$alumacc.cc:474:replace_alu$1920.C[15]
.sym 144704 pc[16]
.sym 144705 $auto$alumacc.cc:474:replace_alu$1920.C[16]
.sym 144708 pc[17]
.sym 144709 $auto$alumacc.cc:474:replace_alu$1920.C[17]
.sym 144712 pc[18]
.sym 144713 $auto$alumacc.cc:474:replace_alu$1920.C[18]
.sym 144716 pc[19]
.sym 144717 $auto$alumacc.cc:474:replace_alu$1920.C[19]
.sym 144720 pc[20]
.sym 144721 $auto$alumacc.cc:474:replace_alu$1920.C[20]
.sym 144724 pc[21]
.sym 144725 $auto$alumacc.cc:474:replace_alu$1920.C[21]
.sym 144728 pc[22]
.sym 144729 $auto$alumacc.cc:474:replace_alu$1920.C[22]
.sym 144732 pc[23]
.sym 144733 $auto$alumacc.cc:474:replace_alu$1920.C[23]
.sym 144736 pc[24]
.sym 144737 $auto$alumacc.cc:474:replace_alu$1920.C[24]
.sym 144740 pc[25]
.sym 144741 $auto$alumacc.cc:474:replace_alu$1920.C[25]
.sym 144744 pc[26]
.sym 144745 $auto$alumacc.cc:474:replace_alu$1920.C[26]
.sym 144748 pc[27]
.sym 144749 $auto$alumacc.cc:474:replace_alu$1920.C[27]
.sym 144752 pc[28]
.sym 144753 $auto$alumacc.cc:474:replace_alu$1920.C[28]
.sym 144756 pc[29]
.sym 144757 $auto$alumacc.cc:474:replace_alu$1920.C[29]
.sym 144760 pc[30]
.sym 144761 $auto$alumacc.cc:474:replace_alu$1920.C[30]
.sym 144764 pc[31]
.sym 144765 $auto$alumacc.cc:474:replace_alu$1920.C[31]
.sym 144766 $2\o_wb_we[0:0]
.sym 144767 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[11]_new_inv_
.sym 144770 $abc$36303$7\o_wb_addr[31:0][5]_new_
.sym 144771 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 144772 pc[5]
.sym 144773 $abc$36303$new_n4342_
.sym 144775 alu_i_b[0]
.sym 144776 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 144779 alu_i_b[1]
.sym 144780 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 144783 alu_i_b[2]
.sym 144784 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 144787 alu_i_b[3]
.sym 144788 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 144791 alu_i_b[4]
.sym 144792 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 144795 alu_i_b[5]
.sym 144796 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 144799 alu_i_b[6]
.sym 144800 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 144803 alu_i_b[7]
.sym 144804 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 144807 alu_i_b[8]
.sym 144808 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 144811 alu_i_b[9]
.sym 144812 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 144815 alu_i_b[10]
.sym 144816 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 144819 alu_i_b[11]
.sym 144820 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 144823 alu_i_b[12]
.sym 144824 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 144827 alu_i_b[13]
.sym 144828 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 144831 alu_i_b[14]
.sym 144832 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 144835 alu_i_b[15]
.sym 144836 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 144839 alu_i_b[16]
.sym 144840 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 144843 alu_i_b[17]
.sym 144844 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 144847 alu_i_b[18]
.sym 144848 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 144851 alu_i_b[19]
.sym 144852 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 144855 alu_i_b[20]
.sym 144856 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 144859 alu_i_b[21]
.sym 144860 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 144863 alu_i_b[22]
.sym 144864 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 144867 alu_i_b[23]
.sym 144868 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 144871 alu_i_b[24]
.sym 144872 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 144875 alu_i_b[25]
.sym 144876 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 144879 alu_i_b[26]
.sym 144880 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 144883 alu_i_b[27]
.sym 144884 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 144887 alu_i_b[28]
.sym 144888 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 144891 alu_i_b[29]
.sym 144892 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 144895 alu_i_b[30]
.sym 144896 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 144899 alu_i_b[31]
.sym 144900 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 144902 $abc$36303$new_n4258_
.sym 144903 $abc$36303$new_n4298_
.sym 144904 $abc$36303$new_n4301_
.sym 144905 $abc$36303$auto$alumacc.cc:491:replace_alu$1928[31]
.sym 144906 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 144910 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 144914 $abc$36303$7\o_wb_addr[31:0][31]_new_
.sym 144915 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 144916 pc[31]
.sym 144917 $abc$36303$new_n4342_
.sym 144918 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 144922 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 144926 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 144930 $abc$36303$7\o_wb_addr[31:0][16]_new_
.sym 144931 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 144932 pc[16]
.sym 144933 $abc$36303$new_n4342_
.sym 144934 $abc$36303$new_n4258_
.sym 144935 $abc$36303$new_n4298_
.sym 144936 $abc$36303$new_n4301_
.sym 144937 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 144938 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 144939 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 144940 $abc$36303$new_n2012_
.sym 144941 $abc$36303$new_n2039_
.sym 144942 branch_instr_offset[12]
.sym 144943 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 144944 $abc$36303$is_alu_imm_instr_new_
.sym 144946 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 144950 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 144951 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 144952 $abc$36303$new_n4313_
.sym 144953 $abc$36303$auto$rtlil.cc:1832:Not$1938_new_
.sym 144954 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 144958 $abc$36303$new_n4256_
.sym 144959 $abc$36303$new_n4305_
.sym 144960 $abc$36303$new_n4312_
.sym 144961 $abc$36303$new_n4316_
.sym 144962 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 144966 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 144970 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 144971 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[15]_new_
.sym 144972 $abc$36303$new_n3681_
.sym 144973 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13769[0]_new_inv_
.sym 144974 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 144978 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 144982 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 144986 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 144987 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 144988 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 144989 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 144990 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 144994 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 144995 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 144996 $abc$36303$new_n2012_
.sym 144997 $abc$36303$new_n2039_
.sym 144998 $abc$36303$new_n4258_
.sym 144999 $abc$36303$new_n4298_
.sym 145000 $abc$36303$new_n4301_
.sym 145002 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[15]_new_inv_
.sym 145003 branch_instr_offset[12]
.sym 145004 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 145005 $abc$36303$is_alu_imm_instr_new_
.sym 145006 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 145007 instr[21]
.sym 145008 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 145009 $abc$36303$is_alu_imm_instr_new_
.sym 145010 $abc$36303$new_n2012_
.sym 145011 $abc$36303$new_n2039_
.sym 145012 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 145014 $abc$36303$new_n3077_
.sym 145015 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 145016 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 145017 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 145018 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 145019 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[0]_new_
.sym 145020 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 145021 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 145022 $abc$36303$new_n4302_
.sym 145023 $abc$36303$new_n4303_
.sym 145026 $abc$36303$new_n2039_
.sym 145027 $abc$36303$new_n2012_
.sym 145028 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 145030 $abc$36303$new_n4259_
.sym 145031 $abc$36303$new_n4261_
.sym 145032 $abc$36303$new_n4262_
.sym 145033 $abc$36303$new_n4295_
.sym 145034 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][3]_new_inv_
.sym 145035 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 145038 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 145039 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 145040 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 145042 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][9]_new_inv_
.sym 145043 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 145044 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 145046 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][3]_new_inv_
.sym 145047 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][5]_new_inv_
.sym 145048 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 145050 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 145051 $abc$36303$techmap\u_alu.$logic_not$rtl/alu.v:36$138_Y_new_inv_
.sym 145052 $abc$36303$new_n4307_
.sym 145054 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[16]_new_
.sym 145055 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 145058 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[16]_new_
.sym 145059 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[15]_new_
.sym 145060 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 145061 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 145062 $abc$36303$new_n3943_
.sym 145063 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[25]_new_
.sym 145064 $abc$36303$new_n3975_
.sym 145065 $abc$36303$new_n3945_
.sym 145066 $2\o_wb_we[0:0]
.sym 145067 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 145070 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 145071 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][5]_new_inv_
.sym 145072 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145073 $abc$36303$new_n3018_
.sym 145074 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 145075 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][5]_new_inv_
.sym 145076 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145077 $abc$36303$new_n3558_
.sym 145078 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 145079 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][13]_new_inv_
.sym 145080 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145081 $abc$36303$new_n3018_
.sym 145082 alu_i_branch_op[0]
.sym 145083 alu_i_branch_op[1]
.sym 145084 alu_i_branch_op[2]
.sym 145086 $2\o_wb_we[0:0]
.sym 145087 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 145090 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 145091 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 145092 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145093 $abc$36303$new_n3558_
.sym 145094 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][17]_new_inv_
.sym 145095 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 145096 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145098 branch_instr_offset[8]
.sym 145099 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 145100 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 145101 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[28]
.sym 145102 instr[19]
.sym 145103 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 145104 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 145105 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[19]
.sym 145106 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 145107 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 145108 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145109 $abc$36303$new_n3558_
.sym 145110 i_wb_data[19]$SB_IO_IN
.sym 145111 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 145112 $abc$36303$new_n3727_
.sym 145114 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 145115 $abc$36303$new_n5169_
.sym 145116 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 145117 $abc$36303$new_n3726_
.sym 145118 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 145119 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 145120 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 145121 $abc$36303$new_n4061_
.sym 145122 $abc$36303$new_n3935_
.sym 145123 $abc$36303$new_n5190_
.sym 145124 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 145125 $abc$36303$new_n3939_
.sym 145126 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 145127 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 145128 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 145129 $abc$36303$new_n4033_
.sym 145130 alu_i_branch_op[2]
.sym 145131 $abc$36303$new_n5167_
.sym 145132 $abc$36303$new_n3687_
.sym 145133 $abc$36303$new_n5168_
.sym 145134 branch_instr_offset[12]
.sym 145135 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 145136 $abc$36303$is_alu_imm_instr_new_
.sym 145138 instr[24]
.sym 145139 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 145140 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 145141 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[24]
.sym 145142 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 145143 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[22]_new_
.sym 145144 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[23]_new_
.sym 145145 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 145146 i_wb_data[24]$SB_IO_IN
.sym 145147 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 145148 $abc$36303$new_n3940_
.sym 145150 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 145151 alu_i_branch_op[0]
.sym 145152 alu_i_branch_op[1]
.sym 145153 $abc$36303$new_n5166_
.sym 145154 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 145158 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][29]_new_inv_
.sym 145159 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][21]_new_inv_
.sym 145160 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145161 $abc$36303$new_n3018_
.sym 145162 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 145163 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 145164 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 145165 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 145166 branch_instr_offset[12]
.sym 145167 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[31]_new_inv_
.sym 145168 $abc$36303$is_alu_imm_instr_new_
.sym 145170 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[31]_new_
.sym 145171 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 145172 $abc$36303$new_n4825_
.sym 145173 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13625[0]_new_inv_
.sym 145174 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 145175 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 145176 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 145177 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 145178 $abc$36303$new_n4072_
.sym 145179 $abc$36303$new_n4073_
.sym 145180 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][25]_new_inv_
.sym 145181 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 145182 $abc$36303$new_n4069_
.sym 145183 $abc$36303$new_n4070_
.sym 145184 $abc$36303$new_n5196_
.sym 145186 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 145190 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 145191 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 145192 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 145193 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 145194 branch_instr_offset[12]
.sym 145195 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 145196 $abc$36303$is_alu_imm_instr_new_
.sym 145198 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 145202 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 145206 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 145207 i_wb_data[14]$SB_IO_IN
.sym 145208 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 145209 alu_i_branch_op[2]
.sym 145210 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 145211 $abc$36303$new_n3946_
.sym 145212 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 145213 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 145214 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[25]_new_
.sym 145215 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 145216 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[27]_new_
.sym 145217 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 145218 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 145219 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 145220 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 145221 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 145222 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 145229 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 145230 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 145234 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 145238 reg_file[11][19]
.sym 145239 reg_file[15][19]
.sym 145240 instr[22]
.sym 145241 instr[20]
.sym 145242 reg_file[15][19]
.sym 145243 reg_file[11][19]
.sym 145244 instr[17]
.sym 145245 instr[15]
.sym 145246 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[29]_new_inv_
.sym 145247 branch_instr_offset[12]
.sym 145248 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 145249 $abc$36303$is_alu_imm_instr_new_
.sym 145250 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[25]_new_inv_
.sym 145251 branch_instr_offset[12]
.sym 145252 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 145253 $abc$36303$is_alu_imm_instr_new_
.sym 145257 instr[16]
.sym 145258 reg_file[6][27]
.sym 145259 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 145260 instr[20]
.sym 145261 instr[22]
.sym 145262 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 145266 reg_file[3][27]
.sym 145267 reg_file[7][27]
.sym 145268 instr[22]
.sym 145269 instr[20]
.sym 145270 reg_file[7][27]
.sym 145271 reg_file[3][27]
.sym 145272 instr[17]
.sym 145273 instr[15]
.sym 145274 reg_file[6][27]
.sym 145275 $abc$36303$auto$ice40_ffinit.cc:141:execute$36281
.sym 145276 instr[15]
.sym 145277 instr[17]
.sym 145278 $abc$36303$new_n4050_
.sym 145279 $abc$36303$new_n4051_
.sym 145280 instr[21]
.sym 145282 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 145286 reg_file[11][27]
.sym 145287 reg_file[15][27]
.sym 145288 instr[22]
.sym 145289 instr[20]
.sym 145290 $abc$36303$new_n2273_
.sym 145291 $abc$36303$new_n2274_
.sym 145292 instr[18]
.sym 145293 $abc$36303$new_n2270_
.sym 145294 $abc$36303$new_n4040_
.sym 145295 $abc$36303$new_n4041_
.sym 145296 instr[21]
.sym 145297 $abc$36303$new_n4037_
.sym 145298 $abc$36303$new_n2269_
.sym 145299 $abc$36303$new_n2263_
.sym 145300 $abc$36303$new_n2275_
.sym 145301 instr[16]
.sym 145302 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 145306 reg_file[15][27]
.sym 145307 reg_file[11][27]
.sym 145308 instr[17]
.sym 145309 instr[15]
.sym 145310 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 145314 $abc$36303$new_n2272_
.sym 145315 $abc$36303$new_n2271_
.sym 145316 instr[18]
.sym 145317 instr[19]
.sym 145322 reg_file[23][27]
.sym 145323 reg_file[19][27]
.sym 145324 instr[17]
.sym 145325 instr[15]
.sym 145328 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 145330 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 145334 instr[18]
.sym 145335 $abc$36303$new_n2267_
.sym 145336 $abc$36303$new_n2268_
.sym 145337 $abc$36303$new_n2264_
.sym 145338 reg_file[19][27]
.sym 145339 reg_file[23][27]
.sym 145340 instr[22]
.sym 145341 instr[20]
.sym 145349 instr[21]
.sym 145358 reg_file[10][27]
.sym 145359 reg_file[14][27]
.sym 145360 instr[20]
.sym 145361 instr[22]
.sym 145365 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 145374 reg_file[14][27]
.sym 145375 reg_file[10][27]
.sym 145376 instr[15]
.sym 145377 instr[17]
.sym 145378 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 145386 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 145397 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 145438 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 145450 reg_file[13][5]
.sym 145451 reg_file[9][5]
.sym 145452 instr[17]
.sym 145453 instr[15]
.sym 145466 reg_file[9][5]
.sym 145467 reg_file[13][5]
.sym 145468 instr[22]
.sym 145469 instr[20]
.sym 145470 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145478 reg_file[14][5]
.sym 145479 reg_file[10][5]
.sym 145480 instr[15]
.sym 145481 instr[17]
.sym 145482 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145490 $abc$36303$new_n3310_
.sym 145491 $abc$36303$new_n3311_
.sym 145492 instr[21]
.sym 145493 instr[24]
.sym 145494 $abc$36303$new_n2495_
.sym 145495 $abc$36303$new_n2496_
.sym 145496 instr[16]
.sym 145498 reg_file[10][5]
.sym 145499 reg_file[14][5]
.sym 145500 instr[20]
.sym 145501 instr[22]
.sym 145502 $abc$36303$new_n3312_
.sym 145503 $abc$36303$new_n3313_
.sym 145504 instr[21]
.sym 145505 $abc$36303$new_n3309_
.sym 145506 $abc$36303$new_n2498_
.sym 145507 $abc$36303$new_n2499_
.sym 145508 instr[16]
.sym 145509 instr[19]
.sym 145510 $abc$36303$auto$maccmap.cc:245:synth$8974[0]
.sym 145511 $abc$36303$procmux$1253_Y[31]_new_
.sym 145512 $abc$36303$auto$maccmap.cc:245:synth$8981[0]
.sym 145513 $abc$36303$procmux$1178_Y[31]_new_
.sym 145518 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145522 reg_file[8][5]
.sym 145523 reg_file[12][5]
.sym 145524 instr[20]
.sym 145525 instr[22]
.sym 145526 $abc$36303$new_n2494_
.sym 145527 $abc$36303$new_n2497_
.sym 145528 $abc$36303$new_n2488_
.sym 145529 $abc$36303$new_n2491_
.sym 145531 pc[0]
.sym 145534 $abc$36303$new_n3314_
.sym 145535 $abc$36303$new_n3308_
.sym 145536 $abc$36303$new_n3320_
.sym 145537 instr[23]
.sym 145538 reg_file[12][5]
.sym 145539 reg_file[8][5]
.sym 145540 instr[15]
.sym 145541 instr[17]
.sym 145542 reg_file[5][5]
.sym 145543 reg_file[1][5]
.sym 145544 instr[17]
.sym 145545 instr[15]
.sym 145546 $abc$36303$new_n3325_
.sym 145547 $abc$36303$new_n3326_
.sym 145548 instr[21]
.sym 145549 instr[24]
.sym 145550 reg_file[0][5]
.sym 145551 reg_file[4][5]
.sym 145552 instr[20]
.sym 145553 instr[22]
.sym 145554 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 145561 $abc$36303$new_n4556_
.sym 145562 reg_file[4][5]
.sym 145563 reg_file[0][5]
.sym 145564 instr[15]
.sym 145565 instr[17]
.sym 145566 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145570 reg_file[1][5]
.sym 145571 reg_file[5][5]
.sym 145572 instr[22]
.sym 145573 instr[20]
.sym 145574 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 145578 $abc$36303$new_n2502_
.sym 145579 $abc$36303$new_n2503_
.sym 145580 instr[16]
.sym 145581 instr[19]
.sym 145582 reg_file[17][5]
.sym 145583 reg_file[21][5]
.sym 145584 instr[15]
.sym 145585 instr[17]
.sym 145590 reg_file[17][5]
.sym 145591 reg_file[21][5]
.sym 145592 instr[22]
.sym 145593 instr[20]
.sym 145594 $abc$36303$new_n3327_
.sym 145595 $abc$36303$new_n3330_
.sym 145596 $abc$36303$new_n3321_
.sym 145597 $abc$36303$new_n3324_
.sym 145598 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145602 $abc$36303$new_n3331_
.sym 145603 $abc$36303$new_n3332_
.sym 145604 instr[21]
.sym 145605 instr[24]
.sym 145606 instr[24]
.sym 145607 pc[4]
.sym 145610 $abc$36303$new_n5024_
.sym 145611 $abc$36303$new_n5262_
.sym 145612 instr[16]
.sym 145613 instr[19]
.sym 145614 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145618 $abc$36303$new_n3328_
.sym 145619 $abc$36303$new_n3329_
.sym 145620 instr[21]
.sym 145622 reg_file[16][5]
.sym 145623 reg_file[20][5]
.sym 145624 instr[20]
.sym 145625 instr[22]
.sym 145626 $abc$36303$new_n2500_
.sym 145627 $abc$36303$new_n5263_
.sym 145628 $abc$36303$new_n2487_
.sym 145629 instr[18]
.sym 145630 reg_file[20][5]
.sym 145631 reg_file[16][5]
.sym 145632 instr[15]
.sym 145633 $abc$36303$new_n5261_
.sym 145634 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 145638 reg_file[18][5]
.sym 145639 reg_file[22][5]
.sym 145640 instr[15]
.sym 145641 $abc$36303$new_n5023_
.sym 145642 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 145643 i_wb_data[5]$SB_IO_IN
.sym 145644 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 145645 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 145646 pc[4]
.sym 145650 $abc$36303$new_n3335_
.sym 145651 $abc$36303$new_n3294_
.sym 145652 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 145653 $abc$36303$new_n3338_
.sym 145654 $abc$36303$new_n3335_
.sym 145655 $abc$36303$new_n3294_
.sym 145656 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 145657 $abc$36303$new_n3338_
.sym 145658 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 145662 reg_file[18][5]
.sym 145663 reg_file[22][5]
.sym 145664 instr[20]
.sym 145665 instr[22]
.sym 145666 $abc$36303$new_n3469_
.sym 145667 $abc$36303$new_n5150_
.sym 145668 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 145669 $abc$36303$new_n3509_
.sym 145670 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 145675 alu_i_a[0]
.sym 145676 instr[20]
.sym 145678 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145687 alu_i_a[0]
.sym 145688 branch_instr_offset[11]
.sym 145690 $abc$36303$add$rtl/cpu.v:137$222_Y[0]
.sym 145691 $abc$36303$7\o_wb_we[0:0]_new_
.sym 145692 $abc$36303$add$rtl/cpu.v:128$218_Y[0]
.sym 145693 $abc$36303$new_n4344_
.sym 145698 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 145699 i_wb_data[8]$SB_IO_IN
.sym 145700 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 145701 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[8]
.sym 145704 pc[0]
.sym 145706 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 145710 $abc$36303$new_n2012_
.sym 145711 $abc$36303$new_n2039_
.sym 145712 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 145714 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 145718 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 145719 i_wb_data[12]$SB_IO_IN
.sym 145720 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 145721 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[12]
.sym 145722 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13809[1]_new_
.sym 145723 $abc$36303$new_n3385_
.sym 145724 $abc$36303$new_n3388_
.sym 145725 $abc$36303$new_n3390_
.sym 145726 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 145727 branch_instr_offset[7]
.sym 145728 $abc$36303$is_alu_imm_instr_new_
.sym 145730 $abc$36303$auto$maccmap.cc:245:synth$8974[5]
.sym 145731 $abc$36303$procmux$1253_Y[31]_new_
.sym 145732 $abc$36303$auto$maccmap.cc:245:synth$8981[5]
.sym 145733 $abc$36303$procmux$1178_Y[31]_new_
.sym 145734 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 145735 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 145736 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 145737 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]_new_inv_
.sym 145738 $abc$36303$7\o_wb_addr[31:0][3]_new_
.sym 145739 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 145740 pc[3]
.sym 145741 $abc$36303$new_n4342_
.sym 145742 $abc$36303$7\o_wb_addr[31:0][12]_new_
.sym 145743 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 145744 pc[12]
.sym 145745 $abc$36303$new_n4342_
.sym 145746 $abc$36303$7\o_wb_addr[31:0][1]_new_
.sym 145747 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 145748 pc[1]
.sym 145749 $abc$36303$new_n4342_
.sym 145750 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 145751 instr[22]
.sym 145752 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 145753 $abc$36303$is_alu_imm_instr_new_
.sym 145754 $abc$36303$7\o_wb_addr[31:0][11]_new_
.sym 145755 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 145756 pc[11]
.sym 145757 $abc$36303$new_n4342_
.sym 145758 $abc$36303$7\o_wb_addr[31:0][2]_new_
.sym 145759 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 145760 pc[2]
.sym 145761 $abc$36303$new_n4342_
.sym 145762 $abc$36303$7\o_wb_addr[31:0][7]_new_
.sym 145763 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 145764 pc[7]
.sym 145765 $abc$36303$new_n4342_
.sym 145766 i_wb_data[24]$SB_IO_IN
.sym 145770 i_wb_data[21]$SB_IO_IN
.sym 145774 branch_instr_offset[5]
.sym 145775 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 145776 $abc$36303$is_alu_imm_instr_new_
.sym 145778 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 145779 $abc$36303$new_n3248_
.sym 145780 $abc$36303$new_n3236_
.sym 145781 $abc$36303$new_n5139_
.sym 145782 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 145783 branch_instr_offset[7]
.sym 145784 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 145785 $abc$36303$is_alu_imm_instr_new_
.sym 145786 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 145787 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][11]_new_inv_
.sym 145788 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145789 $abc$36303$new_n3018_
.sym 145790 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 145791 branch_instr_offset[5]
.sym 145792 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 145793 $abc$36303$is_alu_imm_instr_new_
.sym 145794 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][7]_new_inv_
.sym 145795 $abc$36303$new_n3018_
.sym 145796 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 145797 $abc$36303$new_n5138_
.sym 145798 $abc$36303$7\o_wb_addr[31:0][9]_new_
.sym 145799 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 145800 pc[9]
.sym 145801 $abc$36303$new_n4342_
.sym 145802 $abc$36303$add$rtl/cpu.v:137$222_Y[9]
.sym 145803 $abc$36303$7\o_wb_we[0:0]_new_
.sym 145804 $abc$36303$add$rtl/cpu.v:128$218_Y[9]
.sym 145805 $abc$36303$new_n4344_
.sym 145806 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 145810 $2\o_wb_we[0:0]
.sym 145811 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 145814 $abc$36303$add$rtl/cpu.v:137$222_Y[3]
.sym 145815 $abc$36303$7\o_wb_we[0:0]_new_
.sym 145816 $abc$36303$add$rtl/cpu.v:128$218_Y[3]
.sym 145817 $abc$36303$new_n4344_
.sym 145818 branch_instr_offset[7]
.sym 145819 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[7]_new_inv_
.sym 145820 $abc$36303$is_alu_imm_instr_new_
.sym 145822 $abc$36303$add$rtl/cpu.v:137$222_Y[7]
.sym 145823 $abc$36303$7\o_wb_we[0:0]_new_
.sym 145824 $abc$36303$add$rtl/cpu.v:128$218_Y[7]
.sym 145825 $abc$36303$new_n4344_
.sym 145826 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 145831 alu_i_b[0]
.sym 145832 alu_i_a[0]
.sym 145835 alu_i_b[1]
.sym 145836 alu_i_a[1]
.sym 145837 $auto$alumacc.cc:474:replace_alu$1954.C[1]
.sym 145839 alu_i_b[2]
.sym 145840 alu_i_a[2]
.sym 145841 $auto$alumacc.cc:474:replace_alu$1954.C[2]
.sym 145843 alu_i_b[3]
.sym 145844 alu_i_a[3]
.sym 145845 $auto$alumacc.cc:474:replace_alu$1954.C[3]
.sym 145847 alu_i_b[4]
.sym 145848 alu_i_a[4]
.sym 145849 $auto$alumacc.cc:474:replace_alu$1954.C[4]
.sym 145851 alu_i_b[5]
.sym 145852 alu_i_a[5]
.sym 145853 $auto$alumacc.cc:474:replace_alu$1954.C[5]
.sym 145855 alu_i_b[6]
.sym 145856 alu_i_a[6]
.sym 145857 $auto$alumacc.cc:474:replace_alu$1954.C[6]
.sym 145859 alu_i_b[7]
.sym 145860 alu_i_a[7]
.sym 145861 $auto$alumacc.cc:474:replace_alu$1954.C[7]
.sym 145863 alu_i_b[8]
.sym 145864 alu_i_a[8]
.sym 145865 $auto$alumacc.cc:474:replace_alu$1954.C[8]
.sym 145867 alu_i_b[9]
.sym 145868 alu_i_a[9]
.sym 145869 $auto$alumacc.cc:474:replace_alu$1954.C[9]
.sym 145871 alu_i_b[10]
.sym 145872 alu_i_a[10]
.sym 145873 $auto$alumacc.cc:474:replace_alu$1954.C[10]
.sym 145875 alu_i_b[11]
.sym 145876 alu_i_a[11]
.sym 145877 $auto$alumacc.cc:474:replace_alu$1954.C[11]
.sym 145879 alu_i_b[12]
.sym 145880 alu_i_a[12]
.sym 145881 $auto$alumacc.cc:474:replace_alu$1954.C[12]
.sym 145883 alu_i_b[13]
.sym 145884 alu_i_a[13]
.sym 145885 $auto$alumacc.cc:474:replace_alu$1954.C[13]
.sym 145887 alu_i_b[14]
.sym 145888 alu_i_a[14]
.sym 145889 $auto$alumacc.cc:474:replace_alu$1954.C[14]
.sym 145891 alu_i_b[15]
.sym 145892 alu_i_a[15]
.sym 145893 $auto$alumacc.cc:474:replace_alu$1954.C[15]
.sym 145895 alu_i_b[16]
.sym 145896 alu_i_a[16]
.sym 145897 $auto$alumacc.cc:474:replace_alu$1954.C[16]
.sym 145899 alu_i_b[17]
.sym 145900 alu_i_a[17]
.sym 145901 $auto$alumacc.cc:474:replace_alu$1954.C[17]
.sym 145903 alu_i_b[18]
.sym 145904 alu_i_a[18]
.sym 145905 $auto$alumacc.cc:474:replace_alu$1954.C[18]
.sym 145907 alu_i_b[19]
.sym 145908 alu_i_a[19]
.sym 145909 $auto$alumacc.cc:474:replace_alu$1954.C[19]
.sym 145911 alu_i_b[20]
.sym 145912 alu_i_a[20]
.sym 145913 $auto$alumacc.cc:474:replace_alu$1954.C[20]
.sym 145915 alu_i_b[21]
.sym 145916 alu_i_a[21]
.sym 145917 $auto$alumacc.cc:474:replace_alu$1954.C[21]
.sym 145919 alu_i_b[22]
.sym 145920 alu_i_a[22]
.sym 145921 $auto$alumacc.cc:474:replace_alu$1954.C[22]
.sym 145923 alu_i_b[23]
.sym 145924 alu_i_a[23]
.sym 145925 $auto$alumacc.cc:474:replace_alu$1954.C[23]
.sym 145927 alu_i_b[24]
.sym 145928 alu_i_a[24]
.sym 145929 $auto$alumacc.cc:474:replace_alu$1954.C[24]
.sym 145931 alu_i_b[25]
.sym 145932 alu_i_a[25]
.sym 145933 $auto$alumacc.cc:474:replace_alu$1954.C[25]
.sym 145935 alu_i_b[26]
.sym 145936 alu_i_a[26]
.sym 145937 $auto$alumacc.cc:474:replace_alu$1954.C[26]
.sym 145939 alu_i_b[27]
.sym 145940 alu_i_a[27]
.sym 145941 $auto$alumacc.cc:474:replace_alu$1954.C[27]
.sym 145943 alu_i_b[28]
.sym 145944 alu_i_a[28]
.sym 145945 $auto$alumacc.cc:474:replace_alu$1954.C[28]
.sym 145947 alu_i_b[29]
.sym 145948 alu_i_a[29]
.sym 145949 $auto$alumacc.cc:474:replace_alu$1954.C[29]
.sym 145951 alu_i_b[30]
.sym 145952 alu_i_a[30]
.sym 145953 $auto$alumacc.cc:474:replace_alu$1954.C[30]
.sym 145955 alu_i_b[31]
.sym 145956 alu_i_a[31]
.sym 145957 $auto$alumacc.cc:474:replace_alu$1954.C[31]
.sym 145958 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 145962 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[22]
.sym 145963 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[22]
.sym 145964 $abc$36303$alu_i_arith_shift_new_
.sym 145965 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 145966 $2\o_wb_we[0:0]
.sym 145967 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[5]_new_inv_
.sym 145970 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[20]
.sym 145971 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[20]
.sym 145972 $abc$36303$alu_i_arith_shift_new_
.sym 145973 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 145974 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[16]
.sym 145975 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[16]
.sym 145976 $abc$36303$alu_i_arith_shift_new_
.sym 145977 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 145978 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 145982 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[23]
.sym 145983 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[23]
.sym 145984 $abc$36303$alu_i_arith_shift_new_
.sym 145985 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 145986 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[15]
.sym 145987 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[15]
.sym 145988 $abc$36303$alu_i_arith_shift_new_
.sym 145989 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 145990 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 145991 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 145992 $abc$36303$auto$rtlil.cc:1832:Not$1953_new_
.sym 145994 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[0]
.sym 145995 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[0]
.sym 145996 $abc$36303$alu_i_arith_shift_new_
.sym 145997 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 145999 alu_i_a[0]
.sym 146000 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 146001 $PACKER_VCC_NET
.sym 146003 alu_i_b[0]
.sym 146004 alu_i_a[0]
.sym 146006 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 146010 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[19]
.sym 146011 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[19]
.sym 146012 $abc$36303$alu_i_arith_shift_new_
.sym 146013 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146014 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[29]
.sym 146015 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[29]
.sym 146016 $abc$36303$alu_i_arith_shift_new_
.sym 146017 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146018 $abc$36303$new_n4258_
.sym 146019 $abc$36303$new_n4298_
.sym 146020 $abc$36303$new_n4301_
.sym 146021 $abc$36303$auto$rtlil.cc:1864:Xor$1945_new_
.sym 146022 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 146023 $abc$36303$new_n3077_
.sym 146024 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 146026 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 146030 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[26]
.sym 146031 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[26]
.sym 146032 $abc$36303$alu_i_arith_shift_new_
.sym 146033 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146034 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 146035 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 146036 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 146037 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146038 $abc$36303$new_n2039_
.sym 146039 $abc$36303$new_n2012_
.sym 146040 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 146041 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 146042 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[0]_new_
.sym 146043 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146046 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146047 $abc$36303$techmap\u_alu.$and$rtl/alu.v:27$132_Y[0]_new_
.sym 146048 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[0]_new_
.sym 146049 $abc$36303$new_n4766_
.sym 146050 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 146051 $abc$36303$new_n3018_
.sym 146052 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[0]_new_
.sym 146053 $abc$36303$new_n4765_
.sym 146054 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 146055 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 146058 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146059 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 146060 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 146061 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 146062 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146063 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[26]_new_
.sym 146064 $abc$36303$new_n4020_
.sym 146065 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13670[0]_new_inv_
.sym 146066 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][23]_new_
.sym 146067 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 146068 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146069 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 146070 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[25]
.sym 146071 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[25]
.sym 146072 $abc$36303$alu_i_arith_shift_new_
.sym 146073 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146074 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][1]_new_
.sym 146075 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][5]_new_inv_
.sym 146076 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 146077 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146078 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][16]_new_
.sym 146079 $abc$36303$new_n3558_
.sym 146080 $abc$36303$new_n3636_
.sym 146081 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[16]_new_
.sym 146082 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][23]_new_
.sym 146083 $abc$36303$new_n2426_
.sym 146084 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146086 $2\o_wb_we[0:0]
.sym 146087 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 146090 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 146091 branch_instr_offset[12]
.sym 146092 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 146093 $abc$36303$is_alu_imm_instr_new_
.sym 146094 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$7\buffer[31:0][16]_new_inv_
.sym 146095 $abc$36303$new_n3018_
.sym 146096 $abc$36303$new_n5164_
.sym 146097 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13760[0]_new_inv_
.sym 146098 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[27]
.sym 146099 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[27]
.sym 146100 $abc$36303$alu_i_arith_shift_new_
.sym 146101 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146102 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[31]
.sym 146103 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[31]
.sym 146104 $abc$36303$alu_i_arith_shift_new_
.sym 146105 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146106 $abc$36303$new_n3464_
.sym 146107 $abc$36303$new_n3722_
.sym 146108 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[19]_new_
.sym 146109 alu_i_branch_op[1]
.sym 146110 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146111 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 146112 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 146113 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 146114 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 146115 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 146118 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 146119 $abc$36303$new_n3558_
.sym 146120 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146121 $abc$36303$new_n3724_
.sym 146122 i_wb_data[13]$SB_IO_IN
.sym 146126 i_wb_data[28]$SB_IO_IN
.sym 146130 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 146131 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 146134 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[20]_new_
.sym 146135 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146136 $abc$36303$new_n3768_
.sym 146138 i_wb_data[25]$SB_IO_IN
.sym 146142 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 146143 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 146144 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146145 $abc$36303$new_n2902_
.sym 146146 $abc$36303$new_n5170_
.sym 146147 $abc$36303$new_n5171_
.sym 146148 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146149 $abc$36303$new_n5174_
.sym 146150 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 146154 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 146155 $abc$36303$new_n2902_
.sym 146156 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146158 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 146159 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 146160 $abc$36303$new_n2012_
.sym 146161 $abc$36303$new_n2039_
.sym 146162 branch_instr_offset[12]
.sym 146163 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[20]_new_inv_
.sym 146164 $abc$36303$is_alu_imm_instr_new_
.sym 146166 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 146170 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146171 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 146172 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 146173 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 146174 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13724[0]_new_inv_
.sym 146175 $abc$36303$new_n5173_
.sym 146178 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][20]_new_inv_
.sym 146179 $abc$36303$new_n3018_
.sym 146180 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146182 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 146183 branch_instr_offset[12]
.sym 146184 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 146185 $abc$36303$is_alu_imm_instr_new_
.sym 146186 alu_i_branch_op[0]
.sym 146187 alu_i_branch_op[1]
.sym 146188 alu_i_branch_op[2]
.sym 146190 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 146191 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 146192 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 146194 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[29]_new_
.sym 146195 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146196 $abc$36303$new_n4105_
.sym 146197 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13643[0]_new_inv_
.sym 146198 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 146202 alu_i_branch_op[0]
.sym 146203 alu_i_branch_op[1]
.sym 146204 alu_i_branch_op[2]
.sym 146206 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146207 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 146208 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 146209 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 146210 alu_i_branch_op[0]
.sym 146211 alu_i_branch_op[1]
.sym 146212 alu_i_branch_op[2]
.sym 146214 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[19]_new_
.sym 146215 $abc$36303$new_n5169_
.sym 146216 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 146217 $abc$36303$new_n3726_
.sym 146218 $abc$36303$new_n3698_
.sym 146219 $abc$36303$new_n3699_
.sym 146220 instr[21]
.sym 146221 instr[24]
.sym 146222 reg_file[8][19]
.sym 146223 reg_file[12][19]
.sym 146224 instr[20]
.sym 146225 instr[22]
.sym 146226 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 146230 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 146234 reg_file[13][19]
.sym 146235 reg_file[9][19]
.sym 146236 instr[17]
.sym 146237 instr[15]
.sym 146238 reg_file[9][19]
.sym 146239 reg_file[13][19]
.sym 146240 instr[22]
.sym 146241 instr[20]
.sym 146242 reg_file[12][19]
.sym 146243 reg_file[8][19]
.sym 146244 instr[15]
.sym 146245 instr[17]
.sym 146246 reg_file[14][19]
.sym 146247 reg_file[10][19]
.sym 146248 instr[15]
.sym 146249 instr[17]
.sym 146250 reg_file[10][19]
.sym 146251 reg_file[14][19]
.sym 146252 instr[20]
.sym 146253 instr[22]
.sym 146254 $abc$36303$new_n3700_
.sym 146255 $abc$36303$new_n3701_
.sym 146256 instr[21]
.sym 146257 $abc$36303$new_n3697_
.sym 146258 $abc$36303$new_n2885_
.sym 146259 $abc$36303$new_n2886_
.sym 146260 instr[16]
.sym 146261 instr[19]
.sym 146262 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 146266 reg_file[6][19]
.sym 146267 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 146268 instr[15]
.sym 146269 instr[17]
.sym 146270 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 146274 reg_file[6][19]
.sym 146275 $abc$36303$auto$ice40_ffinit.cc:141:execute$36249
.sym 146276 instr[20]
.sym 146277 instr[22]
.sym 146278 $abc$36303$new_n3702_
.sym 146279 $abc$36303$new_n3696_
.sym 146280 $abc$36303$new_n3708_
.sym 146281 instr[23]
.sym 146282 i_wb_data[30]$SB_IO_IN
.sym 146286 $abc$36303$new_n2887_
.sym 146287 $abc$36303$new_n2888_
.sym 146288 instr[16]
.sym 146289 $abc$36303$new_n2884_
.sym 146290 reg_file[3][19]
.sym 146291 reg_file[7][19]
.sym 146292 instr[22]
.sym 146293 instr[20]
.sym 146294 $abc$36303$new_n3710_
.sym 146295 $abc$36303$new_n3711_
.sym 146296 instr[21]
.sym 146298 reg_file[21][19]
.sym 146299 reg_file[17][19]
.sym 146300 instr[17]
.sym 146301 instr[15]
.sym 146302 reg_file[17][19]
.sym 146303 reg_file[21][19]
.sym 146304 instr[22]
.sym 146305 instr[20]
.sym 146306 i_wb_data[27]$SB_IO_IN
.sym 146310 $abc$36303$new_n5100_
.sym 146311 $abc$36303$new_n5096_
.sym 146312 instr[16]
.sym 146313 instr[19]
.sym 146314 reg_file[0][19]
.sym 146315 reg_file[4][19]
.sym 146316 instr[20]
.sym 146317 instr[22]
.sym 146318 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 146322 $abc$36303$new_n3719_
.sym 146323 $abc$36303$new_n3720_
.sym 146324 instr[21]
.sym 146325 instr[24]
.sym 146326 $abc$36303$new_n3715_
.sym 146327 $abc$36303$new_n3718_
.sym 146328 $abc$36303$new_n3709_
.sym 146329 $abc$36303$new_n3712_
.sym 146330 $abc$36303$new_n3713_
.sym 146331 $abc$36303$new_n3714_
.sym 146332 instr[21]
.sym 146333 instr[24]
.sym 146334 reg_file[4][19]
.sym 146335 reg_file[0][19]
.sym 146336 instr[15]
.sym 146337 instr[17]
.sym 146338 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 146342 reg_file[27][19]
.sym 146343 reg_file[31][19]
.sym 146344 instr[15]
.sym 146345 instr[17]
.sym 146346 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 146350 $abc$36303$new_n3705_
.sym 146351 $abc$36303$new_n3704_
.sym 146352 instr[21]
.sym 146353 instr[24]
.sym 146354 reg_file[27][19]
.sym 146355 reg_file[31][19]
.sym 146356 instr[22]
.sym 146357 instr[20]
.sym 146358 $abc$36303$auto$rtlil.cc:1862:And$2060[27]
.sym 146362 reg_file[30][19]
.sym 146363 reg_file[26][19]
.sym 146364 instr[15]
.sym 146365 $abc$36303$new_n5095_
.sym 146366 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 146370 reg_file[26][19]
.sym 146371 reg_file[30][19]
.sym 146372 instr[20]
.sym 146373 instr[22]
.sym 146374 instr[21]
.sym 146375 $abc$36303$new_n3706_
.sym 146376 $abc$36303$new_n3707_
.sym 146377 $abc$36303$new_n3703_
.sym 146382 reg_file[25][19]
.sym 146383 reg_file[29][19]
.sym 146384 instr[15]
.sym 146385 instr[17]
.sym 146389 instr[21]
.sym 146390 reg_file[25][19]
.sym 146391 reg_file[29][19]
.sym 146392 instr[22]
.sym 146393 instr[20]
.sym 146394 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 146398 reg_file[24][19]
.sym 146399 reg_file[28][19]
.sym 146400 instr[15]
.sym 146401 $abc$36303$new_n5099_
.sym 146402 reg_file[24][19]
.sym 146403 reg_file[28][19]
.sym 146404 instr[20]
.sym 146405 instr[22]
.sym 146430 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 146437 o_wb_addr[2]$SB_IO_OUT
.sym 146462 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 146474 reg_file[27][13]
.sym 146475 reg_file[31][13]
.sym 146476 instr[15]
.sym 146477 instr[17]
.sym 146494 reg_file[27][13]
.sym 146495 reg_file[31][13]
.sym 146496 instr[22]
.sym 146497 instr[20]
.sym 146498 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 146506 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 146510 reg_file[26][13]
.sym 146511 reg_file[30][13]
.sym 146512 instr[20]
.sym 146513 instr[22]
.sym 146514 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 146522 $abc$36303$new_n3484_
.sym 146523 $abc$36303$new_n3483_
.sym 146524 instr[21]
.sym 146525 instr[24]
.sym 146526 reg_file[30][13]
.sym 146527 reg_file[26][13]
.sym 146528 instr[15]
.sym 146529 $abc$36303$new_n5067_
.sym 146530 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 146534 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 146538 reg_file[24][5]
.sym 146539 reg_file[25][5]
.sym 146540 instr[15]
.sym 146546 reg_file[24][5]
.sym 146547 reg_file[28][5]
.sym 146548 instr[20]
.sym 146549 instr[22]
.sym 146550 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[5]_new_inv_
.sym 146551 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[5]_new_inv_
.sym 146552 instr[16]
.sym 146553 instr[17]
.sym 146554 reg_file[25][5]
.sym 146555 reg_file[29][5]
.sym 146556 instr[22]
.sym 146557 instr[20]
.sym 146558 reg_file[28][5]
.sym 146559 reg_file[29][5]
.sym 146560 instr[15]
.sym 146562 instr[21]
.sym 146563 $abc$36303$new_n3318_
.sym 146564 $abc$36303$new_n3319_
.sym 146565 $abc$36303$new_n3315_
.sym 146566 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 146570 reg_file[26][5]
.sym 146571 reg_file[30][5]
.sym 146572 instr[15]
.sym 146573 instr[17]
.sym 146574 $abc$36303$new_n2493_
.sym 146575 $abc$36303$new_n2492_
.sym 146576 instr[16]
.sym 146577 instr[19]
.sym 146578 reg_file[27][5]
.sym 146579 reg_file[31][5]
.sym 146580 instr[17]
.sym 146581 instr[15]
.sym 146586 reg_file[27][5]
.sym 146587 reg_file[31][5]
.sym 146588 instr[22]
.sym 146589 instr[20]
.sym 146590 $abc$36303$new_n3317_
.sym 146591 $abc$36303$new_n3316_
.sym 146592 instr[21]
.sym 146593 instr[24]
.sym 146594 reg_file[26][5]
.sym 146595 reg_file[30][5]
.sym 146596 instr[20]
.sym 146597 instr[22]
.sym 146598 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 146602 $abc$36303$new_n3469_
.sym 146603 $abc$36303$new_n5150_
.sym 146604 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 146605 $abc$36303$new_n3509_
.sym 146618 $abc$36303$new_n3322_
.sym 146619 $abc$36303$new_n3323_
.sym 146620 instr[21]
.sym 146626 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 146630 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 146634 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 146638 reg_file[6][5]
.sym 146639 $abc$36303$auto$ice40_ffinit.cc:141:execute$36213
.sym 146640 instr[15]
.sym 146641 instr[17]
.sym 146642 reg_file[7][5]
.sym 146643 reg_file[3][5]
.sym 146644 instr[17]
.sym 146645 instr[15]
.sym 146646 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 146650 $abc$36303$new_n2504_
.sym 146651 $abc$36303$new_n2505_
.sym 146652 instr[16]
.sym 146653 $abc$36303$new_n2501_
.sym 146654 reg_file[3][5]
.sym 146655 reg_file[7][5]
.sym 146656 instr[22]
.sym 146657 instr[20]
.sym 146658 reg_file[6][5]
.sym 146659 $abc$36303$auto$ice40_ffinit.cc:141:execute$36213
.sym 146660 instr[20]
.sym 146661 instr[22]
.sym 146673 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33643
.sym 146674 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 146681 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 146689 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 146705 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34411
.sym 146714 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 146721 $abc$36303$new_n3335_
.sym 146726 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 146727 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 146728 $abc$36303$new_n3077_
.sym 146730 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 146731 $abc$36303$new_n2426_
.sym 146732 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146734 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 146735 i_wb_data[13]$SB_IO_IN
.sym 146736 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 146737 alu_i_branch_op[1]
.sym 146738 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13791[1]_new_
.sym 146739 $abc$36303$new_n3475_
.sym 146740 $abc$36303$new_n5149_
.sym 146742 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][29]_new_
.sym 146743 $abc$36303$new_n2426_
.sym 146746 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 146747 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 146748 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146749 $abc$36303$new_n2902_
.sym 146750 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 146754 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 146755 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 146756 $abc$36303$new_n3510_
.sym 146758 $abc$36303$new_n3018_
.sym 146759 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 146760 $abc$36303$new_n3295_
.sym 146761 $abc$36303$new_n3304_
.sym 146762 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][15]_new_inv_
.sym 146763 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 146764 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146765 $abc$36303$new_n2902_
.sym 146766 $2\o_wb_we[0:0]
.sym 146767 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 146770 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146771 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 146772 $abc$36303$new_n3391_
.sym 146774 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 146778 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146779 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 146780 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 146781 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 146782 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[1]_new_
.sym 146783 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146784 $abc$36303$new_n4783_
.sym 146785 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13895[0]_new_inv_
.sym 146786 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146790 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 146791 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 146792 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146793 $abc$36303$new_n3420_
.sym 146794 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[7]_new_
.sym 146795 $abc$36303$new_n3291_
.sym 146796 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13841[0]_new_inv_
.sym 146798 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[7]_new_
.sym 146799 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[5]_new_
.sym 146800 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 146801 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[11]_new_
.sym 146802 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 146806 i_wb_data[16]$SB_IO_IN
.sym 146810 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146811 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[5]_new_
.sym 146812 $abc$36303$new_n3334_
.sym 146813 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13859[0]_new_inv_
.sym 146814 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[7]_new_
.sym 146815 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 146818 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 146819 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 146820 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 146821 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 146822 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 146826 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 146830 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 146834 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 146838 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 146842 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 146846 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 146850 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 146854 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 146858 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 146862 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[7]
.sym 146863 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[7]
.sym 146864 $abc$36303$alu_i_arith_shift_new_
.sym 146865 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146866 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[3]
.sym 146867 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[3]
.sym 146868 $abc$36303$alu_i_arith_shift_new_
.sym 146869 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146870 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[5]
.sym 146871 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[5]
.sym 146872 $abc$36303$alu_i_arith_shift_new_
.sym 146873 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146874 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 146878 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[2]
.sym 146879 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[2]
.sym 146880 $abc$36303$alu_i_arith_shift_new_
.sym 146881 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146882 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[1]
.sym 146883 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[1]
.sym 146884 $abc$36303$alu_i_arith_shift_new_
.sym 146885 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146886 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 146890 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 146894 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 146898 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[11]
.sym 146899 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[11]
.sym 146900 $abc$36303$alu_i_arith_shift_new_
.sym 146901 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146902 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 146906 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[6]
.sym 146907 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[6]
.sym 146908 $abc$36303$alu_i_arith_shift_new_
.sym 146909 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146910 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[9]
.sym 146911 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[9]
.sym 146912 $abc$36303$alu_i_arith_shift_new_
.sym 146913 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 146914 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 146919 alu_i_a[0]
.sym 146920 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 146923 alu_i_a[1]
.sym 146924 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 146925 $auto$alumacc.cc:474:replace_alu$1923.C[1]
.sym 146927 alu_i_a[2]
.sym 146928 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 146929 $auto$alumacc.cc:474:replace_alu$1923.C[2]
.sym 146931 alu_i_a[3]
.sym 146932 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 146933 $auto$alumacc.cc:474:replace_alu$1923.C[3]
.sym 146935 alu_i_a[4]
.sym 146936 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 146937 $auto$alumacc.cc:474:replace_alu$1923.C[4]
.sym 146939 alu_i_a[5]
.sym 146940 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[5]
.sym 146941 $auto$alumacc.cc:474:replace_alu$1923.C[5]
.sym 146943 alu_i_a[6]
.sym 146944 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 146945 $auto$alumacc.cc:474:replace_alu$1923.C[6]
.sym 146947 alu_i_a[7]
.sym 146948 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[7]
.sym 146949 $auto$alumacc.cc:474:replace_alu$1923.C[7]
.sym 146951 alu_i_a[8]
.sym 146952 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 146953 $auto$alumacc.cc:474:replace_alu$1923.C[8]
.sym 146955 alu_i_a[9]
.sym 146956 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 146957 $auto$alumacc.cc:474:replace_alu$1923.C[9]
.sym 146959 alu_i_a[10]
.sym 146960 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 146961 $auto$alumacc.cc:474:replace_alu$1923.C[10]
.sym 146963 alu_i_a[11]
.sym 146964 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[11]
.sym 146965 $auto$alumacc.cc:474:replace_alu$1923.C[11]
.sym 146967 alu_i_a[12]
.sym 146968 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 146969 $auto$alumacc.cc:474:replace_alu$1923.C[12]
.sym 146971 alu_i_a[13]
.sym 146972 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 146973 $auto$alumacc.cc:474:replace_alu$1923.C[13]
.sym 146975 alu_i_a[14]
.sym 146976 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 146977 $auto$alumacc.cc:474:replace_alu$1923.C[14]
.sym 146979 alu_i_a[15]
.sym 146980 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[15]
.sym 146981 $auto$alumacc.cc:474:replace_alu$1923.C[15]
.sym 146983 alu_i_a[16]
.sym 146984 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[16]
.sym 146985 $auto$alumacc.cc:474:replace_alu$1923.C[16]
.sym 146987 alu_i_a[17]
.sym 146988 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 146989 $auto$alumacc.cc:474:replace_alu$1923.C[17]
.sym 146991 alu_i_a[18]
.sym 146992 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[18]
.sym 146993 $auto$alumacc.cc:474:replace_alu$1923.C[18]
.sym 146995 alu_i_a[19]
.sym 146996 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[19]
.sym 146997 $auto$alumacc.cc:474:replace_alu$1923.C[19]
.sym 146999 alu_i_a[20]
.sym 147000 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[20]
.sym 147001 $auto$alumacc.cc:474:replace_alu$1923.C[20]
.sym 147003 alu_i_a[21]
.sym 147004 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 147005 $auto$alumacc.cc:474:replace_alu$1923.C[21]
.sym 147007 alu_i_a[22]
.sym 147008 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[22]
.sym 147009 $auto$alumacc.cc:474:replace_alu$1923.C[22]
.sym 147011 alu_i_a[23]
.sym 147012 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[23]
.sym 147013 $auto$alumacc.cc:474:replace_alu$1923.C[23]
.sym 147015 alu_i_a[24]
.sym 147016 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 147017 $auto$alumacc.cc:474:replace_alu$1923.C[24]
.sym 147019 alu_i_a[25]
.sym 147020 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[25]
.sym 147021 $auto$alumacc.cc:474:replace_alu$1923.C[25]
.sym 147023 alu_i_a[26]
.sym 147024 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[26]
.sym 147025 $auto$alumacc.cc:474:replace_alu$1923.C[26]
.sym 147027 alu_i_a[27]
.sym 147028 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[27]
.sym 147029 $auto$alumacc.cc:474:replace_alu$1923.C[27]
.sym 147031 alu_i_a[28]
.sym 147032 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 147033 $auto$alumacc.cc:474:replace_alu$1923.C[28]
.sym 147035 alu_i_a[29]
.sym 147036 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[29]
.sym 147037 $auto$alumacc.cc:474:replace_alu$1923.C[29]
.sym 147039 alu_i_a[30]
.sym 147040 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 147041 $auto$alumacc.cc:474:replace_alu$1923.C[30]
.sym 147043 alu_i_a[31]
.sym 147044 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[31]
.sym 147045 $auto$alumacc.cc:474:replace_alu$1923.C[31]
.sym 147046 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[28]
.sym 147047 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[28]
.sym 147048 $abc$36303$alu_i_arith_shift_new_
.sym 147049 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 147050 $abc$36303$is_alu_imm_instr_new_
.sym 147051 branch_instr_offset[10]
.sym 147054 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7766_new_
.sym 147055 $abc$36303$auto$rtlil.cc:1832:Not$1953_new_
.sym 147056 $abc$36303$new_n4768_
.sym 147057 $abc$36303$new_n4757_
.sym 147058 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 147059 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 147062 $abc$36303$new_n4762_
.sym 147063 $abc$36303$new_n4758_
.sym 147064 $abc$36303$new_n2902_
.sym 147065 $abc$36303$new_n4763_
.sym 147066 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[30]
.sym 147067 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[30]
.sym 147068 $abc$36303$alu_i_arith_shift_new_
.sym 147069 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 147070 alu_i_branch_op[0]
.sym 147071 alu_i_branch_op[2]
.sym 147072 alu_i_branch_op[1]
.sym 147074 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[21]
.sym 147075 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[21]
.sym 147076 $abc$36303$alu_i_arith_shift_new_
.sym 147077 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 147078 $abc$36303$new_n3558_
.sym 147079 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$10\buffer[31:0][21]_new_
.sym 147080 $abc$36303$new_n3810_
.sym 147081 $abc$36303$new_n5306_
.sym 147082 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 147086 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][0]_new_
.sym 147087 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 147088 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147089 $abc$36303$new_n3018_
.sym 147090 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 147091 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 147092 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147093 $abc$36303$new_n2902_
.sym 147094 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 147095 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 147096 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147097 $abc$36303$new_n2426_
.sym 147098 branch_instr_offset[12]
.sym 147099 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 147100 $abc$36303$is_alu_imm_instr_new_
.sym 147102 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][0]_new_
.sym 147103 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 147106 $abc$36303$new_n3722_
.sym 147107 $abc$36303$new_n3464_
.sym 147110 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 147111 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 147112 $abc$36303$new_n2012_
.sym 147113 $abc$36303$new_n2039_
.sym 147114 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][0]_new_
.sym 147115 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 147116 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147117 $abc$36303$new_n3558_
.sym 147118 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[21]_new_
.sym 147119 $abc$36303$new_n3775_
.sym 147120 $abc$36303$new_n5307_
.sym 147121 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 147122 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][8]_new_inv_
.sym 147123 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][16]_new_inv_
.sym 147124 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147126 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 147127 $abc$36303$new_n2902_
.sym 147128 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147130 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 147134 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 147135 $abc$36303$is_alu_imm_instr_new_
.sym 147138 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[24]
.sym 147139 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[24]
.sym 147140 $abc$36303$alu_i_arith_shift_new_
.sym 147141 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 147142 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147146 $abc$36303$new_n3900_
.sym 147147 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[24]_new_
.sym 147148 $abc$36303$new_n3932_
.sym 147149 $abc$36303$new_n5189_
.sym 147150 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 147151 $abc$36303$new_n3558_
.sym 147152 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 147153 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147154 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][31]_new_
.sym 147155 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 147156 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 147158 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][16]_new_inv_
.sym 147159 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 147160 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 147162 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 147163 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 147164 $abc$36303$new_n2012_
.sym 147165 $abc$36303$new_n2039_
.sym 147166 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 147167 $abc$36303$new_n2902_
.sym 147168 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147170 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 147174 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][20]_new_inv_
.sym 147175 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][16]_new_inv_
.sym 147176 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 147178 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147182 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][24]_new_inv_
.sym 147183 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][16]_new_inv_
.sym 147184 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147185 $abc$36303$new_n3018_
.sym 147186 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][24]_new_inv_
.sym 147187 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][20]_new_inv_
.sym 147188 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 147190 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 147191 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 147192 $abc$36303$new_n2012_
.sym 147193 $abc$36303$new_n2039_
.sym 147194 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][18]_new_inv_
.sym 147195 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][20]_new_inv_
.sym 147196 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 147198 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 147202 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][20]_new_inv_
.sym 147203 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][22]_new_inv_
.sym 147204 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 147206 $abc$36303$new_n4195_
.sym 147207 $abc$36303$new_n4196_
.sym 147208 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][24]_new_inv_
.sym 147209 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 147210 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][28]_new_inv_
.sym 147211 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][20]_new_inv_
.sym 147212 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147213 $abc$36303$new_n3018_
.sym 147214 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 147218 $abc$36303$new_n3935_
.sym 147219 $abc$36303$new_n5190_
.sym 147220 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 147221 $abc$36303$new_n3939_
.sym 147222 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 147226 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][22]_new_inv_
.sym 147227 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][24]_new_inv_
.sym 147228 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 147230 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147234 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147238 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 147239 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 147240 $abc$36303$new_n2012_
.sym 147241 $abc$36303$new_n2039_
.sym 147242 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147246 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][24]_new_inv_
.sym 147247 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][26]_new_inv_
.sym 147248 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 147250 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 147254 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147258 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 147259 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 147260 $abc$36303$new_n2012_
.sym 147261 $abc$36303$new_n2039_
.sym 147262 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 147263 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][26]_new_inv_
.sym 147266 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 147267 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 147268 $abc$36303$new_n2012_
.sym 147269 $abc$36303$new_n2039_
.sym 147274 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147285 instr[15]
.sym 147286 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147302 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 147306 $abc$36303$new_n2883_
.sym 147307 $abc$36303$new_n5097_
.sym 147308 $abc$36303$new_n2889_
.sym 147309 instr[18]
.sym 147310 $abc$36303$new_n2897_
.sym 147311 $abc$36303$new_n2898_
.sym 147312 instr[16]
.sym 147314 reg_file[5][19]
.sym 147315 reg_file[1][19]
.sym 147316 instr[17]
.sym 147317 instr[15]
.sym 147318 reg_file[7][19]
.sym 147319 reg_file[3][19]
.sym 147320 instr[17]
.sym 147321 instr[15]
.sym 147322 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147326 reg_file[1][19]
.sym 147327 reg_file[5][19]
.sym 147328 instr[22]
.sym 147329 instr[20]
.sym 147330 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147334 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 147338 $abc$36303$new_n2900_
.sym 147339 $abc$36303$new_n2901_
.sym 147340 instr[16]
.sym 147341 instr[19]
.sym 147342 $abc$36303$new_n2894_
.sym 147343 $abc$36303$new_n2895_
.sym 147344 instr[16]
.sym 147345 instr[19]
.sym 147346 reg_file[20][19]
.sym 147347 reg_file[16][19]
.sym 147348 instr[15]
.sym 147349 instr[17]
.sym 147353 instr[19]
.sym 147354 reg_file[16][19]
.sym 147355 reg_file[20][19]
.sym 147356 instr[20]
.sym 147357 instr[22]
.sym 147358 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147362 $abc$36303$new_n2896_
.sym 147363 $abc$36303$new_n2899_
.sym 147364 $abc$36303$new_n2890_
.sym 147365 $abc$36303$new_n2893_
.sym 147366 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147370 reg_file[19][19]
.sym 147371 reg_file[23][19]
.sym 147372 instr[22]
.sym 147373 instr[20]
.sym 147377 instr[16]
.sym 147378 reg_file[23][19]
.sym 147379 reg_file[19][19]
.sym 147380 instr[17]
.sym 147381 instr[15]
.sym 147382 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147386 $abc$36303$new_n3716_
.sym 147387 $abc$36303$new_n3717_
.sym 147388 instr[21]
.sym 147390 $abc$36303$new_n2891_
.sym 147391 $abc$36303$new_n2892_
.sym 147392 instr[16]
.sym 147402 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147406 reg_file[22][19]
.sym 147407 reg_file[18][19]
.sym 147408 instr[15]
.sym 147409 instr[17]
.sym 147422 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 147426 reg_file[18][19]
.sym 147427 reg_file[22][19]
.sym 147428 instr[20]
.sym 147429 instr[22]
.sym 147433 i_wb_data[16]$SB_IO_IN
.sym 147458 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 147478 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 147494 reg_file[10][13]
.sym 147495 reg_file[14][13]
.sym 147496 instr[20]
.sym 147497 instr[22]
.sym 147502 reg_file[14][13]
.sym 147503 reg_file[10][13]
.sym 147504 instr[15]
.sym 147505 instr[17]
.sym 147506 reg_file[25][13]
.sym 147507 reg_file[29][13]
.sym 147508 instr[22]
.sym 147509 instr[20]
.sym 147514 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 147518 reg_file[25][13]
.sym 147519 reg_file[29][13]
.sym 147520 instr[15]
.sym 147521 instr[17]
.sym 147522 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 147526 instr[21]
.sym 147527 $abc$36303$new_n3485_
.sym 147528 $abc$36303$new_n3486_
.sym 147529 $abc$36303$new_n3482_
.sym 147530 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 147534 $abc$36303$new_n2721_
.sym 147535 $abc$36303$new_n2722_
.sym 147536 instr[16]
.sym 147537 $abc$36303$new_n2718_
.sym 147538 reg_file[11][13]
.sym 147539 reg_file[15][13]
.sym 147540 instr[22]
.sym 147541 instr[20]
.sym 147542 reg_file[15][13]
.sym 147543 reg_file[11][13]
.sym 147544 instr[17]
.sym 147545 instr[15]
.sym 147546 $abc$36303$new_n3491_
.sym 147547 $abc$36303$new_n3492_
.sym 147548 instr[21]
.sym 147549 $abc$36303$new_n3488_
.sym 147550 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 147554 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 147558 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 147562 $abc$36303$new_n3487_
.sym 147563 $abc$36303$new_n3481_
.sym 147564 $abc$36303$new_n3493_
.sym 147565 instr[23]
.sym 147566 reg_file[5][13]
.sym 147567 reg_file[1][13]
.sym 147568 instr[17]
.sym 147569 instr[15]
.sym 147570 reg_file[1][13]
.sym 147571 reg_file[5][13]
.sym 147572 instr[22]
.sym 147573 instr[20]
.sym 147574 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 147578 $abc$36303$new_n5072_
.sym 147579 $abc$36303$new_n5068_
.sym 147580 instr[16]
.sym 147581 instr[19]
.sym 147582 reg_file[24][13]
.sym 147583 reg_file[28][13]
.sym 147584 instr[20]
.sym 147585 instr[22]
.sym 147586 reg_file[24][13]
.sym 147587 reg_file[28][13]
.sym 147588 instr[15]
.sym 147589 $abc$36303$new_n5071_
.sym 147590 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 147594 $abc$36303$new_n3501_
.sym 147595 $abc$36303$new_n3502_
.sym 147596 instr[21]
.sym 147598 pc[2]
.sym 147599 pc[3]
.sym 147602 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 147609 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 147614 reg_file[6][13]
.sym 147615 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 147616 instr[20]
.sym 147617 instr[22]
.sym 147618 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 147622 reg_file[1][3]
.sym 147623 reg_file[5][3]
.sym 147624 instr[22]
.sym 147625 instr[20]
.sym 147626 reg_file[15][3]
.sym 147627 reg_file[11][3]
.sym 147628 instr[17]
.sym 147629 instr[15]
.sym 147630 reg_file[7][13]
.sym 147631 reg_file[3][13]
.sym 147632 instr[17]
.sym 147633 instr[15]
.sym 147634 reg_file[1][3]
.sym 147635 reg_file[5][3]
.sym 147636 instr[15]
.sym 147637 instr[17]
.sym 147638 reg_file[3][13]
.sym 147639 reg_file[7][13]
.sym 147640 instr[22]
.sym 147641 instr[20]
.sym 147642 reg_file[11][3]
.sym 147643 reg_file[15][3]
.sym 147644 instr[22]
.sym 147645 instr[20]
.sym 147646 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 147650 $abc$36303$new_n2731_
.sym 147651 $abc$36303$new_n2732_
.sym 147652 instr[16]
.sym 147654 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 147658 reg_file[3][3]
.sym 147659 reg_file[7][3]
.sym 147660 instr[15]
.sym 147661 instr[17]
.sym 147662 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 147666 reg_file[0][3]
.sym 147667 reg_file[4][3]
.sym 147668 instr[20]
.sym 147669 instr[22]
.sym 147670 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 147674 reg_file[3][3]
.sym 147675 reg_file[7][3]
.sym 147676 instr[22]
.sym 147677 instr[20]
.sym 147678 reg_file[6][13]
.sym 147679 $abc$36303$auto$ice40_ffinit.cc:141:execute$36229
.sym 147680 instr[15]
.sym 147681 instr[17]
.sym 147682 reg_file[0][3]
.sym 147683 reg_file[4][3]
.sym 147684 instr[15]
.sym 147685 $abc$36303$new_n5101_
.sym 147686 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 147690 reg_file[2][3]
.sym 147691 reg_file[6][3]
.sym 147692 instr[15]
.sym 147693 $abc$36303$new_n5279_
.sym 147694 $abc$36303$new_n2421_
.sym 147695 $abc$36303$new_n2422_
.sym 147696 instr[21]
.sym 147698 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 147702 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 147709 instr[20]
.sym 147713 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 147714 reg_file[2][3]
.sym 147715 reg_file[6][3]
.sym 147716 instr[20]
.sym 147717 instr[22]
.sym 147718 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 147734 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 147738 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 147739 i_wb_data[3]$SB_IO_IN
.sym 147740 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 147741 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 147749 i_wb_stall$SB_IO_IN
.sym 147750 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][3]_new_inv_
.sym 147751 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][1]_new_inv_
.sym 147752 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 147754 alu_i_branch_op[1]
.sym 147755 i_wb_stall$SB_IO_IN
.sym 147756 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 147757 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 147758 i_wb_stall$SB_IO_IN
.sym 147759 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 147760 alu_i_branch_op[0]
.sym 147761 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 147762 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 147763 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147766 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 147767 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 147768 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147769 $abc$36303$new_n2426_
.sym 147770 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][5]_new_inv_
.sym 147771 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 147772 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147773 $abc$36303$new_n2902_
.sym 147774 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][19]_new_inv_
.sym 147775 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][11]_new_inv_
.sym 147776 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147777 $abc$36303$new_n2426_
.sym 147778 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 147779 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][1]_new_inv_
.sym 147780 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 147781 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147782 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][21]_new_
.sym 147783 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][13]_new_inv_
.sym 147784 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147785 $abc$36303$new_n2902_
.sym 147786 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 147787 $abc$36303$new_n3018_
.sym 147788 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147790 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 147791 $abc$36303$new_n2426_
.sym 147794 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 147795 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 147796 $abc$36303$new_n2012_
.sym 147797 $abc$36303$new_n2039_
.sym 147798 instr[22]
.sym 147799 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[2]_new_inv_
.sym 147800 $abc$36303$is_alu_imm_instr_new_
.sym 147802 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 147806 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][7]_new_inv_
.sym 147807 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][7]_new_inv_
.sym 147808 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 147809 $abc$36303$new_n2902_
.sym 147810 $abc$36303$new_n4778_
.sym 147811 $abc$36303$new_n4774_
.sym 147812 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13899[1]_new_
.sym 147813 $abc$36303$new_n5224_
.sym 147815 alu_i_b[0]
.sym 147816 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 147819 alu_i_b[1]
.sym 147820 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 147823 alu_i_b[2]
.sym 147824 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 147827 alu_i_b[3]
.sym 147828 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 147831 alu_i_b[4]
.sym 147832 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 147835 alu_i_b[5]
.sym 147836 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 147839 alu_i_b[6]
.sym 147840 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 147843 alu_i_b[7]
.sym 147844 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 147847 alu_i_b[8]
.sym 147848 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 147851 alu_i_b[9]
.sym 147852 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 147855 alu_i_b[10]
.sym 147856 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 147859 alu_i_b[11]
.sym 147860 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 147863 alu_i_b[12]
.sym 147864 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 147867 alu_i_b[13]
.sym 147868 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 147871 alu_i_b[14]
.sym 147872 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 147875 alu_i_b[15]
.sym 147876 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 147879 alu_i_b[16]
.sym 147880 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 147883 alu_i_b[17]
.sym 147884 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 147887 alu_i_b[18]
.sym 147888 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 147891 alu_i_b[19]
.sym 147892 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 147895 alu_i_b[20]
.sym 147896 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 147899 alu_i_b[21]
.sym 147900 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 147903 alu_i_b[22]
.sym 147904 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 147907 alu_i_b[23]
.sym 147908 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 147911 alu_i_b[24]
.sym 147912 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 147915 alu_i_b[25]
.sym 147916 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 147919 alu_i_b[26]
.sym 147920 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 147923 alu_i_b[27]
.sym 147924 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 147927 alu_i_b[28]
.sym 147928 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 147931 alu_i_b[29]
.sym 147932 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 147935 alu_i_b[30]
.sym 147936 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 147939 $PACKER_VCC_NET
.sym 147941 $nextpnr_ICESTORM_LC_0$I3
.sym 147943 alu_i_b[31]
.sym 147944 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 147945 $nextpnr_ICESTORM_LC_0$COUT
.sym 147949 $nextpnr_ICESTORM_LC_1$I3
.sym 147950 $abc$36303$auto$alumacc.cc:491:replace_alu$1941[31]
.sym 147951 $auto$alumacc.cc:474:replace_alu$1939.C[31]
.sym 147952 $abc$36303$auto$alumacc.cc:415:extract_cmp_alu$1912[31]
.sym 147954 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 147958 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 147962 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 147966 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[10]
.sym 147967 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[10]
.sym 147968 $abc$36303$alu_i_arith_shift_new_
.sym 147969 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 147970 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 147974 $abc$36303$new_n2012_
.sym 147975 $abc$36303$new_n2039_
.sym 147978 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[8]
.sym 147979 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[8]
.sym 147980 $abc$36303$alu_i_arith_shift_new_
.sym 147981 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 147982 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 147986 instr[21]
.sym 147987 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 147988 $abc$36303$is_alu_imm_instr_new_
.sym 147990 alu_i_branch_op[2]
.sym 147991 $abc$36303$new_n5205_
.sym 147992 $abc$36303$new_n4188_
.sym 147994 alu_i_branch_op[1]
.sym 147995 alu_i_branch_op[0]
.sym 147996 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 147997 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 147998 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 148002 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 148006 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[14]
.sym 148007 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[14]
.sym 148008 $abc$36303$alu_i_arith_shift_new_
.sym 148009 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 148010 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 148014 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[17]
.sym 148015 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[17]
.sym 148016 $abc$36303$alu_i_arith_shift_new_
.sym 148017 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 148018 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 148022 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 148026 $abc$36303$is_alu_imm_instr_new_
.sym 148027 instr[20]
.sym 148030 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 148034 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[18]
.sym 148035 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[18]
.sym 148036 $abc$36303$alu_i_arith_shift_new_
.sym 148037 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 148038 $abc$36303$new_n2012_
.sym 148039 $abc$36303$new_n2039_
.sym 148040 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 148042 $abc$36303$new_n2012_
.sym 148043 $abc$36303$new_n2039_
.sym 148044 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 148046 $abc$36303$new_n2934_
.sym 148047 $abc$36303$new_n2961_
.sym 148048 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][4]_new_inv_
.sym 148049 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148054 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 148058 $abc$36303$new_n2934_
.sym 148059 $abc$36303$new_n2961_
.sym 148060 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][0]_new_
.sym 148061 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148062 $abc$36303$new_n2039_
.sym 148063 $abc$36303$new_n2012_
.sym 148064 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 148066 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 148067 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[15]
.sym 148068 $abc$36303$new_n2012_
.sym 148069 $abc$36303$new_n2039_
.sym 148070 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 148074 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[16]
.sym 148075 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 148076 $abc$36303$new_n2012_
.sym 148077 $abc$36303$new_n2039_
.sym 148078 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 148079 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 148080 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148082 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148083 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 148084 $abc$36303$new_n4759_
.sym 148085 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148086 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 148087 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 148088 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148089 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148090 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 148091 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][0]_new_inv_
.sym 148092 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148093 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148094 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][0]_new_
.sym 148095 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 148096 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148098 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[0]
.sym 148099 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[1]
.sym 148100 $abc$36303$new_n2012_
.sym 148101 $abc$36303$new_n2039_
.sym 148102 $2\o_wb_we[0:0]
.sym 148103 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[19]_new_inv_
.sym 148106 $2\o_wb_we[0:0]
.sym 148107 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 148110 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][12]_new_inv_
.sym 148111 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][8]_new_inv_
.sym 148112 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148114 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][16]_new_inv_
.sym 148115 $abc$36303$new_n2426_
.sym 148116 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148118 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][8]_new_inv_
.sym 148119 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][4]_new_inv_
.sym 148120 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148122 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13836[1]_new_
.sym 148123 $abc$36303$new_n4155_
.sym 148124 $abc$36303$new_n4157_
.sym 148125 $abc$36303$new_n5206_
.sym 148126 $2\o_wb_we[0:0]
.sym 148127 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[1]_new_inv_
.sym 148130 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][0]_new_inv_
.sym 148131 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][8]_new_inv_
.sym 148132 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148133 $abc$36303$new_n2902_
.sym 148134 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 148135 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 148136 $abc$36303$new_n2012_
.sym 148137 $abc$36303$new_n2039_
.sym 148138 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][24]_new_inv_
.sym 148139 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][28]_new_inv_
.sym 148140 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148142 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148146 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][24]_new_inv_
.sym 148147 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][22]_new_inv_
.sym 148148 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148150 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 148151 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][24]_new_inv_
.sym 148152 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148154 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 148155 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 148156 $abc$36303$new_n2012_
.sym 148157 $abc$36303$new_n2039_
.sym 148158 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][22]_new_inv_
.sym 148159 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][20]_new_inv_
.sym 148160 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148162 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 148163 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 148164 $abc$36303$new_n2012_
.sym 148165 $abc$36303$new_n2039_
.sym 148166 $abc$36303$new_n2011_
.sym 148167 $abc$36303$new_n2067_
.sym 148168 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][26]_new_inv_
.sym 148169 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148170 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 148171 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 148172 $abc$36303$new_n2012_
.sym 148173 $abc$36303$new_n2039_
.sym 148174 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 148178 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][14]_new_inv_
.sym 148179 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][16]_new_inv_
.sym 148180 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148182 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148186 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][22]_new_inv_
.sym 148187 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 148188 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148189 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 148190 $abc$36303$new_n2011_
.sym 148191 $abc$36303$new_n2067_
.sym 148192 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][30]_new_inv_
.sym 148193 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148194 $abc$36303$new_n3817_
.sym 148195 $abc$36303$new_n3816_
.sym 148196 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 148198 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][22]_new_inv_
.sym 148199 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][18]_new_inv_
.sym 148200 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148202 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 148203 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 148204 $abc$36303$new_n2012_
.sym 148205 $abc$36303$new_n2039_
.sym 148206 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148210 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[24]_new_
.sym 148211 alu_i_branch_op[1]
.sym 148212 alu_i_branch_op[2]
.sym 148213 $abc$36303$new_n5188_
.sym 148214 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 148215 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 148216 $abc$36303$new_n2012_
.sym 148217 $abc$36303$new_n2039_
.sym 148218 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[24]
.sym 148219 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 148220 alu_i_branch_op[1]
.sym 148221 alu_i_branch_op[0]
.sym 148222 $abc$36303$new_n2039_
.sym 148223 $abc$36303$new_n2012_
.sym 148224 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 148226 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][16]_new_inv_
.sym 148227 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][18]_new_inv_
.sym 148228 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148230 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][22]_new_inv_
.sym 148231 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][30]_new_inv_
.sym 148232 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148233 $abc$36303$new_n3018_
.sym 148234 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 148235 branch_instr_offset[12]
.sym 148236 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 148237 $abc$36303$is_alu_imm_instr_new_
.sym 148238 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 148239 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 148240 $abc$36303$new_n2011_
.sym 148241 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148242 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148246 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][26]_new_inv_
.sym 148247 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][22]_new_inv_
.sym 148248 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148250 branch_instr_offset[12]
.sym 148251 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 148252 $abc$36303$is_alu_imm_instr_new_
.sym 148254 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 148258 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][26]_new_inv_
.sym 148259 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][30]_new_inv_
.sym 148260 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148262 reg_file[3][17]
.sym 148263 $abc$36303$auto$ice40_ffinit.cc:141:execute$36193
.sym 148264 instr[22]
.sym 148265 $abc$36303$new_n5121_
.sym 148266 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 148270 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][30]_new_inv_
.sym 148271 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][28]_new_inv_
.sym 148272 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148274 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 148275 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 148276 $abc$36303$new_n2011_
.sym 148278 reg_file[6][17]
.sym 148279 reg_file[7][17]
.sym 148280 instr[22]
.sym 148281 instr[20]
.sym 148282 $abc$36303$new_n2012_
.sym 148283 $abc$36303$new_n2039_
.sym 148284 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 148286 reg_file[6][17]
.sym 148287 $abc$36303$auto$ice40_ffinit.cc:141:execute$36193
.sym 148288 instr[15]
.sym 148289 instr[17]
.sym 148290 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148294 reg_file[5][17]
.sym 148295 reg_file[1][17]
.sym 148296 instr[17]
.sym 148297 instr[15]
.sym 148298 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148309 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148314 reg_file[1][17]
.sym 148315 reg_file[5][17]
.sym 148316 instr[22]
.sym 148317 instr[20]
.sym 148318 reg_file[7][17]
.sym 148319 reg_file[3][17]
.sym 148320 instr[17]
.sym 148321 instr[15]
.sym 148322 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 148326 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 148330 reg_file[7][24]
.sym 148331 reg_file[3][24]
.sym 148332 instr[17]
.sym 148333 instr[15]
.sym 148334 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 148338 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 148342 reg_file[3][24]
.sym 148343 reg_file[7][24]
.sym 148344 instr[22]
.sym 148345 instr[20]
.sym 148346 reg_file[6][24]
.sym 148347 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 148348 instr[15]
.sym 148349 instr[17]
.sym 148350 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 148354 reg_file[6][24]
.sym 148355 $abc$36303$auto$ice40_ffinit.cc:141:execute$36269
.sym 148356 instr[20]
.sym 148357 instr[22]
.sym 148358 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 148362 reg_file[5][24]
.sym 148363 reg_file[1][24]
.sym 148364 instr[17]
.sym 148365 instr[15]
.sym 148366 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 148374 $abc$36303$new_n2198_
.sym 148375 $abc$36303$new_n2199_
.sym 148376 instr[16]
.sym 148377 $abc$36303$new_n2195_
.sym 148378 reg_file[1][24]
.sym 148379 reg_file[5][24]
.sym 148380 instr[22]
.sym 148381 instr[20]
.sym 148382 $abc$36303$new_n2194_
.sym 148383 $abc$36303$new_n5251_
.sym 148384 $abc$36303$new_n2181_
.sym 148385 instr[18]
.sym 148386 $abc$36303$new_n2196_
.sym 148387 $abc$36303$new_n2197_
.sym 148388 instr[16]
.sym 148389 instr[19]
.sym 148390 reg_file[20][24]
.sym 148391 reg_file[16][24]
.sym 148392 instr[15]
.sym 148393 $abc$36303$new_n5249_
.sym 148394 $abc$36303$new_n3924_
.sym 148395 $abc$36303$new_n3925_
.sym 148396 instr[21]
.sym 148397 instr[24]
.sym 148398 reg_file[16][24]
.sym 148399 reg_file[20][24]
.sym 148400 instr[20]
.sym 148401 instr[22]
.sym 148402 reg_file[17][24]
.sym 148403 reg_file[21][24]
.sym 148404 instr[15]
.sym 148405 instr[17]
.sym 148406 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 148410 $abc$36303$new_n4981_
.sym 148411 $abc$36303$new_n5250_
.sym 148412 instr[16]
.sym 148413 instr[19]
.sym 148414 reg_file[17][24]
.sym 148415 reg_file[21][24]
.sym 148416 instr[22]
.sym 148417 instr[20]
.sym 148418 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 148422 reg_file[18][24]
.sym 148423 reg_file[22][24]
.sym 148424 instr[15]
.sym 148425 $abc$36303$new_n4980_
.sym 148426 reg_file[19][24]
.sym 148427 reg_file[23][24]
.sym 148428 instr[15]
.sym 148429 instr[17]
.sym 148430 reg_file[19][24]
.sym 148431 reg_file[23][24]
.sym 148432 instr[22]
.sym 148433 instr[20]
.sym 148434 reg_file[18][24]
.sym 148435 reg_file[22][24]
.sym 148436 instr[20]
.sym 148437 instr[22]
.sym 148442 $abc$36303$new_n3921_
.sym 148443 $abc$36303$new_n3922_
.sym 148444 instr[21]
.sym 148446 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 148462 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 148470 $abc$36303$auto$rtlil.cc:1862:And$2060[19]
.sym 148486 $abc$36303$auto$rtlil.cc:1862:And$2060[5]
.sym 148494 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 148514 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148526 reg_file[13][13]
.sym 148527 reg_file[9][13]
.sym 148528 instr[17]
.sym 148529 instr[15]
.sym 148530 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148538 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 148542 reg_file[9][13]
.sym 148543 reg_file[13][13]
.sym 148544 instr[22]
.sym 148545 instr[20]
.sym 148549 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148550 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148566 $abc$36303$new_n3489_
.sym 148567 $abc$36303$new_n3490_
.sym 148568 instr[21]
.sym 148569 instr[24]
.sym 148570 reg_file[8][13]
.sym 148571 reg_file[12][13]
.sym 148572 instr[20]
.sym 148573 instr[22]
.sym 148574 $abc$36303$new_n2719_
.sym 148575 $abc$36303$new_n2720_
.sym 148576 instr[16]
.sym 148577 instr[19]
.sym 148578 reg_file[12][13]
.sym 148579 reg_file[8][13]
.sym 148580 instr[15]
.sym 148581 instr[17]
.sym 148582 $abc$36303$new_n3500_
.sym 148583 $abc$36303$new_n3503_
.sym 148584 $abc$36303$new_n3494_
.sym 148585 $abc$36303$new_n3497_
.sym 148586 $abc$36303$new_n2734_
.sym 148587 $abc$36303$new_n2735_
.sym 148588 instr[16]
.sym 148589 instr[19]
.sym 148590 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 148594 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148598 reg_file[4][13]
.sym 148599 reg_file[0][13]
.sym 148600 instr[15]
.sym 148601 instr[17]
.sym 148602 $abc$36303$new_n3504_
.sym 148603 $abc$36303$new_n3505_
.sym 148604 instr[21]
.sym 148605 instr[24]
.sym 148606 reg_file[0][13]
.sym 148607 reg_file[4][13]
.sym 148608 instr[20]
.sym 148609 instr[22]
.sym 148610 $abc$36303$new_n2717_
.sym 148611 $abc$36303$new_n5069_
.sym 148612 $abc$36303$new_n2723_
.sym 148613 instr[18]
.sym 148625 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 148626 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 148638 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148642 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 148646 reg_file[14][3]
.sym 148647 reg_file[10][3]
.sym 148648 instr[15]
.sym 148649 instr[17]
.sym 148650 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 148654 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 148658 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 148662 $abc$36303$new_n2408_
.sym 148663 $abc$36303$new_n2409_
.sym 148664 instr[21]
.sym 148666 reg_file[10][3]
.sym 148667 reg_file[14][3]
.sym 148668 instr[20]
.sym 148669 instr[22]
.sym 148670 $abc$36303$new_n2923_
.sym 148671 $abc$36303$new_n2924_
.sym 148672 instr[16]
.sym 148674 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148678 $abc$36303$new_n5102_
.sym 148679 $abc$36303$new_n5280_
.sym 148680 instr[19]
.sym 148681 instr[16]
.sym 148682 $abc$36303$new_n2424_
.sym 148683 $abc$36303$new_n2425_
.sym 148684 instr[21]
.sym 148685 instr[24]
.sym 148686 reg_file[21][3]
.sym 148687 reg_file[17][3]
.sym 148688 instr[17]
.sym 148689 instr[15]
.sym 148690 reg_file[17][3]
.sym 148691 reg_file[21][3]
.sym 148692 instr[22]
.sym 148693 instr[20]
.sym 148702 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 148706 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 148710 $abc$36303$new_n2418_
.sym 148711 $abc$36303$new_n2419_
.sym 148712 instr[21]
.sym 148713 instr[24]
.sym 148714 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 148718 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 148722 $abc$36303$new_n2420_
.sym 148723 $abc$36303$new_n2423_
.sym 148724 $abc$36303$new_n2414_
.sym 148725 $abc$36303$new_n2417_
.sym 148726 reg_file[23][3]
.sym 148727 reg_file[19][3]
.sym 148728 instr[17]
.sym 148729 instr[15]
.sym 148730 reg_file[18][3]
.sym 148731 reg_file[22][3]
.sym 148732 instr[20]
.sym 148733 instr[22]
.sym 148734 reg_file[19][3]
.sym 148735 reg_file[23][3]
.sym 148736 instr[22]
.sym 148737 instr[20]
.sym 148738 $abc$36303$new_n2415_
.sym 148739 $abc$36303$new_n2416_
.sym 148740 instr[21]
.sym 148746 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 148747 $abc$36303$new_n4811_
.sym 148748 $abc$36303$new_n5237_
.sym 148749 $abc$36303$new_n5235_
.sym 148758 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 148766 $abc$36303$new_n5236_
.sym 148767 $abc$36303$new_n4806_
.sym 148768 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 148769 $abc$36303$new_n4811_
.sym 148770 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][3]_new_inv_
.sym 148771 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][3]_new_
.sym 148772 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148773 $abc$36303$new_n2902_
.sym 148774 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 148778 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][15]_new_inv_
.sym 148779 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][11]_new_inv_
.sym 148780 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148782 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 148783 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 148784 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 148786 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][7]_new_inv_
.sym 148787 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148788 $abc$36303$new_n4801_
.sym 148790 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][5]_new_inv_
.sym 148791 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][5]_new_inv_
.sym 148792 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148793 $abc$36303$new_n2902_
.sym 148794 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][11]_new_inv_
.sym 148795 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][7]_new_inv_
.sym 148796 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148798 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][5]_new_inv_
.sym 148799 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][9]_new_inv_
.sym 148800 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148802 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][3]_new_inv_
.sym 148803 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][5]_new_inv_
.sym 148804 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148805 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148806 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 148807 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][15]_new_inv_
.sym 148808 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148810 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 148814 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148815 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 148816 $abc$36303$new_n2902_
.sym 148818 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][13]_new_inv_
.sym 148819 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][9]_new_inv_
.sym 148820 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148822 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 148823 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][15]_new_inv_
.sym 148824 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148826 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 148827 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148830 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][13]_new_inv_
.sym 148831 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][17]_new_inv_
.sym 148832 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148834 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][15]_new_inv_
.sym 148835 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][13]_new_inv_
.sym 148836 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148838 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 148839 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][19]_new_inv_
.sym 148840 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148842 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][17]_new_inv_
.sym 148843 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][21]_new_inv_
.sym 148844 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148846 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148847 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][3]_new_
.sym 148848 $abc$36303$new_n3018_
.sym 148849 $abc$36303$new_n4807_
.sym 148850 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 148851 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][21]_new_inv_
.sym 148852 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148854 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 148855 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][9]_new_inv_
.sym 148856 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148858 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][1]_new_inv_
.sym 148859 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][9]_new_inv_
.sym 148860 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148861 $abc$36303$new_n2902_
.sym 148862 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][19]_new_inv_
.sym 148863 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][17]_new_inv_
.sym 148864 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148866 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 148870 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][21]_new_inv_
.sym 148871 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][19]_new_inv_
.sym 148872 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148874 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 148878 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 148882 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 148883 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][21]_new_inv_
.sym 148884 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148886 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]
.sym 148890 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 148891 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 148892 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 148893 $abc$36303$new_n3018_
.sym 148894 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 148895 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[20]
.sym 148896 $abc$36303$new_n2012_
.sym 148897 $abc$36303$new_n2039_
.sym 148898 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 148902 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 148906 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 148910 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 148914 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 148915 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 148916 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148917 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 148918 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 148919 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[22]
.sym 148920 $abc$36303$new_n2012_
.sym 148921 $abc$36303$new_n2039_
.sym 148922 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 148926 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[2]_new_
.sym 148927 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 148928 $abc$36303$new_n4796_
.sym 148929 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13886[0]_new_inv_
.sym 148930 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 148934 instr[24]
.sym 148935 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 148936 $abc$36303$is_alu_imm_instr_new_
.sym 148937 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 148938 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 148939 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][23]_new_inv_
.sym 148940 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148942 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 148943 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 148944 $abc$36303$new_n4189_
.sym 148946 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[13]
.sym 148947 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[13]
.sym 148948 $abc$36303$alu_i_arith_shift_new_
.sym 148949 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 148950 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][27]_new_inv_
.sym 148951 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][23]_new_inv_
.sym 148952 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148954 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][29]_new_inv_
.sym 148955 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][25]_new_inv_
.sym 148956 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 148958 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[23]
.sym 148959 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[24]
.sym 148960 $abc$36303$new_n2012_
.sym 148961 $abc$36303$new_n2039_
.sym 148962 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[8]
.sym 148966 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 148970 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][29]_new_inv_
.sym 148971 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][27]_new_inv_
.sym 148972 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148974 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][27]_new_inv_
.sym 148975 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][25]_new_inv_
.sym 148976 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148978 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[27]
.sym 148979 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 148980 $abc$36303$new_n2012_
.sym 148981 $abc$36303$new_n2039_
.sym 148982 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[25]
.sym 148983 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[26]
.sym 148984 $abc$36303$new_n2012_
.sym 148985 $abc$36303$new_n2039_
.sym 148986 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[4]
.sym 148987 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[4]
.sym 148988 $abc$36303$alu_i_arith_shift_new_
.sym 148989 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 148990 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[31]
.sym 148991 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[0]
.sym 148992 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][29]_new_inv_
.sym 148993 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 148994 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[12]
.sym 148998 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[29]
.sym 148999 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 149000 $abc$36303$new_n2012_
.sym 149001 $abc$36303$new_n2039_
.sym 149002 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][10]_new_inv_
.sym 149003 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 149004 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149006 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 149007 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 149008 $abc$36303$new_n2012_
.sym 149009 $abc$36303$new_n2039_
.sym 149010 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 149014 $abc$36303$techmap\u_alu.$add$rtl/alu.v:16$124_Y[12]
.sym 149015 $abc$36303$techmap\u_alu.$sub$rtl/alu.v:15$123_Y[12]
.sym 149016 $abc$36303$alu_i_arith_shift_new_
.sym 149017 $abc$36303$auto$simplemap.cc:168:logic_reduce$11653_new_inv_
.sym 149018 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[2]
.sym 149019 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 149020 $abc$36303$new_n2012_
.sym 149021 $abc$36303$new_n2039_
.sym 149022 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 149023 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 149024 $abc$36303$new_n2012_
.sym 149025 $abc$36303$new_n2039_
.sym 149026 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 149027 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][4]_new_inv_
.sym 149028 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149030 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][4]_new_inv_
.sym 149031 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 149032 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149034 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 149035 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][10]_new_inv_
.sym 149036 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149038 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 149039 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 149040 $abc$36303$new_n2012_
.sym 149041 $abc$36303$new_n2039_
.sym 149042 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 149043 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 149044 $abc$36303$new_n2012_
.sym 149045 $abc$36303$new_n2039_
.sym 149046 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][8]_new_inv_
.sym 149047 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][4]_new_inv_
.sym 149048 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149050 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 149051 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 149052 $abc$36303$new_n2012_
.sym 149053 $abc$36303$new_n2039_
.sym 149054 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 149058 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 149062 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 149066 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 149067 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 149068 $abc$36303$new_n3552_
.sym 149069 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13778[0]_new_inv_
.sym 149070 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 149071 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 149072 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[14]
.sym 149073 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 149074 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][2]_new_inv_
.sym 149075 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149078 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][6]_new_inv_
.sym 149079 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][2]_new_inv_
.sym 149080 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149082 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 149083 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][14]_new_inv_
.sym 149084 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149086 branch_instr_offset[12]
.sym 149087 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 149088 $abc$36303$is_alu_imm_instr_new_
.sym 149090 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 149091 $abc$36303$new_n3558_
.sym 149092 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149093 $abc$36303$new_n3591_
.sym 149094 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][14]_new_inv_
.sym 149095 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][12]_new_inv_
.sym 149096 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149098 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 149099 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 149100 $abc$36303$new_n2012_
.sym 149101 $abc$36303$new_n2039_
.sym 149102 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 149106 $abc$36303$new_n3519_
.sym 149107 $abc$36303$new_n3520_
.sym 149110 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][18]_new_inv_
.sym 149111 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][16]_new_inv_
.sym 149112 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149114 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 149118 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][16]_new_inv_
.sym 149119 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][12]_new_inv_
.sym 149120 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149122 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][6]_new_inv_
.sym 149123 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][8]_new_inv_
.sym 149124 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149126 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][10]_new_inv_
.sym 149127 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][12]_new_inv_
.sym 149128 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149130 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][16]_new_inv_
.sym 149131 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][20]_new_inv_
.sym 149132 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149134 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 149135 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[19]
.sym 149136 $abc$36303$new_n2012_
.sym 149137 $abc$36303$new_n2039_
.sym 149138 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 149142 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 149143 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 149144 $abc$36303$new_n2012_
.sym 149145 $abc$36303$new_n2039_
.sym 149146 $abc$36303$new_n2426_
.sym 149147 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 149148 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149149 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149150 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][20]_new_inv_
.sym 149151 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][18]_new_inv_
.sym 149152 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149154 $abc$36303$new_n3985_
.sym 149155 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[26]_new_
.sym 149156 $abc$36303$new_n3990_
.sym 149158 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][20]_new_inv_
.sym 149159 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][24]_new_inv_
.sym 149160 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149162 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 149163 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][26]_new_inv_
.sym 149164 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149166 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 149170 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][17]_new_inv_
.sym 149171 $abc$36303$new_n2902_
.sym 149172 $abc$36303$new_n3128_
.sym 149173 $abc$36303$new_n5119_
.sym 149174 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 149175 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][26]_new_inv_
.sym 149176 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149178 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 149182 $abc$36303$auto$simplemap.cc:309:simplemap_lut$8957_new_
.sym 149183 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][1]_new_
.sym 149184 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][9]_new_inv_
.sym 149185 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149186 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][12]_new_inv_
.sym 149187 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][14]_new_inv_
.sym 149188 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149190 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][30]_new_inv_
.sym 149191 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149194 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][28]_new_inv_
.sym 149195 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149198 $abc$36303$new_n3592_
.sym 149199 $abc$36303$new_n5162_
.sym 149200 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 149201 $abc$36303$new_n3597_
.sym 149202 $abc$36303$new_n5115_
.sym 149203 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149204 $abc$36303$new_n3018_
.sym 149205 $abc$36303$new_n5116_
.sym 149206 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13755[1]_new_
.sym 149207 $abc$36303$new_n5120_
.sym 149208 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 149209 $abc$36303$new_n3129_
.sym 149210 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 149211 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 149212 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 149213 $abc$36303$new_n3813_
.sym 149214 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13755[1]_new_
.sym 149215 $abc$36303$new_n5120_
.sym 149216 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 149217 $abc$36303$new_n3129_
.sym 149218 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 149222 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][18]_new_inv_
.sym 149223 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 149224 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 149226 $abc$36303$new_n3119_
.sym 149227 $abc$36303$new_n3113_
.sym 149228 instr[21]
.sym 149229 instr[24]
.sym 149230 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][18]_new_inv_
.sym 149231 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 149232 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149233 $abc$36303$new_n3018_
.sym 149234 reg_file[24][17]
.sym 149235 reg_file[25][17]
.sym 149236 instr[15]
.sym 149238 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 149242 reg_file[24][17]
.sym 149243 reg_file[28][17]
.sym 149244 instr[20]
.sym 149245 instr[22]
.sym 149246 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][26]_new_inv_
.sym 149247 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][18]_new_inv_
.sym 149248 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149249 $abc$36303$new_n3018_
.sym 149250 $abc$36303$new_n3117_
.sym 149251 $abc$36303$new_n3118_
.sym 149252 instr[23]
.sym 149253 $abc$36303$new_n3114_
.sym 149254 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 149255 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 149256 $abc$36303$new_n4227_
.sym 149257 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13652[0]_new_inv_
.sym 149258 $abc$36303$new_n2829_
.sym 149259 $abc$36303$new_n2830_
.sym 149260 instr[16]
.sym 149262 reg_file[25][17]
.sym 149263 reg_file[29][17]
.sym 149264 instr[22]
.sym 149265 instr[20]
.sym 149266 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 149270 reg_file[14][17]
.sym 149271 reg_file[10][17]
.sym 149272 instr[15]
.sym 149273 instr[17]
.sym 149274 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[17]_new_inv_
.sym 149275 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[17]_new_inv_
.sym 149276 instr[16]
.sym 149277 instr[17]
.sym 149278 reg_file[28][17]
.sym 149279 reg_file[29][17]
.sym 149280 instr[15]
.sym 149282 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 149286 branch_instr_offset[12]
.sym 149287 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 149288 $abc$36303$is_alu_imm_instr_new_
.sym 149290 reg_file[11][17]
.sym 149291 reg_file[10][17]
.sym 149292 instr[22]
.sym 149293 $abc$36303$new_n5286_
.sym 149294 $abc$36303$new_n2838_
.sym 149295 $abc$36303$new_n2839_
.sym 149296 instr[16]
.sym 149297 $abc$36303$new_n2835_
.sym 149298 reg_file[15][17]
.sym 149299 reg_file[11][17]
.sym 149300 instr[17]
.sym 149301 instr[15]
.sym 149302 $abc$36303$auto$simplemap.cc:168:logic_reduce$3931_new_inv_
.sym 149303 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 149304 $abc$36303$procmux$1660_Y[0]_new_inv_
.sym 149305 $abc$36303$new_n5221_
.sym 149306 $abc$36303$new_n5287_
.sym 149307 $abc$36303$new_n5285_
.sym 149308 instr[23]
.sym 149310 reg_file[14][17]
.sym 149311 reg_file[15][17]
.sym 149312 instr[22]
.sym 149313 instr[20]
.sym 149314 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 149315 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 149316 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[28]
.sym 149317 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 149318 $abc$36303$new_n2836_
.sym 149319 $abc$36303$new_n2837_
.sym 149320 instr[16]
.sym 149321 instr[19]
.sym 149322 $abc$36303$new_n3123_
.sym 149323 $abc$36303$new_n3124_
.sym 149324 $abc$36303$new_n5127_
.sym 149325 instr[23]
.sym 149329 instr[15]
.sym 149330 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 149334 reg_file[0][17]
.sym 149335 reg_file[4][17]
.sym 149336 instr[20]
.sym 149337 instr[22]
.sym 149341 instr[15]
.sym 149342 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 149346 reg_file[4][17]
.sym 149347 reg_file[0][17]
.sym 149348 instr[15]
.sym 149349 instr[17]
.sym 149353 instr[20]
.sym 149354 reg_file[0][24]
.sym 149355 reg_file[4][24]
.sym 149356 instr[20]
.sym 149357 instr[22]
.sym 149358 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 149362 $abc$36303$new_n3927_
.sym 149363 $abc$36303$new_n3928_
.sym 149364 instr[21]
.sym 149366 instr[21]
.sym 149367 $abc$36303$new_n3911_
.sym 149368 $abc$36303$new_n3912_
.sym 149369 $abc$36303$new_n3908_
.sym 149370 reg_file[4][24]
.sym 149371 reg_file[0][24]
.sym 149372 instr[15]
.sym 149373 instr[17]
.sym 149374 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 149378 reg_file[25][24]
.sym 149379 reg_file[29][24]
.sym 149380 instr[22]
.sym 149381 instr[20]
.sym 149382 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 149386 $abc$36303$new_n3930_
.sym 149387 $abc$36303$new_n3931_
.sym 149388 instr[21]
.sym 149389 instr[24]
.sym 149390 reg_file[24][24]
.sym 149391 reg_file[25][24]
.sym 149392 instr[15]
.sym 149394 $abc$36303$new_n3913_
.sym 149395 $abc$36303$new_n3907_
.sym 149396 $abc$36303$new_n3919_
.sym 149397 instr[23]
.sym 149398 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 149402 $abc$36303$new_n3926_
.sym 149403 $abc$36303$new_n3929_
.sym 149404 $abc$36303$new_n3920_
.sym 149405 $abc$36303$new_n3923_
.sym 149406 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$20149[1]_new_inv_
.sym 149407 i_wb_ack$SB_IO_IN
.sym 149408 i_reset$SB_IO_IN
.sym 149410 reg_file[24][24]
.sym 149411 reg_file[28][24]
.sym 149412 instr[20]
.sym 149413 instr[22]
.sym 149414 $abc$36303$new_n2188_
.sym 149415 $abc$36303$new_n2191_
.sym 149416 $abc$36303$new_n2182_
.sym 149417 $abc$36303$new_n2185_
.sym 149418 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 149422 $abc$36303$new_n2192_
.sym 149423 $abc$36303$new_n2193_
.sym 149424 instr[16]
.sym 149425 instr[19]
.sym 149426 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 149430 $abc$36303$new_n3917_
.sym 149431 $abc$36303$new_n3918_
.sym 149432 instr[21]
.sym 149433 $abc$36303$new_n3914_
.sym 149434 reg_file[12][24]
.sym 149435 reg_file[8][24]
.sym 149436 instr[15]
.sym 149437 instr[17]
.sym 149438 reg_file[28][24]
.sym 149439 reg_file[29][24]
.sym 149440 instr[15]
.sym 149442 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[24]_new_inv_
.sym 149443 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[24]_new_inv_
.sym 149444 instr[16]
.sym 149445 instr[17]
.sym 149446 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 149450 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 149458 $abc$36303$new_n2189_
.sym 149459 $abc$36303$new_n2190_
.sym 149460 instr[16]
.sym 149462 reg_file[11][24]
.sym 149463 reg_file[15][24]
.sym 149464 instr[22]
.sym 149465 instr[20]
.sym 149466 reg_file[15][24]
.sym 149467 reg_file[11][24]
.sym 149468 instr[17]
.sym 149469 instr[15]
.sym 149470 reg_file[14][24]
.sym 149471 reg_file[10][24]
.sym 149472 instr[15]
.sym 149473 instr[17]
.sym 149474 reg_file[10][24]
.sym 149475 reg_file[14][24]
.sym 149476 instr[20]
.sym 149477 instr[22]
.sym 149506 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 149538 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 149546 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 149550 reg_file[19][13]
.sym 149551 reg_file[23][13]
.sym 149552 instr[22]
.sym 149553 instr[20]
.sym 149562 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 149566 reg_file[23][13]
.sym 149567 reg_file[19][13]
.sym 149568 instr[17]
.sym 149569 instr[15]
.sym 149573 reg_file[29][10]
.sym 149578 reg_file[22][13]
.sym 149579 reg_file[18][13]
.sym 149580 instr[15]
.sym 149581 instr[17]
.sym 149582 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 149586 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 149590 $abc$36303$new_n2725_
.sym 149591 $abc$36303$new_n2726_
.sym 149592 instr[16]
.sym 149594 reg_file[18][13]
.sym 149595 reg_file[22][13]
.sym 149596 instr[20]
.sym 149597 instr[22]
.sym 149598 $abc$36303$new_n3495_
.sym 149599 $abc$36303$new_n3496_
.sym 149600 instr[21]
.sym 149602 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 149606 reg_file[16][13]
.sym 149607 reg_file[20][13]
.sym 149608 instr[20]
.sym 149609 instr[22]
.sym 149610 $abc$36303$new_n2730_
.sym 149611 $abc$36303$new_n2733_
.sym 149612 $abc$36303$new_n2724_
.sym 149613 $abc$36303$new_n2727_
.sym 149614 reg_file[21][13]
.sym 149615 reg_file[17][13]
.sym 149616 instr[17]
.sym 149617 instr[15]
.sym 149618 $abc$36303$new_n3498_
.sym 149619 $abc$36303$new_n3499_
.sym 149620 instr[21]
.sym 149621 instr[24]
.sym 149622 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 149626 reg_file[17][13]
.sym 149627 reg_file[21][13]
.sym 149628 instr[22]
.sym 149629 instr[20]
.sym 149630 $abc$36303$new_n2728_
.sym 149631 $abc$36303$new_n2729_
.sym 149632 instr[16]
.sym 149633 instr[19]
.sym 149634 reg_file[20][13]
.sym 149635 reg_file[16][13]
.sym 149636 instr[15]
.sym 149637 instr[17]
.sym 149642 reg_file[25][3]
.sym 149643 reg_file[29][3]
.sym 149644 instr[17]
.sym 149645 instr[15]
.sym 149646 $abc$36303$new_n2929_
.sym 149647 $abc$36303$new_n2930_
.sym 149648 instr[16]
.sym 149653 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30955
.sym 149662 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 149670 reg_file[13][3]
.sym 149671 reg_file[9][3]
.sym 149672 instr[17]
.sym 149673 instr[15]
.sym 149674 reg_file[25][3]
.sym 149675 reg_file[29][3]
.sym 149676 instr[22]
.sym 149677 instr[20]
.sym 149678 $abc$36303$new_n2405_
.sym 149679 $abc$36303$new_n2406_
.sym 149680 instr[21]
.sym 149681 instr[24]
.sym 149682 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 149686 $abc$36303$new_n2926_
.sym 149687 $abc$36303$new_n2927_
.sym 149688 instr[16]
.sym 149689 instr[19]
.sym 149690 reg_file[24][3]
.sym 149691 reg_file[28][3]
.sym 149692 instr[20]
.sym 149693 instr[22]
.sym 149694 $abc$36303$new_n2928_
.sym 149695 $abc$36303$new_n2931_
.sym 149696 $abc$36303$new_n2922_
.sym 149697 $abc$36303$new_n2925_
.sym 149698 reg_file[24][3]
.sym 149699 reg_file[28][3]
.sym 149700 instr[15]
.sym 149701 instr[17]
.sym 149702 reg_file[8][3]
.sym 149703 reg_file[12][3]
.sym 149704 instr[20]
.sym 149705 instr[22]
.sym 149706 $abc$36303$new_n2915_
.sym 149707 $abc$36303$new_n5281_
.sym 149708 $abc$36303$new_n2921_
.sym 149709 instr[18]
.sym 149710 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 149714 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 149718 reg_file[9][3]
.sym 149719 reg_file[13][3]
.sym 149720 instr[22]
.sym 149721 instr[20]
.sym 149722 reg_file[12][3]
.sym 149723 reg_file[8][3]
.sym 149724 instr[15]
.sym 149725 instr[17]
.sym 149726 $abc$36303$new_n2407_
.sym 149727 $abc$36303$new_n2410_
.sym 149728 $abc$36303$new_n2401_
.sym 149729 $abc$36303$new_n2404_
.sym 149730 $abc$36303$new_n2411_
.sym 149731 $abc$36303$new_n2412_
.sym 149732 instr[21]
.sym 149733 instr[24]
.sym 149734 reg_file[16][3]
.sym 149735 reg_file[20][3]
.sym 149736 instr[20]
.sym 149737 instr[22]
.sym 149738 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 149742 reg_file[20][3]
.sym 149743 reg_file[16][3]
.sym 149744 instr[15]
.sym 149745 instr[17]
.sym 149746 $abc$36303$new_n2933_
.sym 149747 $abc$36303$new_n2932_
.sym 149748 instr[16]
.sym 149749 instr[19]
.sym 149750 reg_file[22][3]
.sym 149751 reg_file[18][3]
.sym 149752 instr[15]
.sym 149753 instr[17]
.sym 149754 $abc$36303$new_n2917_
.sym 149755 $abc$36303$new_n2918_
.sym 149756 instr[16]
.sym 149757 instr[19]
.sym 149758 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 149762 $abc$36303$new_n2919_
.sym 149763 $abc$36303$new_n2920_
.sym 149764 instr[16]
.sym 149765 $abc$36303$new_n2916_
.sym 149766 $abc$36303$new_n2400_
.sym 149767 $abc$36303$new_n2413_
.sym 149768 $abc$36303$is_alu_imm_instr_new_
.sym 149769 instr[23]
.sym 149770 reg_file[13][12]
.sym 149771 reg_file[9][12]
.sym 149772 instr[17]
.sym 149773 instr[15]
.sym 149774 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 149778 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 149782 reg_file[27][3]
.sym 149783 reg_file[31][3]
.sym 149784 instr[22]
.sym 149785 instr[20]
.sym 149786 reg_file[27][3]
.sym 149787 reg_file[31][3]
.sym 149788 instr[17]
.sym 149789 instr[15]
.sym 149794 reg_file[9][12]
.sym 149795 reg_file[13][12]
.sym 149796 instr[22]
.sym 149797 instr[20]
.sym 149798 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 149802 $abc$36303$new_n2012_
.sym 149803 $abc$36303$new_n2039_
.sym 149804 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[5]
.sym 149806 $abc$36303$new_n2039_
.sym 149807 $abc$36303$new_n2012_
.sym 149808 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 149810 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 149814 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 149818 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][9]_new_inv_
.sym 149819 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][7]_new_inv_
.sym 149820 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149822 $abc$36303$new_n3299_
.sym 149823 $abc$36303$new_n3300_
.sym 149826 $abc$36303$new_n3299_
.sym 149827 $abc$36303$new_n3300_
.sym 149828 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][7]_new_inv_
.sym 149829 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149830 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 149834 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 149835 branch_instr_offset[9]
.sym 149836 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 149837 $abc$36303$is_alu_imm_instr_new_
.sym 149838 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 149842 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][13]_new_inv_
.sym 149843 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][11]_new_inv_
.sym 149844 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149846 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 149847 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 149848 $abc$36303$new_n2012_
.sym 149849 $abc$36303$new_n2039_
.sym 149850 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 149851 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 149852 $abc$36303$new_n2012_
.sym 149853 $abc$36303$new_n2039_
.sym 149854 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][11]_new_inv_
.sym 149855 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][9]_new_inv_
.sym 149856 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 149858 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 149859 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 149860 $abc$36303$new_n2012_
.sym 149861 $abc$36303$new_n2039_
.sym 149862 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[9]_new_
.sym 149863 alu_i_branch_op[1]
.sym 149864 alu_i_branch_op[2]
.sym 149865 $abc$36303$new_n5140_
.sym 149866 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13827[1]_new_
.sym 149867 $abc$36303$new_n3342_
.sym 149868 $abc$36303$new_n5141_
.sym 149869 $abc$36303$new_n5142_
.sym 149870 instr[24]
.sym 149871 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 149872 $abc$36303$is_alu_imm_instr_new_
.sym 149874 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[11]
.sym 149875 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 149876 $abc$36303$new_n2012_
.sym 149877 $abc$36303$new_n2039_
.sym 149878 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[26]
.sym 149879 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 149880 $abc$36303$new_n4023_
.sym 149882 alu_i_branch_op[0]
.sym 149883 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 149884 $abc$36303$auto$rtlil.cc:1862:And$1992[12]_new_
.sym 149885 $abc$36303$new_n3467_
.sym 149886 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 149887 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 149888 $abc$36303$new_n3378_
.sym 149890 alu_i_branch_op[0]
.sym 149891 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 149892 $abc$36303$auto$rtlil.cc:1862:And$1992[12]_new_
.sym 149893 $abc$36303$new_n3467_
.sym 149894 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][17]_new_inv_
.sym 149895 $abc$36303$new_n2426_
.sym 149896 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149897 $abc$36303$new_n3377_
.sym 149898 branch_instr_offset[6]
.sym 149899 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 149900 $abc$36303$is_alu_imm_instr_new_
.sym 149902 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149903 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 149904 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 149905 $abc$36303$new_n4808_
.sym 149906 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 149907 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 149908 $abc$36303$new_n2012_
.sym 149909 $abc$36303$new_n2039_
.sym 149910 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 149914 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 149918 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[9]
.sym 149919 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 149920 alu_i_branch_op[1]
.sym 149921 alu_i_branch_op[0]
.sym 149922 branch_instr_offset[9]
.sym 149923 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 149924 $abc$36303$is_alu_imm_instr_new_
.sym 149926 branch_instr_offset[12]
.sym 149927 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 149928 $abc$36303$is_alu_imm_instr_new_
.sym 149930 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 149931 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 149932 $abc$36303$new_n3507_
.sym 149933 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13787[0]_new_inv_
.sym 149934 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 149935 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 149936 $abc$36303$new_n4810_
.sym 149937 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[3]_new_
.sym 149938 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149939 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 149942 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 149946 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 149947 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[3]
.sym 149948 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 149950 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 149951 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 149952 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[13]
.sym 149953 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 149954 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[13]_new_inv_
.sym 149955 branch_instr_offset[12]
.sym 149956 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[13]
.sym 149957 $abc$36303$is_alu_imm_instr_new_
.sym 149958 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[4]_new_
.sym 149959 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 149960 $abc$36303$new_n4299_
.sym 149961 $abc$36303$new_n4300_
.sym 149962 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[6]_new_
.sym 149963 $abc$36303$new_n3186_
.sym 149964 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13850[0]_new_inv_
.sym 149966 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 149967 branch_instr_offset[10]
.sym 149968 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 149969 $abc$36303$is_alu_imm_instr_new_
.sym 149970 branch_instr_offset[10]
.sym 149971 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 149972 $abc$36303$is_alu_imm_instr_new_
.sym 149974 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 149978 branch_instr_offset[8]
.sym 149979 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 149980 $abc$36303$is_alu_imm_instr_new_
.sym 149982 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[6]_new_
.sym 149983 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[10]_new_
.sym 149986 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[6]_new_
.sym 149987 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 149990 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 149994 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 149995 branch_instr_offset[8]
.sym 149996 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 149997 $abc$36303$is_alu_imm_instr_new_
.sym 149998 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 149999 $abc$36303$new_n3018_
.sym 150000 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150002 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 150003 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[10]_new_
.sym 150004 $abc$36303$new_n3232_
.sym 150005 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13814[0]_new_inv_
.sym 150006 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 150007 $abc$36303$new_n3018_
.sym 150008 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150010 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 150014 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 150015 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 150016 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[10]
.sym 150017 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 150018 $abc$36303$new_n2455_
.sym 150019 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13872[1]_new_
.sym 150020 $abc$36303$new_n3029_
.sym 150021 $abc$36303$new_n5015_
.sym 150022 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 150026 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 150030 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][4]_new_inv_
.sym 150031 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][2]_new_inv_
.sym 150032 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 150034 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][6]_new_inv_
.sym 150035 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][10]_new_inv_
.sym 150036 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 150038 $abc$36303$new_n3463_
.sym 150039 $abc$36303$new_n3464_
.sym 150042 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][8]_new_inv_
.sym 150043 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$1\buffer[31:0][6]_new_inv_
.sym 150044 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 150046 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[8]
.sym 150047 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 150048 $abc$36303$new_n2012_
.sym 150049 $abc$36303$new_n2039_
.sym 150050 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 150051 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[7]
.sym 150052 $abc$36303$new_n2012_
.sym 150053 $abc$36303$new_n2039_
.sym 150054 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11392_Y[12]_new_
.sym 150055 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11390_Y[12]_new_
.sym 150056 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11389_Y[12]_new_
.sym 150057 $abc$36303$new_n3466_
.sym 150058 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 150059 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][10]_new_inv_
.sym 150060 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 150062 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 150063 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 150064 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 150065 $abc$36303$new_n3553_
.sym 150066 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 150067 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][6]_new_inv_
.sym 150068 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150069 $abc$36303$new_n2902_
.sym 150070 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 150071 $abc$36303$new_n3018_
.sym 150072 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150073 $abc$36303$new_n5130_
.sym 150074 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 150075 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][4]_new_inv_
.sym 150076 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150077 $abc$36303$new_n2902_
.sym 150078 $abc$36303$new_n3141_
.sym 150079 $abc$36303$new_n3135_
.sym 150080 $abc$36303$new_n5131_
.sym 150081 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150082 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[12]_new_
.sym 150083 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 150086 $abc$36303$new_n3431_
.sym 150087 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13800[1]_new_
.sym 150088 $abc$36303$new_n3432_
.sym 150089 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150090 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 150091 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 150092 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150093 $abc$36303$new_n3558_
.sym 150094 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 150098 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 150099 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][14]_new_inv_
.sym 150100 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 150102 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 150103 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][6]_new_inv_
.sym 150104 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 150106 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150107 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 150108 $abc$36303$new_n2426_
.sym 150109 $abc$36303$new_n3433_
.sym 150110 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[12]_new_
.sym 150111 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[13]_new_
.sym 150112 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[14]_new_
.sym 150113 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 150114 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][2]_new_
.sym 150115 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][10]_new_inv_
.sym 150116 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150117 $abc$36303$new_n3018_
.sym 150118 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][4]_new_inv_
.sym 150119 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 150120 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150121 $abc$36303$new_n2902_
.sym 150122 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][6]_new_inv_
.sym 150123 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 150124 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150125 $abc$36303$new_n2902_
.sym 150126 $abc$36303$new_n3517_
.sym 150127 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13782[1]_new_
.sym 150128 $abc$36303$new_n3518_
.sym 150129 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150130 $abc$36303$new_n4021_
.sym 150131 $abc$36303$new_n3984_
.sym 150132 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150133 $abc$36303$new_n4022_
.sym 150134 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 150135 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 150136 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150137 $abc$36303$new_n3018_
.sym 150138 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 150142 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[10]
.sym 150143 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 150144 $abc$36303$new_n2012_
.sym 150145 $abc$36303$new_n2039_
.sym 150146 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][8]_new_inv_
.sym 150147 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$1\buffer[31:0][10]_new_inv_
.sym 150148 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[1]
.sym 150150 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 150151 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[8]_new_
.sym 150152 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[28]_new_
.sym 150153 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[3]_new_
.sym 150154 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 150158 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150159 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 150160 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 150161 $abc$36303$new_n3139_
.sym 150162 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 150163 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 150164 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150165 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 150166 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 150167 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 150168 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150169 $abc$36303$new_n3018_
.sym 150170 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 150174 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 150178 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 150179 $abc$36303$new_n2902_
.sym 150180 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150182 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 150186 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 150187 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 150188 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150189 $abc$36303$new_n2902_
.sym 150190 alu_i_branch_op[2]
.sym 150191 $abc$36303$new_n5160_
.sym 150192 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[18]_new_
.sym 150193 $abc$36303$new_n5161_
.sym 150194 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][18]_new_inv_
.sym 150195 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][22]_new_inv_
.sym 150196 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 150198 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150199 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][14]_new_inv_
.sym 150200 $abc$36303$new_n3139_
.sym 150202 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][12]_new_inv_
.sym 150203 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 150204 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150206 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][14]_new_inv_
.sym 150207 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$3\buffer[31:0][10]_new_inv_
.sym 150208 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 150210 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 150214 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 150218 reg_file[17][17]
.sym 150219 reg_file[21][17]
.sym 150220 instr[15]
.sym 150221 instr[17]
.sym 150222 branch_instr_offset[12]
.sym 150223 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 150224 $abc$36303$is_alu_imm_instr_new_
.sym 150226 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 150227 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 150228 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[30]
.sym 150229 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 150230 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 150234 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][14]_new_inv_
.sym 150235 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][6]_new_inv_
.sym 150236 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150237 $abc$36303$new_n3558_
.sym 150238 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[30]_new_
.sym 150239 $abc$36303$auto$simplemap.cc:309:simplemap_lut$11609_new_
.sym 150240 $abc$36303$new_n4148_
.sym 150241 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13634[0]_new_inv_
.sym 150242 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][12]_new_inv_
.sym 150243 $abc$36303$techmap$techmap\u_alu.$shl$rtl/alu.v:18$125.$5\buffer[31:0][4]_new_inv_
.sym 150244 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150245 $abc$36303$new_n3558_
.sym 150246 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][20]_new_
.sym 150247 $abc$36303$new_n2902_
.sym 150248 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 150250 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 150254 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[21]_new_
.sym 150255 alu_i_branch_op[1]
.sym 150256 alu_i_branch_op[2]
.sym 150257 $abc$36303$new_n5305_
.sym 150258 reg_file[17][17]
.sym 150259 reg_file[21][17]
.sym 150260 instr[22]
.sym 150262 $abc$36303$new_n3116_
.sym 150263 $abc$36303$new_n3115_
.sym 150264 instr[23]
.sym 150265 instr[20]
.sym 150266 $abc$36303$new_n3112_
.sym 150267 $abc$36303$new_n5125_
.sym 150268 branch_instr_offset[12]
.sym 150269 $abc$36303$is_alu_imm_instr_new_
.sym 150270 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 150274 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[21]
.sym 150275 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 150276 alu_i_branch_op[1]
.sym 150277 alu_i_branch_op[0]
.sym 150278 $abc$36303$new_n2834_
.sym 150279 $abc$36303$new_n5275_
.sym 150280 $abc$36303$new_n2821_
.sym 150281 instr[18]
.sym 150282 $abc$36303$new_n2828_
.sym 150283 $abc$36303$new_n2831_
.sym 150284 $abc$36303$new_n2822_
.sym 150285 $abc$36303$new_n2825_
.sym 150286 instr[24]
.sym 150287 $abc$36303$new_n5288_
.sym 150288 $abc$36303$new_n5124_
.sym 150289 instr[21]
.sym 150290 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 150294 reg_file[19][17]
.sym 150295 reg_file[23][17]
.sym 150296 instr[22]
.sym 150297 instr[20]
.sym 150298 $abc$36303$new_n4192_
.sym 150299 $abc$36303$new_n4193_
.sym 150300 $abc$36303$new_n5209_
.sym 150302 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 150306 instr[23]
.sym 150307 $abc$36303$new_n3103_
.sym 150308 $abc$36303$new_n3104_
.sym 150309 $abc$36303$new_n3100_
.sym 150310 reg_file[13][17]
.sym 150311 reg_file[9][17]
.sym 150312 instr[17]
.sym 150313 instr[15]
.sym 150314 reg_file[8][17]
.sym 150315 reg_file[9][17]
.sym 150316 instr[22]
.sym 150317 $abc$36303$new_n5126_
.sym 150318 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 150319 branch_instr_offset[12]
.sym 150320 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[28]
.sym 150321 $abc$36303$is_alu_imm_instr_new_
.sym 150322 reg_file[12][17]
.sym 150323 reg_file[13][17]
.sym 150324 instr[22]
.sym 150325 instr[20]
.sym 150326 $abc$36303$new_n4110_
.sym 150327 $abc$36303$new_n5204_
.sym 150328 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150329 $abc$36303$new_n4150_
.sym 150334 reg_file[12][17]
.sym 150335 reg_file[8][17]
.sym 150336 instr[15]
.sym 150337 instr[17]
.sym 150338 $abc$36303$new_n2832_
.sym 150339 $abc$36303$new_n2833_
.sym 150340 instr[16]
.sym 150341 instr[19]
.sym 150342 reg_file[1][30]
.sym 150343 reg_file[5][30]
.sym 150344 instr[22]
.sym 150345 instr[20]
.sym 150346 reg_file[0][30]
.sym 150347 reg_file[4][30]
.sym 150348 instr[20]
.sym 150349 instr[22]
.sym 150350 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 150354 reg_file[1][30]
.sym 150355 reg_file[5][30]
.sym 150356 instr[15]
.sym 150357 instr[17]
.sym 150358 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 150362 reg_file[0][30]
.sym 150363 reg_file[4][30]
.sym 150364 instr[15]
.sym 150365 $abc$36303$new_n4970_
.sym 150366 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 150370 i_wb_data[30]$SB_IO_IN
.sym 150371 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 150372 $abc$36303$new_n4151_
.sym 150374 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 150393 instr[20]
.sym 150394 reg_file[27][24]
.sym 150395 reg_file[31][24]
.sym 150396 instr[22]
.sym 150397 instr[20]
.sym 150398 reg_file[27][24]
.sym 150399 reg_file[31][24]
.sym 150400 instr[17]
.sym 150401 instr[15]
.sym 150402 $abc$36303$new_n3910_
.sym 150403 $abc$36303$new_n3909_
.sym 150404 instr[21]
.sym 150405 instr[24]
.sym 150413 alu_i_branch_op[2]
.sym 150414 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 150418 reg_file[26][24]
.sym 150419 reg_file[30][24]
.sym 150420 instr[20]
.sym 150421 instr[22]
.sym 150434 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 150441 reg_file[15][30]
.sym 150442 i_wb_stall$SB_IO_IN
.sym 150443 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$15660[3]_new_
.sym 150444 alu_i_branch_op[2]
.sym 150445 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 150446 $abc$36303$new_n2187_
.sym 150447 $abc$36303$new_n2186_
.sym 150448 instr[16]
.sym 150449 instr[19]
.sym 150450 $2\o_wb_we[0:0]
.sym 150458 reg_file[8][24]
.sym 150459 reg_file[12][24]
.sym 150460 instr[20]
.sym 150461 instr[22]
.sym 150462 reg_file[26][24]
.sym 150463 reg_file[30][24]
.sym 150464 instr[15]
.sym 150465 instr[17]
.sym 150466 $abc$36303$new_n3915_
.sym 150467 $abc$36303$new_n3916_
.sym 150468 instr[21]
.sym 150469 instr[24]
.sym 150473 $2\o_wb_we[0:0]
.sym 150478 reg_file[13][24]
.sym 150479 reg_file[9][24]
.sym 150480 instr[17]
.sym 150481 instr[15]
.sym 150485 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31339
.sym 150486 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 150498 reg_file[9][24]
.sym 150499 reg_file[13][24]
.sym 150500 instr[22]
.sym 150501 instr[20]
.sym 150513 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 150522 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 150538 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 150566 reg_file[9][10]
.sym 150567 reg_file[13][10]
.sym 150568 instr[22]
.sym 150569 instr[20]
.sym 150578 $abc$36303$new_n3216_
.sym 150579 $abc$36303$new_n3217_
.sym 150580 instr[21]
.sym 150581 instr[24]
.sym 150582 reg_file[13][10]
.sym 150583 reg_file[9][10]
.sym 150584 instr[17]
.sym 150585 instr[15]
.sym 150586 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 150594 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 150598 reg_file[25][10]
.sym 150599 reg_file[29][10]
.sym 150600 instr[22]
.sym 150601 instr[20]
.sym 150602 $abc$36303$new_n3210_
.sym 150603 $abc$36303$new_n3211_
.sym 150604 instr[21]
.sym 150606 reg_file[27][10]
.sym 150607 reg_file[31][10]
.sym 150608 instr[22]
.sym 150609 instr[20]
.sym 150610 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 150614 $abc$36303$new_n3209_
.sym 150615 $abc$36303$new_n3212_
.sym 150616 $abc$36303$new_n3206_
.sym 150617 $abc$36303$new_n3215_
.sym 150618 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 150622 reg_file[27][10]
.sym 150623 reg_file[31][10]
.sym 150624 instr[15]
.sym 150625 instr[17]
.sym 150626 $abc$36303$new_n3214_
.sym 150627 $abc$36303$new_n3213_
.sym 150628 instr[21]
.sym 150629 instr[24]
.sym 150630 reg_file[24][10]
.sym 150631 reg_file[28][10]
.sym 150632 instr[20]
.sym 150633 instr[22]
.sym 150634 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 150638 reg_file[26][10]
.sym 150639 reg_file[30][10]
.sym 150640 instr[20]
.sym 150641 instr[22]
.sym 150642 reg_file[25][10]
.sym 150643 reg_file[29][10]
.sym 150644 instr[15]
.sym 150645 instr[17]
.sym 150646 reg_file[24][10]
.sym 150647 reg_file[28][10]
.sym 150648 instr[15]
.sym 150649 $abc$36303$new_n5053_
.sym 150650 $abc$36303$new_n5054_
.sym 150651 $abc$36303$new_n5050_
.sym 150652 instr[16]
.sym 150653 instr[19]
.sym 150654 reg_file[30][10]
.sym 150655 reg_file[26][10]
.sym 150656 instr[15]
.sym 150657 $abc$36303$new_n5049_
.sym 150658 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 150662 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 150663 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150664 $abc$36303$new_n3233_
.sym 150666 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 150667 i_wb_data[10]$SB_IO_IN
.sym 150668 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 150669 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[10]
.sym 150670 reg_file[22][10]
.sym 150671 reg_file[23][10]
.sym 150672 instr[22]
.sym 150673 instr[20]
.sym 150674 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 150678 reg_file[23][10]
.sym 150679 reg_file[19][10]
.sym 150680 instr[17]
.sym 150681 instr[15]
.sym 150682 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 150686 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 150690 reg_file[18][10]
.sym 150691 reg_file[19][10]
.sym 150692 instr[22]
.sym 150693 $abc$36303$new_n5132_
.sym 150694 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 150702 $abc$36303$new_n5290_
.sym 150703 $abc$36303$new_n5133_
.sym 150704 instr[21]
.sym 150705 instr[24]
.sym 150706 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 150710 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 150714 $abc$36303$new_n3225_
.sym 150715 $abc$36303$new_n5291_
.sym 150716 $abc$36303$new_n3205_
.sym 150717 instr[23]
.sym 150718 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 150719 i_wb_data[4]$SB_IO_IN
.sym 150720 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 150721 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 150726 $abc$36303$new_n3229_
.sym 150727 $abc$36303$new_n3230_
.sym 150728 instr[21]
.sym 150729 $abc$36303$new_n3226_
.sym 150730 $abc$36303$new_n1977_
.sym 150731 $abc$36303$new_n5016_
.sym 150732 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150733 $abc$36303$new_n3032_
.sym 150734 $abc$36303$new_n3227_
.sym 150735 $abc$36303$new_n3228_
.sym 150736 instr[21]
.sym 150737 instr[24]
.sym 150738 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150739 $abc$36303$auto$rtlil.cc:1832:Not$1994[10]_new_
.sym 150740 $abc$36303$new_n3233_
.sym 150742 $abc$36303$new_n1977_
.sym 150743 $abc$36303$new_n5016_
.sym 150744 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 150745 $abc$36303$new_n3032_
.sym 150746 reg_file[3][10]
.sym 150747 reg_file[7][10]
.sym 150748 instr[22]
.sym 150749 instr[20]
.sym 150750 reg_file[6][10]
.sym 150751 $abc$36303$auto$ice40_ffinit.cc:141:execute$36201
.sym 150752 instr[20]
.sym 150753 instr[22]
.sym 150754 reg_file[6][10]
.sym 150755 $abc$36303$auto$ice40_ffinit.cc:141:execute$36201
.sym 150756 instr[15]
.sym 150757 instr[17]
.sym 150758 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 150762 reg_file[4][10]
.sym 150763 reg_file[0][10]
.sym 150764 instr[15]
.sym 150765 instr[17]
.sym 150766 $abc$36303$new_n2402_
.sym 150767 $abc$36303$new_n2403_
.sym 150768 instr[21]
.sym 150770 reg_file[0][10]
.sym 150771 reg_file[4][10]
.sym 150772 instr[20]
.sym 150773 instr[22]
.sym 150774 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 150778 reg_file[26][3]
.sym 150779 reg_file[30][3]
.sym 150780 instr[15]
.sym 150781 instr[17]
.sym 150782 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 150786 reg_file[26][3]
.sym 150787 reg_file[30][3]
.sym 150788 instr[20]
.sym 150789 instr[22]
.sym 150790 $abc$36303$procmux$1615_Y[1]_new_inv_
.sym 150791 instr[21]
.sym 150792 pc[1]
.sym 150793 $abc$36303$procmux$1178_Y[31]_new_
.sym 150797 $abc$36303$new_n4499_
.sym 150802 reg_file[12][12]
.sym 150803 reg_file[8][12]
.sym 150804 instr[15]
.sym 150805 instr[17]
.sym 150809 pc[0]
.sym 150818 $abc$36303$new_n2692_
.sym 150819 $abc$36303$new_n2693_
.sym 150820 instr[16]
.sym 150821 instr[19]
.sym 150822 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 150826 instr[24]
.sym 150827 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 150828 $abc$36303$is_alu_imm_instr_new_
.sym 150829 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 150830 reg_file[8][12]
.sym 150831 reg_file[12][12]
.sym 150832 instr[20]
.sym 150833 instr[22]
.sym 150834 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 150838 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 150842 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 150846 $abc$36303$new_n3445_
.sym 150847 $abc$36303$new_n3446_
.sym 150848 instr[21]
.sym 150849 instr[24]
.sym 150850 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$10\buffer[31:0][20]_new_inv_
.sym 150851 $abc$36303$new_n2426_
.sym 150854 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 150858 reg_file[26][12]
.sym 150859 reg_file[30][12]
.sym 150860 instr[20]
.sym 150861 instr[22]
.sym 150862 $abc$36303$new_n3440_
.sym 150863 $abc$36303$new_n3439_
.sym 150864 instr[21]
.sym 150865 instr[24]
.sym 150866 $abc$36303$new_n3447_
.sym 150867 $abc$36303$new_n3448_
.sym 150868 instr[21]
.sym 150869 $abc$36303$new_n3444_
.sym 150870 reg_file[11][12]
.sym 150871 reg_file[15][12]
.sym 150872 instr[22]
.sym 150873 instr[20]
.sym 150874 reg_file[30][12]
.sym 150875 reg_file[26][12]
.sym 150876 instr[15]
.sym 150877 $abc$36303$new_n5061_
.sym 150878 reg_file[27][12]
.sym 150879 reg_file[31][12]
.sym 150880 instr[15]
.sym 150881 instr[17]
.sym 150882 reg_file[27][12]
.sym 150883 reg_file[31][12]
.sym 150884 instr[22]
.sym 150885 instr[20]
.sym 150886 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 150890 reg_file[25][12]
.sym 150891 reg_file[29][12]
.sym 150892 instr[22]
.sym 150893 instr[20]
.sym 150894 alu_i_branch_op[1]
.sym 150895 alu_i_branch_op[0]
.sym 150896 alu_i_branch_op[2]
.sym 150898 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 150902 instr[24]
.sym 150903 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 150904 $abc$36303$is_alu_imm_instr_new_
.sym 150905 $abc$36303$auto$simplemap.cc:309:simplemap_lut$10994_new_
.sym 150906 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 150910 reg_file[25][12]
.sym 150911 reg_file[29][12]
.sym 150912 instr[15]
.sym 150913 instr[17]
.sym 150914 instr[21]
.sym 150915 $abc$36303$new_n3441_
.sym 150916 $abc$36303$new_n3442_
.sym 150917 $abc$36303$new_n3438_
.sym 150918 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 150922 $abc$36303$new_n5066_
.sym 150923 $abc$36303$new_n5062_
.sym 150924 instr[16]
.sym 150925 instr[19]
.sym 150926 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 150930 $abc$36303$new_n3443_
.sym 150931 $abc$36303$new_n3437_
.sym 150932 $abc$36303$new_n3449_
.sym 150933 instr[23]
.sym 150934 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 150938 reg_file[24][12]
.sym 150939 reg_file[28][12]
.sym 150940 instr[20]
.sym 150941 instr[22]
.sym 150942 reg_file[24][12]
.sym 150943 reg_file[28][12]
.sym 150944 instr[15]
.sym 150945 $abc$36303$new_n5065_
.sym 150946 $abc$36303$new_n2690_
.sym 150947 $abc$36303$new_n5063_
.sym 150948 $abc$36303$new_n2696_
.sym 150949 instr[18]
.sym 150950 $abc$36303$new_n3451_
.sym 150951 $abc$36303$new_n3452_
.sym 150952 instr[21]
.sym 150954 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 150955 branch_instr_offset[6]
.sym 150956 $abc$36303$is_alu_imm_instr_new_
.sym 150958 $2\o_wb_we[0:0]
.sym 150959 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[10]_new_inv_
.sym 150962 $2\o_wb_we[0:0]
.sym 150963 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 150966 reg_file[23][12]
.sym 150967 reg_file[19][12]
.sym 150968 instr[17]
.sym 150969 instr[15]
.sym 150970 $abc$36303$new_n3456_
.sym 150971 $abc$36303$new_n3459_
.sym 150972 $abc$36303$new_n3450_
.sym 150973 $abc$36303$new_n3453_
.sym 150974 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 150975 branch_instr_offset[6]
.sym 150976 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 150977 $abc$36303$is_alu_imm_instr_new_
.sym 150978 reg_file[19][12]
.sym 150979 reg_file[23][12]
.sym 150980 instr[22]
.sym 150981 instr[20]
.sym 150982 reg_file[22][12]
.sym 150983 reg_file[18][12]
.sym 150984 instr[15]
.sym 150985 instr[17]
.sym 150986 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 150990 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 150991 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 150992 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[6]
.sym 150993 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[6]_new_inv_
.sym 150994 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 150995 instr[24]
.sym 150996 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 150997 $abc$36303$is_alu_imm_instr_new_
.sym 150998 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[4]
.sym 150999 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[4]
.sym 151000 alu_i_branch_op[1]
.sym 151001 alu_i_branch_op[0]
.sym 151002 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[4]_new_
.sym 151003 alu_i_branch_op[1]
.sym 151004 alu_i_branch_op[2]
.sym 151005 $abc$36303$new_n5014_
.sym 151006 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 151010 reg_file[18][12]
.sym 151011 reg_file[22][12]
.sym 151012 instr[20]
.sym 151013 instr[22]
.sym 151014 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 151018 $abc$36303$new_n3457_
.sym 151019 $abc$36303$new_n3458_
.sym 151020 instr[21]
.sym 151022 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 151026 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 151027 $abc$36303$new_n2426_
.sym 151028 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 151030 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13818[1]_new_
.sym 151031 $abc$36303$new_n3196_
.sym 151032 $abc$36303$new_n3199_
.sym 151033 $abc$36303$new_n3201_
.sym 151034 reg_file[6][12]
.sym 151035 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 151036 instr[20]
.sym 151037 instr[22]
.sym 151038 reg_file[3][12]
.sym 151039 reg_file[7][12]
.sym 151040 instr[22]
.sym 151041 instr[20]
.sym 151042 $abc$36303$new_n4787_
.sym 151043 $abc$36303$auto$simplemap.cc:127:simplemap_reduce$13890[1]_new_
.sym 151044 $abc$36303$new_n5229_
.sym 151045 $abc$36303$new_n5233_
.sym 151046 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][6]_new_inv_
.sym 151047 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][2]_new_inv_
.sym 151048 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 151050 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 151054 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 151058 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 151062 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][2]_new_inv_
.sym 151063 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$7\buffer[31:0][2]_new_inv_
.sym 151064 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 151065 $abc$36303$new_n2902_
.sym 151066 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 151067 $abc$36303$is_alu_imm_instr_new_
.sym 151070 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][18]_new_inv_
.sym 151071 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 151072 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 151073 $abc$36303$new_n2426_
.sym 151074 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][2]_new_inv_
.sym 151075 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$11\buffer[31:0][10]_new_inv_
.sym 151076 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 151077 $abc$36303$new_n2902_
.sym 151078 reg_file[1][26]
.sym 151079 reg_file[5][26]
.sym 151080 instr[22]
.sym 151081 instr[20]
.sym 151082 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 151086 reg_file[1][26]
.sym 151087 reg_file[5][26]
.sym 151088 instr[15]
.sym 151089 instr[17]
.sym 151090 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[12]_new_inv_
.sym 151091 branch_instr_offset[12]
.sym 151092 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 151093 $abc$36303$is_alu_imm_instr_new_
.sym 151094 $abc$36303$new_n3464_
.sym 151095 $abc$36303$new_n3463_
.sym 151096 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 151097 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7471_new_
.sym 151098 $abc$36303$new_n4017_
.sym 151099 $abc$36303$new_n4018_
.sym 151100 instr[21]
.sym 151101 instr[24]
.sym 151102 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 151106 $abc$36303$new_n3464_
.sym 151107 $abc$36303$new_n3463_
.sym 151108 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[12]
.sym 151109 $abc$36303$auto$simplemap.cc:309:simplemap_lut$7701_new_
.sym 151110 reg_file[21][26]
.sym 151111 reg_file[17][26]
.sym 151112 instr[17]
.sym 151113 instr[15]
.sym 151114 $abc$36303$new_n4011_
.sym 151115 $abc$36303$new_n4012_
.sym 151116 instr[21]
.sym 151117 instr[24]
.sym 151118 reg_file[17][26]
.sym 151119 reg_file[21][26]
.sym 151120 instr[22]
.sym 151121 instr[20]
.sym 151122 reg_file[19][26]
.sym 151123 reg_file[23][26]
.sym 151124 instr[22]
.sym 151125 instr[20]
.sym 151126 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 151130 $abc$36303$new_n2245_
.sym 151131 $abc$36303$new_n2246_
.sym 151132 instr[16]
.sym 151133 instr[19]
.sym 151134 reg_file[23][26]
.sym 151135 reg_file[19][26]
.sym 151136 instr[17]
.sym 151137 instr[15]
.sym 151138 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 151139 branch_instr_offset[12]
.sym 151140 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[14]
.sym 151141 $abc$36303$is_alu_imm_instr_new_
.sym 151142 $abc$36303$is_alu_imm_instr_new_
.sym 151143 branch_instr_offset[12]
.sym 151146 reg_file[16][26]
.sym 151147 reg_file[20][26]
.sym 151148 instr[20]
.sym 151149 instr[22]
.sym 151150 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 151154 reg_file[8][26]
.sym 151155 reg_file[12][26]
.sym 151156 instr[20]
.sym 151157 instr[22]
.sym 151158 reg_file[25][26]
.sym 151159 reg_file[29][26]
.sym 151160 instr[22]
.sym 151161 instr[20]
.sym 151162 reg_file[20][26]
.sym 151163 reg_file[16][26]
.sym 151164 instr[15]
.sym 151165 instr[17]
.sym 151166 reg_file[25][26]
.sym 151167 reg_file[29][26]
.sym 151168 instr[17]
.sym 151169 instr[15]
.sym 151170 reg_file[12][26]
.sym 151171 reg_file[8][26]
.sym 151172 instr[15]
.sym 151173 instr[17]
.sym 151174 $abc$36303$new_n3589_
.sym 151175 $abc$36303$new_n3464_
.sym 151178 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 151179 branch_instr_offset[12]
.sym 151180 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 151181 $abc$36303$is_alu_imm_instr_new_
.sym 151182 $abc$36303$new_n3464_
.sym 151183 $abc$36303$new_n3589_
.sym 151184 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[18]_new_
.sym 151185 alu_i_branch_op[1]
.sym 151186 instr[21]
.sym 151187 $abc$36303$new_n3998_
.sym 151188 $abc$36303$new_n3999_
.sym 151189 $abc$36303$new_n3995_
.sym 151190 $abc$36303$new_n4000_
.sym 151191 $abc$36303$new_n3994_
.sym 151192 $abc$36303$new_n4006_
.sym 151193 instr[23]
.sym 151194 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 151198 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 151202 reg_file[24][26]
.sym 151203 reg_file[28][26]
.sym 151204 instr[20]
.sym 151205 instr[22]
.sym 151206 $abc$36303$auto$alumacc.cc:490:replace_alu$1955[17]_new_
.sym 151207 alu_i_branch_op[1]
.sym 151208 alu_i_branch_op[2]
.sym 151209 $abc$36303$new_n5118_
.sym 151210 $2\o_wb_we[0:0]
.sym 151211 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 151214 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 151215 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 151218 $2\o_wb_we[0:0]
.sym 151219 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[26]_new_inv_
.sym 151222 $abc$36303$new_n5125_
.sym 151223 $abc$36303$new_n3112_
.sym 151224 $2\o_wb_we[0:0]
.sym 151226 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[17]
.sym 151227 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[17]
.sym 151228 alu_i_branch_op[1]
.sym 151229 alu_i_branch_op[0]
.sym 151230 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[18]
.sym 151231 alu_i_branch_op[0]
.sym 151232 alu_i_branch_op[1]
.sym 151233 $abc$36303$new_n5159_
.sym 151234 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 151235 $abc$36303$is_alu_imm_instr_new_
.sym 151238 reg_file[16][17]
.sym 151239 reg_file[20][17]
.sym 151240 instr[22]
.sym 151242 branch_instr_offset[12]
.sym 151243 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 151244 $abc$36303$is_alu_imm_instr_new_
.sym 151246 reg_file[20][17]
.sym 151247 reg_file[16][17]
.sym 151248 instr[15]
.sym 151249 $abc$36303$new_n5273_
.sym 151250 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 151254 $abc$36303$new_n2902_
.sym 151255 $abc$36303$techmap$techmap\u_alu.$shr$rtl/alu.v:24$130.$4\buffer[31:0][30]_new_
.sym 151256 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[2]
.sym 151257 $abc$36303$auto$alumacc.cc:474:replace_alu$1923.BB[3]
.sym 151258 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 151262 $abc$36303$new_n4116_
.sym 151263 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[30]_new_
.sym 151264 $abc$36303$new_n5203_
.sym 151266 i_wb_data[28]$SB_IO_IN
.sym 151267 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 151268 $abc$36303$new_n4231_
.sym 151270 reg_file[18][17]
.sym 151271 reg_file[22][17]
.sym 151272 instr[20]
.sym 151273 instr[22]
.sym 151274 reg_file[26][17]
.sym 151275 reg_file[30][17]
.sym 151276 instr[15]
.sym 151277 instr[17]
.sym 151278 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 151279 branch_instr_offset[12]
.sym 151280 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[21]
.sym 151281 $abc$36303$is_alu_imm_instr_new_
.sym 151282 reg_file[18][17]
.sym 151283 reg_file[22][17]
.sym 151284 instr[15]
.sym 151285 $abc$36303$new_n5087_
.sym 151286 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 151290 reg_file[26][17]
.sym 151291 reg_file[30][17]
.sym 151292 instr[20]
.sym 151293 instr[22]
.sym 151294 $abc$36303$new_n5088_
.sym 151295 $abc$36303$new_n5274_
.sym 151296 instr[16]
.sym 151297 instr[19]
.sym 151298 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 151299 $abc$36303$new_n5210_
.sym 151300 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 151301 $abc$36303$new_n4230_
.sym 151302 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 151306 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 151310 $abc$36303$new_n3102_
.sym 151311 $abc$36303$new_n3101_
.sym 151312 instr[23]
.sym 151313 instr[24]
.sym 151314 reg_file[27][17]
.sym 151315 reg_file[31][17]
.sym 151316 instr[17]
.sym 151317 instr[15]
.sym 151318 $abc$36303$new_n2827_
.sym 151319 $abc$36303$new_n2826_
.sym 151320 instr[16]
.sym 151321 instr[19]
.sym 151322 reg_file[19][17]
.sym 151323 reg_file[23][17]
.sym 151324 instr[15]
.sym 151325 instr[17]
.sym 151326 reg_file[27][17]
.sym 151327 reg_file[31][17]
.sym 151328 instr[22]
.sym 151329 instr[20]
.sym 151330 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 151334 reg_file[6][30]
.sym 151335 $abc$36303$auto$ice40_ffinit.cc:141:execute$36289
.sym 151336 instr[20]
.sym 151337 instr[22]
.sym 151338 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 151342 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 151350 $abc$36303$auto$ice40_ffinit.cc:141:execute$36289
.sym 151351 reg_file[6][30]
.sym 151352 instr[15]
.sym 151353 $abc$36303$new_n5246_
.sym 151362 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[30]_new_inv_
.sym 151363 branch_instr_offset[12]
.sym 151364 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[30]
.sym 151365 $abc$36303$is_alu_imm_instr_new_
.sym 151369 instr[15]
.sym 151374 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 151381 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32683
.sym 151386 $abc$36303$new_n4145_
.sym 151387 $abc$36303$new_n4146_
.sym 151388 instr[21]
.sym 151389 instr[24]
.sym 151390 $abc$36303$new_n4971_
.sym 151391 $abc$36303$new_n5247_
.sym 151392 instr[19]
.sym 151393 instr[16]
.sym 151394 $abc$36303$new_n2104_
.sym 151395 $abc$36303$new_n5248_
.sym 151396 $abc$36303$new_n2110_
.sym 151397 instr[18]
.sym 151398 reg_file[20][30]
.sym 151399 reg_file[16][30]
.sym 151400 instr[15]
.sym 151401 instr[17]
.sym 151402 $abc$36303$new_n4110_
.sym 151403 $abc$36303$new_n5204_
.sym 151404 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 151405 $abc$36303$new_n4150_
.sym 151406 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 151410 $abc$36303$new_n4128_
.sym 151411 $abc$36303$new_n4122_
.sym 151412 $abc$36303$new_n4134_
.sym 151413 instr[23]
.sym 151414 reg_file[10][30]
.sym 151415 reg_file[14][30]
.sym 151416 instr[20]
.sym 151417 instr[22]
.sym 151418 reg_file[14][30]
.sym 151419 reg_file[10][30]
.sym 151420 instr[15]
.sym 151421 instr[17]
.sym 151422 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 151426 reg_file[16][30]
.sym 151427 reg_file[20][30]
.sym 151428 instr[20]
.sym 151429 instr[22]
.sym 151430 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 151434 reg_file[11][30]
.sym 151435 reg_file[15][30]
.sym 151436 instr[22]
.sym 151437 instr[20]
.sym 151442 reg_file[15][30]
.sym 151443 reg_file[11][30]
.sym 151444 instr[17]
.sym 151445 instr[15]
.sym 151450 $abc$36303$new_n2112_
.sym 151451 $abc$36303$new_n2113_
.sym 151452 instr[16]
.sym 151454 $abc$36303$new_n4132_
.sym 151455 $abc$36303$new_n4133_
.sym 151456 instr[21]
.sym 151457 $abc$36303$new_n4129_
.sym 151458 $abc$36303$new_n2117_
.sym 151459 $abc$36303$new_n2120_
.sym 151460 $abc$36303$new_n2111_
.sym 151461 $abc$36303$new_n2114_
.sym 151462 instr[21]
.sym 151463 $abc$36303$new_n4126_
.sym 151464 $abc$36303$new_n4127_
.sym 151465 $abc$36303$new_n4123_
.sym 151466 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 151470 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 151482 reg_file[24][30]
.sym 151483 reg_file[28][30]
.sym 151484 instr[20]
.sym 151485 instr[22]
.sym 151486 $abc$36303$new_n2118_
.sym 151487 $abc$36303$new_n2119_
.sym 151488 instr[16]
.sym 151490 reg_file[24][30]
.sym 151491 reg_file[28][30]
.sym 151492 instr[15]
.sym 151493 instr[17]
.sym 151494 reg_file[25][30]
.sym 151495 reg_file[29][30]
.sym 151496 instr[17]
.sym 151497 instr[15]
.sym 151498 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 151506 reg_file[25][30]
.sym 151507 reg_file[29][30]
.sym 151508 instr[22]
.sym 151509 instr[20]
.sym 151510 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 151526 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 151541 o_wb_data[10]$SB_IO_OUT
.sym 151566 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151590 reg_file[15][10]
.sym 151591 reg_file[11][10]
.sym 151592 instr[17]
.sym 151593 instr[15]
.sym 151594 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151598 $abc$36303$auto$rtlil.cc:1862:And$2060[13]
.sym 151602 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 151614 reg_file[11][10]
.sym 151615 reg_file[15][10]
.sym 151616 instr[22]
.sym 151617 instr[20]
.sym 151622 reg_file[10][10]
.sym 151623 reg_file[14][10]
.sym 151624 instr[20]
.sym 151625 instr[22]
.sym 151626 reg_file[8][10]
.sym 151627 reg_file[12][10]
.sym 151628 instr[20]
.sym 151629 instr[22]
.sym 151630 reg_file[12][10]
.sym 151631 reg_file[8][10]
.sym 151632 instr[15]
.sym 151633 instr[17]
.sym 151634 reg_file[14][10]
.sym 151635 reg_file[10][10]
.sym 151636 instr[15]
.sym 151637 instr[17]
.sym 151638 $abc$36303$new_n3207_
.sym 151639 $abc$36303$new_n3208_
.sym 151640 instr[21]
.sym 151642 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151646 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 151650 $abc$36303$new_n2635_
.sym 151651 $abc$36303$new_n2636_
.sym 151652 instr[16]
.sym 151653 instr[19]
.sym 151654 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 151658 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151666 $abc$36303$new_n2637_
.sym 151667 $abc$36303$new_n2638_
.sym 151668 instr[16]
.sym 151669 $abc$36303$new_n2634_
.sym 151686 $abc$36303$new_n2633_
.sym 151687 $abc$36303$new_n5051_
.sym 151688 $abc$36303$new_n2639_
.sym 151689 instr[18]
.sym 151690 reg_file[22][10]
.sym 151691 reg_file[18][10]
.sym 151692 instr[15]
.sym 151693 instr[17]
.sym 151694 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151706 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 151710 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 151714 $abc$36303$new_n2641_
.sym 151715 $abc$36303$new_n2642_
.sym 151716 instr[16]
.sym 151718 reg_file[20][10]
.sym 151719 reg_file[21][10]
.sym 151720 instr[22]
.sym 151721 instr[20]
.sym 151722 $abc$36303$new_n2644_
.sym 151723 $abc$36303$new_n2645_
.sym 151724 instr[16]
.sym 151725 instr[19]
.sym 151726 reg_file[20][10]
.sym 151727 reg_file[16][10]
.sym 151728 instr[15]
.sym 151729 instr[17]
.sym 151730 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151734 $abc$36303$new_n2646_
.sym 151735 $abc$36303$new_n2649_
.sym 151736 $abc$36303$new_n2640_
.sym 151737 $abc$36303$new_n2643_
.sym 151738 reg_file[21][10]
.sym 151739 reg_file[17][10]
.sym 151740 instr[17]
.sym 151741 instr[15]
.sym 151742 reg_file[17][10]
.sym 151743 reg_file[16][10]
.sym 151744 instr[22]
.sym 151745 $abc$36303$new_n5289_
.sym 151746 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 151750 reg_file[1][10]
.sym 151751 reg_file[5][10]
.sym 151752 instr[22]
.sym 151753 instr[20]
.sym 151754 $abc$36303$new_n2647_
.sym 151755 $abc$36303$new_n2648_
.sym 151756 instr[16]
.sym 151762 $abc$36303$new_n2650_
.sym 151763 $abc$36303$new_n2651_
.sym 151764 instr[16]
.sym 151765 instr[19]
.sym 151766 reg_file[7][10]
.sym 151767 reg_file[3][10]
.sym 151768 instr[17]
.sym 151769 instr[15]
.sym 151774 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151778 reg_file[5][10]
.sym 151779 reg_file[1][10]
.sym 151780 instr[17]
.sym 151781 instr[15]
.sym 151782 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 151786 reg_file[6][4]
.sym 151787 $abc$36303$auto$ice40_ffinit.cc:141:execute$36189
.sym 151788 instr[22]
.sym 151794 reg_file[20][4]
.sym 151795 reg_file[16][4]
.sym 151796 instr[15]
.sym 151797 instr[17]
.sym 151798 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 151802 reg_file[16][4]
.sym 151803 reg_file[20][4]
.sym 151804 instr[20]
.sym 151805 instr[22]
.sym 151810 reg_file[6][4]
.sym 151811 $abc$36303$auto$ice40_ffinit.cc:141:execute$36189
.sym 151812 instr[15]
.sym 151813 instr[17]
.sym 151814 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 151818 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 151830 $abc$36303$new_n2481_
.sym 151831 $abc$36303$new_n2482_
.sym 151832 instr[16]
.sym 151838 $abc$36303$new_n2440_
.sym 151839 $abc$36303$new_n2439_
.sym 151840 instr[20]
.sym 151841 instr[21]
.sym 151846 $abc$36303$new_n4452_
.sym 151847 $abc$36303$new_n4453_
.sym 151848 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[0]
.sym 151849 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 151850 reg_file[3][4]
.sym 151851 reg_file[7][4]
.sym 151852 instr[22]
.sym 151854 reg_file[27][9]
.sym 151855 reg_file[31][9]
.sym 151856 instr[15]
.sym 151857 instr[17]
.sym 151858 $abc$36303$new_n4511_
.sym 151859 $abc$36303$new_n4512_
.sym 151860 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[17]
.sym 151861 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 151862 $abc$36303$new_n4499_
.sym 151863 $abc$36303$new_n4500_
.sym 151864 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[13]
.sym 151865 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 151866 reg_file[7][4]
.sym 151867 reg_file[3][4]
.sym 151868 instr[17]
.sym 151869 instr[15]
.sym 151870 $abc$36303$new_n4475_
.sym 151871 $abc$36303$new_n4476_
.sym 151872 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[5]
.sym 151873 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 151874 reg_file[27][9]
.sym 151875 reg_file[31][9]
.sym 151876 instr[22]
.sym 151877 instr[20]
.sym 151878 reg_file[10][12]
.sym 151879 reg_file[14][12]
.sym 151880 instr[20]
.sym 151881 instr[22]
.sym 151882 reg_file[26][9]
.sym 151883 reg_file[30][9]
.sym 151884 instr[20]
.sym 151885 instr[22]
.sym 151886 reg_file[15][12]
.sym 151887 reg_file[11][12]
.sym 151888 instr[17]
.sym 151889 instr[15]
.sym 151890 $abc$36303$new_n2694_
.sym 151891 $abc$36303$new_n2695_
.sym 151892 instr[16]
.sym 151893 $abc$36303$new_n2691_
.sym 151894 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 151898 $abc$36303$new_n3365_
.sym 151899 $abc$36303$new_n3364_
.sym 151900 instr[21]
.sym 151901 instr[24]
.sym 151902 reg_file[30][9]
.sym 151903 reg_file[26][9]
.sym 151904 instr[15]
.sym 151905 $abc$36303$new_n5043_
.sym 151906 reg_file[14][12]
.sym 151907 reg_file[10][12]
.sym 151908 instr[15]
.sym 151909 instr[17]
.sym 151910 reg_file[6][9]
.sym 151911 $abc$36303$auto$ice40_ffinit.cc:141:execute$36217
.sym 151912 instr[20]
.sym 151913 instr[22]
.sym 151914 $abc$36303$auto$rtlil.cc:1832:Not$1994[9]_new_
.sym 151915 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 151916 $abc$36303$new_n3378_
.sym 151918 reg_file[25][9]
.sym 151919 reg_file[29][9]
.sym 151920 instr[15]
.sym 151921 instr[17]
.sym 151922 reg_file[25][9]
.sym 151923 reg_file[29][9]
.sym 151924 instr[22]
.sym 151925 instr[20]
.sym 151926 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 151930 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 151931 i_wb_data[26]$SB_IO_IN
.sym 151932 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 151933 branch_instr_offset[6]
.sym 151934 reg_file[6][9]
.sym 151935 $abc$36303$auto$ice40_ffinit.cc:141:execute$36217
.sym 151936 instr[15]
.sym 151937 instr[17]
.sym 151942 reg_file[25][8]
.sym 151943 reg_file[29][8]
.sym 151944 instr[22]
.sym 151945 instr[20]
.sym 151946 $abc$36303$new_n2707_
.sym 151947 $abc$36303$new_n2708_
.sym 151948 instr[16]
.sym 151949 instr[19]
.sym 151950 reg_file[1][12]
.sym 151951 reg_file[5][12]
.sym 151952 instr[22]
.sym 151953 instr[20]
.sym 151954 reg_file[5][12]
.sym 151955 reg_file[1][12]
.sym 151956 instr[17]
.sym 151957 instr[15]
.sym 151958 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 151962 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 151966 reg_file[25][8]
.sym 151967 reg_file[29][8]
.sym 151968 instr[15]
.sym 151969 instr[17]
.sym 151970 $abc$36303$new_n3460_
.sym 151971 $abc$36303$new_n3461_
.sym 151972 instr[21]
.sym 151973 instr[24]
.sym 151974 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 151978 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 151982 reg_file[20][12]
.sym 151983 reg_file[16][12]
.sym 151984 instr[15]
.sym 151985 instr[17]
.sym 151986 reg_file[16][12]
.sym 151987 reg_file[20][12]
.sym 151988 instr[20]
.sym 151989 instr[22]
.sym 151990 $abc$36303$new_n3454_
.sym 151991 $abc$36303$new_n3455_
.sym 151992 instr[21]
.sym 151993 instr[24]
.sym 151994 $abc$36303$new_n2698_
.sym 151995 $abc$36303$new_n2699_
.sym 151996 instr[16]
.sym 151998 $abc$36303$new_n2701_
.sym 151999 $abc$36303$new_n2702_
.sym 152000 instr[16]
.sym 152001 instr[19]
.sym 152002 $abc$36303$new_n2703_
.sym 152003 $abc$36303$new_n2706_
.sym 152004 $abc$36303$new_n2697_
.sym 152005 $abc$36303$new_n2700_
.sym 152006 $abc$36303$auto$rtlil.cc:1832:Not$1994[8]_new_
.sym 152007 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 152008 $abc$36303$new_n4189_
.sym 152010 reg_file[17][12]
.sym 152011 reg_file[21][12]
.sym 152012 instr[22]
.sym 152013 instr[20]
.sym 152014 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 152018 reg_file[6][12]
.sym 152019 $abc$36303$auto$ice40_ffinit.cc:141:execute$36225
.sym 152020 instr[15]
.sym 152021 instr[17]
.sym 152022 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 152026 $abc$36303$new_n2704_
.sym 152027 $abc$36303$new_n2705_
.sym 152028 instr[16]
.sym 152030 reg_file[21][12]
.sym 152031 reg_file[17][12]
.sym 152032 instr[17]
.sym 152033 instr[15]
.sym 152038 reg_file[27][8]
.sym 152039 reg_file[31][8]
.sym 152040 instr[15]
.sym 152041 instr[17]
.sym 152042 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 152046 reg_file[30][8]
.sym 152047 reg_file[26][8]
.sym 152048 instr[15]
.sym 152049 $abc$36303$new_n5037_
.sym 152050 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 152054 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 152058 reg_file[27][8]
.sym 152059 reg_file[31][8]
.sym 152060 instr[22]
.sym 152061 instr[20]
.sym 152062 reg_file[7][12]
.sym 152063 reg_file[3][12]
.sym 152064 instr[17]
.sym 152065 instr[15]
.sym 152066 reg_file[26][8]
.sym 152067 reg_file[30][8]
.sym 152068 instr[20]
.sym 152069 instr[22]
.sym 152070 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 152074 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 152078 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 152082 reg_file[3][26]
.sym 152083 reg_file[7][26]
.sym 152084 instr[15]
.sym 152085 instr[17]
.sym 152086 $abc$36303$new_n4014_
.sym 152087 $abc$36303$new_n4015_
.sym 152088 instr[21]
.sym 152090 reg_file[6][26]
.sym 152091 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 152092 instr[20]
.sym 152093 instr[22]
.sym 152094 reg_file[3][26]
.sym 152095 reg_file[7][26]
.sym 152096 instr[22]
.sym 152097 instr[20]
.sym 152098 $abc$36303$auto$ice40_ffinit.cc:141:execute$36277
.sym 152099 reg_file[6][26]
.sym 152100 instr[15]
.sym 152101 $abc$36303$new_n5252_
.sym 152102 reg_file[7][14]
.sym 152103 reg_file[3][14]
.sym 152104 instr[17]
.sym 152105 instr[15]
.sym 152106 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 152110 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 152114 $abc$36303$new_n4991_
.sym 152115 $abc$36303$new_n5253_
.sym 152116 instr[19]
.sym 152117 instr[16]
.sym 152118 reg_file[0][26]
.sym 152119 reg_file[4][26]
.sym 152120 instr[20]
.sym 152121 instr[22]
.sym 152122 reg_file[5][14]
.sym 152123 reg_file[1][14]
.sym 152124 instr[21]
.sym 152125 $abc$36303$new_n5298_
.sym 152126 reg_file[3][14]
.sym 152127 reg_file[7][14]
.sym 152128 instr[21]
.sym 152129 instr[22]
.sym 152130 reg_file[0][26]
.sym 152131 reg_file[4][26]
.sym 152132 instr[15]
.sym 152133 $abc$36303$new_n4990_
.sym 152134 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 152138 $abc$36303$new_n2243_
.sym 152139 $abc$36303$new_n5254_
.sym 152140 $abc$36303$new_n2249_
.sym 152141 instr[18]
.sym 152142 reg_file[18][26]
.sym 152143 reg_file[22][26]
.sym 152144 instr[20]
.sym 152145 instr[22]
.sym 152146 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 152150 $abc$36303$new_n2247_
.sym 152151 $abc$36303$new_n2248_
.sym 152152 instr[16]
.sym 152153 $abc$36303$new_n2244_
.sym 152154 $abc$36303$new_n4008_
.sym 152155 $abc$36303$new_n4009_
.sym 152156 instr[21]
.sym 152158 $abc$36303$new_n4013_
.sym 152159 $abc$36303$new_n4016_
.sym 152160 $abc$36303$new_n4007_
.sym 152161 $abc$36303$new_n4010_
.sym 152162 reg_file[22][26]
.sym 152163 reg_file[18][26]
.sym 152164 instr[15]
.sym 152165 instr[17]
.sym 152166 reg_file[9][26]
.sym 152167 reg_file[13][26]
.sym 152168 instr[22]
.sym 152169 instr[20]
.sym 152170 $abc$36303$new_n2254_
.sym 152171 $abc$36303$new_n2255_
.sym 152172 instr[16]
.sym 152173 instr[19]
.sym 152174 $abc$36303$new_n2257_
.sym 152175 $abc$36303$new_n2258_
.sym 152176 instr[16]
.sym 152178 reg_file[13][26]
.sym 152179 reg_file[9][26]
.sym 152180 instr[17]
.sym 152181 instr[15]
.sym 152182 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 152186 $abc$36303$new_n4002_
.sym 152187 $abc$36303$new_n4003_
.sym 152188 instr[21]
.sym 152189 instr[24]
.sym 152190 $abc$36303$new_n2256_
.sym 152191 $abc$36303$new_n2259_
.sym 152192 $abc$36303$new_n2250_
.sym 152193 $abc$36303$new_n2253_
.sym 152198 $abc$36303$new_n4004_
.sym 152199 $abc$36303$new_n4005_
.sym 152200 instr[21]
.sym 152201 $abc$36303$new_n4001_
.sym 152202 $abc$36303$new_n3997_
.sym 152203 $abc$36303$new_n3996_
.sym 152204 instr[21]
.sym 152205 instr[24]
.sym 152206 $abc$36303$new_n2261_
.sym 152207 $abc$36303$new_n2260_
.sym 152208 instr[16]
.sym 152209 instr[19]
.sym 152210 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 152214 reg_file[26][26]
.sym 152215 reg_file[30][26]
.sym 152216 instr[15]
.sym 152217 instr[17]
.sym 152218 reg_file[24][26]
.sym 152219 reg_file[28][26]
.sym 152220 instr[15]
.sym 152221 instr[17]
.sym 152222 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 152226 reg_file[26][26]
.sym 152227 reg_file[30][26]
.sym 152228 instr[20]
.sym 152229 instr[22]
.sym 152230 $abc$36303$new_n3592_
.sym 152231 $abc$36303$new_n5162_
.sym 152232 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 152233 $abc$36303$new_n3597_
.sym 152234 reg_file[27][26]
.sym 152235 reg_file[31][26]
.sym 152236 instr[22]
.sym 152237 instr[20]
.sym 152238 reg_file[14][26]
.sym 152239 reg_file[10][26]
.sym 152240 instr[15]
.sym 152241 instr[17]
.sym 152242 $abc$36303$new_n2251_
.sym 152243 $abc$36303$new_n2252_
.sym 152244 instr[16]
.sym 152246 reg_file[27][26]
.sym 152247 reg_file[31][26]
.sym 152248 instr[17]
.sym 152249 instr[15]
.sym 152250 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 152251 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 152252 $abc$36303$new_n3598_
.sym 152254 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 152258 reg_file[10][26]
.sym 152259 reg_file[14][26]
.sym 152260 instr[20]
.sym 152261 instr[22]
.sym 152262 reg_file[15][26]
.sym 152263 reg_file[11][26]
.sym 152264 instr[17]
.sym 152265 instr[15]
.sym 152270 reg_file[15][18]
.sym 152271 reg_file[11][18]
.sym 152272 instr[17]
.sym 152273 instr[15]
.sym 152274 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 152275 i_wb_data[21]$SB_IO_IN
.sym 152276 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 152277 instr[21]
.sym 152278 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:200$183_EN[31:0]$207[31]_new_
.sym 152279 i_wb_data[18]$SB_IO_IN
.sym 152280 $abc$36303$auto$opt_expr.cc:189:group_cell_inputs$2079[0]_new_inv_
.sym 152281 instr[18]
.sym 152282 reg_file[11][18]
.sym 152283 reg_file[15][18]
.sym 152284 instr[22]
.sym 152285 instr[20]
.sym 152286 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 152290 reg_file[11][26]
.sym 152291 reg_file[15][26]
.sym 152292 instr[22]
.sym 152293 instr[20]
.sym 152294 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152309 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 152310 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 152318 $abc$36303$auto$ice40_ffinit.cc:140:execute$36204
.sym 152326 reg_file[3][21]
.sym 152327 reg_file[7][21]
.sym 152328 instr[15]
.sym 152329 instr[17]
.sym 152330 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 152334 reg_file[3][21]
.sym 152335 reg_file[7][21]
.sym 152336 instr[22]
.sym 152337 instr[20]
.sym 152338 reg_file[3][30]
.sym 152339 reg_file[7][30]
.sym 152340 instr[22]
.sym 152341 instr[20]
.sym 152342 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 152354 reg_file[3][30]
.sym 152355 reg_file[7][30]
.sym 152356 instr[15]
.sym 152357 instr[17]
.sym 152358 $abc$36303$new_n4142_
.sym 152359 $abc$36303$new_n4143_
.sym 152360 instr[21]
.sym 152362 reg_file[7][28]
.sym 152363 $abc$36303$auto$ice40_ffinit.cc:141:execute$36297
.sym 152364 instr[17]
.sym 152365 instr[15]
.sym 152366 reg_file[19][30]
.sym 152367 reg_file[23][30]
.sym 152368 instr[22]
.sym 152369 instr[20]
.sym 152373 instr[16]
.sym 152374 reg_file[23][30]
.sym 152375 reg_file[19][30]
.sym 152376 instr[17]
.sym 152377 instr[15]
.sym 152378 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152386 reg_file[7][28]
.sym 152387 $abc$36303$auto$ice40_ffinit.cc:141:execute$36297
.sym 152388 instr[22]
.sym 152389 instr[20]
.sym 152390 reg_file[18][30]
.sym 152391 reg_file[22][30]
.sym 152392 instr[20]
.sym 152393 instr[22]
.sym 152394 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152398 $abc$36303$new_n4136_
.sym 152399 $abc$36303$new_n4137_
.sym 152400 instr[21]
.sym 152402 $abc$36303$new_n4141_
.sym 152403 $abc$36303$new_n4144_
.sym 152404 $abc$36303$new_n4135_
.sym 152405 $abc$36303$new_n4138_
.sym 152406 $abc$36303$new_n2108_
.sym 152407 $abc$36303$new_n2109_
.sym 152408 instr[16]
.sym 152409 $abc$36303$new_n2105_
.sym 152410 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 152414 reg_file[22][30]
.sym 152415 reg_file[18][30]
.sym 152416 instr[15]
.sym 152417 instr[17]
.sym 152418 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 152422 $abc$36303$new_n4139_
.sym 152423 $abc$36303$new_n4140_
.sym 152424 instr[21]
.sym 152425 instr[24]
.sym 152426 reg_file[21][30]
.sym 152427 reg_file[17][30]
.sym 152428 instr[17]
.sym 152429 instr[15]
.sym 152430 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152434 reg_file[10][28]
.sym 152435 reg_file[14][28]
.sym 152436 instr[20]
.sym 152437 instr[22]
.sym 152438 reg_file[17][30]
.sym 152439 reg_file[21][30]
.sym 152440 instr[22]
.sym 152441 instr[20]
.sym 152442 $abc$36303$new_n2106_
.sym 152443 $abc$36303$new_n2107_
.sym 152444 instr[16]
.sym 152445 instr[19]
.sym 152446 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 152450 reg_file[14][28]
.sym 152451 reg_file[10][28]
.sym 152452 instr[15]
.sym 152453 instr[17]
.sym 152454 $abc$36303$new_n2122_
.sym 152455 $abc$36303$new_n2121_
.sym 152456 instr[16]
.sym 152457 instr[19]
.sym 152458 $abc$36303$new_n2115_
.sym 152459 $abc$36303$new_n2116_
.sym 152460 instr[16]
.sym 152461 instr[19]
.sym 152466 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152470 reg_file[12][30]
.sym 152471 reg_file[8][30]
.sym 152472 instr[15]
.sym 152473 instr[17]
.sym 152474 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 152478 reg_file[26][30]
.sym 152479 reg_file[30][30]
.sym 152480 instr[15]
.sym 152481 instr[17]
.sym 152482 reg_file[26][30]
.sym 152483 reg_file[30][30]
.sym 152484 instr[20]
.sym 152485 instr[22]
.sym 152486 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152490 $abc$36303$new_n4130_
.sym 152491 $abc$36303$new_n4131_
.sym 152492 instr[21]
.sym 152493 instr[24]
.sym 152494 reg_file[27][30]
.sym 152495 reg_file[31][30]
.sym 152496 instr[22]
.sym 152497 instr[20]
.sym 152498 reg_file[27][30]
.sym 152499 reg_file[31][30]
.sym 152500 instr[17]
.sym 152501 instr[15]
.sym 152502 $abc$36303$auto$rtlil.cc:1862:And$2060[24]
.sym 152506 reg_file[8][30]
.sym 152507 reg_file[12][30]
.sym 152508 instr[20]
.sym 152509 instr[22]
.sym 152514 $abc$36303$new_n4125_
.sym 152515 $abc$36303$new_n4124_
.sym 152516 instr[21]
.sym 152517 instr[24]
.sym 152522 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 152530 reg_file[9][30]
.sym 152531 reg_file[13][30]
.sym 152532 instr[22]
.sym 152533 instr[20]
.sym 152538 reg_file[13][30]
.sym 152539 reg_file[9][30]
.sym 152540 instr[17]
.sym 152541 instr[15]
.sym 152546 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152578 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 152586 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 152630 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 152642 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 152646 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 152654 reg_file[12][6]
.sym 152655 reg_file[8][6]
.sym 152656 instr[15]
.sym 152657 instr[17]
.sym 152658 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 152662 reg_file[15][6]
.sym 152663 reg_file[11][6]
.sym 152664 instr[17]
.sym 152665 instr[15]
.sym 152666 $abc$36303$new_n3159_
.sym 152667 $abc$36303$new_n3160_
.sym 152668 instr[21]
.sym 152669 instr[24]
.sym 152670 reg_file[8][6]
.sym 152671 reg_file[12][6]
.sym 152672 instr[20]
.sym 152673 instr[22]
.sym 152674 reg_file[11][6]
.sym 152675 reg_file[15][6]
.sym 152676 instr[22]
.sym 152677 instr[20]
.sym 152678 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 152679 $abc$36303$new_n3187_
.sym 152682 $abc$36303$new_n2522_
.sym 152683 $abc$36303$new_n5029_
.sym 152684 $abc$36303$new_n2528_
.sym 152685 instr[18]
.sym 152686 $abc$36303$new_n3161_
.sym 152687 $abc$36303$new_n3162_
.sym 152688 instr[21]
.sym 152689 $abc$36303$new_n3158_
.sym 152690 $abc$36303$new_n2526_
.sym 152691 $abc$36303$new_n2527_
.sym 152692 instr[16]
.sym 152693 $abc$36303$new_n2523_
.sym 152694 reg_file[17][6]
.sym 152695 reg_file[21][6]
.sym 152696 instr[22]
.sym 152697 instr[20]
.sym 152698 $abc$36303$auto$rtlil.cc:1862:And$1992[6]_new_
.sym 152699 $abc$36303$new_n3187_
.sym 152702 reg_file[14][6]
.sym 152703 reg_file[10][6]
.sym 152704 instr[15]
.sym 152705 instr[17]
.sym 152706 reg_file[10][6]
.sym 152707 reg_file[14][6]
.sym 152708 instr[20]
.sym 152709 instr[22]
.sym 152710 reg_file[6][6]
.sym 152711 $abc$36303$auto$ice40_ffinit.cc:141:execute$36197
.sym 152712 instr[15]
.sym 152713 instr[17]
.sym 152714 $abc$36303$new_n4464_
.sym 152715 $abc$36303$new_n4455_
.sym 152716 pc[2]
.sym 152717 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 152718 reg_file[6][6]
.sym 152719 $abc$36303$auto$ice40_ffinit.cc:141:execute$36197
.sym 152720 instr[20]
.sym 152721 instr[22]
.sym 152726 $abc$36303$new_n4472_
.sym 152727 $abc$36303$new_n4473_
.sym 152728 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[4]
.sym 152729 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 152734 $abc$36303$new_n4502_
.sym 152735 $abc$36303$new_n4503_
.sym 152736 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 152737 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 152746 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 152766 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 152774 reg_file[18][4]
.sym 152775 reg_file[22][4]
.sym 152776 instr[22]
.sym 152782 reg_file[22][4]
.sym 152783 reg_file[18][4]
.sym 152784 instr[15]
.sym 152785 instr[17]
.sym 152786 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 152793 reg_file[3][6]
.sym 152794 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 152798 $abc$36303$new_n2432_
.sym 152799 $abc$36303$new_n2431_
.sym 152800 instr[20]
.sym 152801 instr[21]
.sym 152802 $abc$36303$new_n2475_
.sym 152803 $abc$36303$new_n2476_
.sym 152804 instr[16]
.sym 152806 $abc$36303$new_n2478_
.sym 152807 $abc$36303$new_n2479_
.sym 152808 instr[16]
.sym 152809 instr[19]
.sym 152810 $abc$36303$new_n2413_
.sym 152811 $abc$36303$new_n2400_
.sym 152812 instr[23]
.sym 152813 $2\o_wb_we[0:0]
.sym 152814 $abc$36303$new_n2467_
.sym 152815 $abc$36303$new_n5019_
.sym 152816 $abc$36303$new_n2473_
.sym 152817 instr[18]
.sym 152818 $abc$36303$new_n2480_
.sym 152819 $abc$36303$new_n2483_
.sym 152820 $abc$36303$new_n2474_
.sym 152821 $abc$36303$new_n2477_
.sym 152822 $abc$36303$new_n2435_
.sym 152823 $abc$36303$new_n2438_
.sym 152824 $abc$36303$memory\reg_file$rdmux[1][1][1]$a$2245[4]_new_inv_
.sym 152825 instr[24]
.sym 152826 instr[21]
.sym 152827 $abc$36303$new_n2433_
.sym 152828 $abc$36303$new_n2434_
.sym 152829 $abc$36303$new_n2430_
.sym 152830 reg_file[19][4]
.sym 152831 reg_file[23][4]
.sym 152832 instr[22]
.sym 152834 reg_file[23][4]
.sym 152835 reg_file[19][4]
.sym 152836 instr[17]
.sym 152837 instr[15]
.sym 152838 $abc$36303$new_n2437_
.sym 152839 $abc$36303$new_n2436_
.sym 152840 instr[21]
.sym 152841 instr[20]
.sym 152842 reg_file[21][4]
.sym 152843 reg_file[17][4]
.sym 152844 instr[17]
.sym 152845 instr[15]
.sym 152846 $abc$36303$new_n2484_
.sym 152847 $abc$36303$new_n2485_
.sym 152848 instr[16]
.sym 152849 instr[19]
.sym 152854 reg_file[1][4]
.sym 152855 reg_file[5][4]
.sym 152856 instr[22]
.sym 152858 reg_file[5][4]
.sym 152859 reg_file[1][4]
.sym 152860 instr[17]
.sym 152861 instr[15]
.sym 152862 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 152866 reg_file[17][4]
.sym 152867 reg_file[21][4]
.sym 152868 instr[22]
.sym 152869 instr[20]
.sym 152881 $abc$36303$auto$alumacc.cc:474:replace_alu$1926.BB[9]
.sym 152886 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 152910 reg_file[24][9]
.sym 152911 reg_file[28][9]
.sym 152912 instr[15]
.sym 152913 $abc$36303$new_n5047_
.sym 152914 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 152918 $abc$36303$new_n5048_
.sym 152919 $abc$36303$new_n5044_
.sym 152920 instr[16]
.sym 152921 instr[19]
.sym 152922 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 152926 instr[21]
.sym 152927 $abc$36303$new_n3366_
.sym 152928 $abc$36303$new_n3367_
.sym 152929 $abc$36303$new_n3363_
.sym 152930 reg_file[24][9]
.sym 152931 reg_file[28][9]
.sym 152932 instr[20]
.sym 152933 instr[22]
.sym 152934 reg_file[3][9]
.sym 152935 reg_file[7][9]
.sym 152936 instr[22]
.sym 152937 instr[20]
.sym 152938 $abc$36303$new_n3351_
.sym 152939 $abc$36303$new_n3352_
.sym 152940 instr[21]
.sym 152946 reg_file[7][9]
.sym 152947 reg_file[3][9]
.sym 152948 instr[17]
.sym 152949 instr[15]
.sym 152954 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 152961 instr[24]
.sym 152962 $abc$36303$new_n2619_
.sym 152963 $abc$36303$new_n2620_
.sym 152964 instr[16]
.sym 152970 reg_file[4][12]
.sym 152971 reg_file[0][12]
.sym 152972 instr[15]
.sym 152973 instr[17]
.sym 152978 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 152990 reg_file[0][12]
.sym 152991 reg_file[4][12]
.sym 152992 instr[20]
.sym 152993 instr[22]
.sym 152994 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 152998 $abc$36303$new_n4182_
.sym 152999 $abc$36303$new_n4183_
.sym 153000 instr[21]
.sym 153002 reg_file[7][8]
.sym 153003 reg_file[3][8]
.sym 153004 instr[17]
.sym 153005 instr[15]
.sym 153006 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 153010 reg_file[3][8]
.sym 153011 reg_file[7][8]
.sym 153012 instr[22]
.sym 153013 instr[20]
.sym 153014 reg_file[17][8]
.sym 153015 reg_file[21][8]
.sym 153016 instr[22]
.sym 153017 instr[20]
.sym 153018 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 153022 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 153026 $abc$36303$new_n2592_
.sym 153027 $abc$36303$new_n2593_
.sym 153028 instr[16]
.sym 153030 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 153034 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 153038 reg_file[6][8]
.sym 153039 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 153040 instr[20]
.sym 153041 instr[22]
.sym 153042 reg_file[6][8]
.sym 153043 $abc$36303$auto$ice40_ffinit.cc:141:execute$36293
.sym 153044 instr[15]
.sym 153045 instr[17]
.sym 153046 instr[21]
.sym 153047 $abc$36303$new_n4166_
.sym 153048 $abc$36303$new_n4167_
.sym 153049 $abc$36303$new_n4163_
.sym 153050 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 153054 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 153062 $abc$36303$new_n2578_
.sym 153063 $abc$36303$new_n5039_
.sym 153064 $abc$36303$new_n2584_
.sym 153065 instr[18]
.sym 153066 $abc$36303$new_n4165_
.sym 153067 $abc$36303$new_n4164_
.sym 153068 instr[21]
.sym 153069 instr[24]
.sym 153070 $abc$36303$new_n5042_
.sym 153071 $abc$36303$new_n5038_
.sym 153072 instr[16]
.sym 153073 instr[19]
.sym 153077 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32491
.sym 153078 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 153082 reg_file[20][14]
.sym 153083 reg_file[21][14]
.sym 153084 instr[22]
.sym 153085 instr[20]
.sym 153086 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 153090 reg_file[17][14]
.sym 153091 reg_file[21][14]
.sym 153092 instr[15]
.sym 153093 instr[17]
.sym 153094 reg_file[18][14]
.sym 153095 reg_file[19][14]
.sym 153096 instr[22]
.sym 153097 $abc$36303$new_n5151_
.sym 153098 reg_file[5][14]
.sym 153099 reg_file[1][14]
.sym 153100 instr[17]
.sym 153101 instr[15]
.sym 153102 reg_file[17][14]
.sym 153103 reg_file[16][14]
.sym 153104 instr[22]
.sym 153105 $abc$36303$new_n5295_
.sym 153106 reg_file[20][14]
.sym 153107 reg_file[16][14]
.sym 153108 instr[15]
.sym 153109 $abc$36303$new_n5267_
.sym 153110 $abc$36303$new_n5296_
.sym 153111 $abc$36303$new_n5152_
.sym 153112 instr[21]
.sym 153113 instr[24]
.sym 153114 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 153122 $abc$36303$new_n5074_
.sym 153123 $abc$36303$new_n5268_
.sym 153124 instr[16]
.sym 153125 instr[19]
.sym 153126 $abc$36303$auto$ice40_ffinit.cc:141:execute$36233
.sym 153127 reg_file[6][14]
.sym 153128 instr[21]
.sym 153129 instr[22]
.sym 153130 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[14]
.sym 153131 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 153132 $abc$36303$auto$rtlil.cc:1862:And$1992[14]_new_
.sym 153133 $abc$36303$new_n3553_
.sym 153134 $abc$36303$new_n2751_
.sym 153135 $abc$36303$new_n5269_
.sym 153136 $abc$36303$new_n2738_
.sym 153137 instr[18]
.sym 153138 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 153142 reg_file[6][14]
.sym 153143 $abc$36303$auto$ice40_ffinit.cc:141:execute$36233
.sym 153144 instr[15]
.sym 153145 instr[17]
.sym 153146 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 153150 $abc$36303$new_n2753_
.sym 153151 $abc$36303$new_n2754_
.sym 153152 instr[16]
.sym 153153 instr[19]
.sym 153154 $abc$36303$new_n2755_
.sym 153155 $abc$36303$new_n2756_
.sym 153156 instr[16]
.sym 153157 $abc$36303$new_n2752_
.sym 153166 $abc$36303$new_n5300_
.sym 153167 $abc$36303$new_n5297_
.sym 153168 $abc$36303$new_n3524_
.sym 153169 instr[23]
.sym 153170 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 153174 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 153178 $abc$36303$new_n5156_
.sym 153179 $abc$36303$new_n5299_
.sym 153180 instr[24]
.sym 153181 instr[20]
.sym 153182 reg_file[4][14]
.sym 153183 reg_file[0][14]
.sym 153184 instr[15]
.sym 153185 instr[17]
.sym 153186 reg_file[0][14]
.sym 153187 reg_file[4][14]
.sym 153188 instr[21]
.sym 153189 $abc$36303$new_n5155_
.sym 153190 reg_file[6][18]
.sym 153191 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 153192 instr[15]
.sym 153193 instr[17]
.sym 153202 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 153218 reg_file[6][18]
.sym 153219 $abc$36303$auto$ice40_ffinit.cc:141:execute$36237
.sym 153220 instr[20]
.sym 153221 instr[22]
.sym 153222 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[18]_new_inv_
.sym 153223 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[18]_new_inv_
.sym 153224 instr[16]
.sym 153225 instr[17]
.sym 153226 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 153230 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 153234 reg_file[25][18]
.sym 153235 reg_file[29][18]
.sym 153236 instr[22]
.sym 153237 instr[20]
.sym 153238 reg_file[24][18]
.sym 153239 reg_file[28][18]
.sym 153240 instr[20]
.sym 153241 instr[22]
.sym 153242 reg_file[28][18]
.sym 153243 reg_file[29][18]
.sym 153244 instr[15]
.sym 153246 reg_file[24][18]
.sym 153247 reg_file[25][18]
.sym 153248 instr[15]
.sym 153250 instr[21]
.sym 153251 $abc$36303$new_n3567_
.sym 153252 $abc$36303$new_n3568_
.sym 153253 $abc$36303$new_n3564_
.sym 153254 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 153258 $abc$36303$new_n3566_
.sym 153259 $abc$36303$new_n3565_
.sym 153260 instr[21]
.sym 153261 instr[24]
.sym 153262 $abc$36303$auto$rtlil.cc:1862:And$2060[26]
.sym 153266 reg_file[27][18]
.sym 153267 reg_file[31][18]
.sym 153268 instr[22]
.sym 153269 instr[20]
.sym 153270 $abc$36303$new_n3569_
.sym 153271 $abc$36303$new_n3563_
.sym 153272 $abc$36303$new_n3575_
.sym 153273 instr[23]
.sym 153274 $abc$36303$new_n2855_
.sym 153275 $abc$36303$new_n2854_
.sym 153276 instr[16]
.sym 153277 instr[19]
.sym 153278 $abc$36303$new_n2856_
.sym 153279 $abc$36303$new_n2859_
.sym 153280 $abc$36303$new_n2850_
.sym 153281 $abc$36303$new_n2853_
.sym 153282 reg_file[27][18]
.sym 153283 reg_file[31][18]
.sym 153284 instr[17]
.sym 153285 instr[15]
.sym 153286 $abc$36303$new_n2857_
.sym 153287 $abc$36303$new_n2858_
.sym 153288 instr[16]
.sym 153290 $abc$36303$new_n3573_
.sym 153291 $abc$36303$new_n3574_
.sym 153292 instr[21]
.sym 153293 $abc$36303$new_n3570_
.sym 153296 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31147
.sym 153298 reg_file[26][18]
.sym 153299 reg_file[30][18]
.sym 153300 instr[20]
.sym 153301 instr[22]
.sym 153302 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 153310 reg_file[26][18]
.sym 153311 reg_file[30][18]
.sym 153312 instr[15]
.sym 153313 instr[17]
.sym 153314 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 153318 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 153322 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[21]
.sym 153323 $abc$36303$auto$rtlil.cc:1863:Or$1958_new_
.sym 153324 $abc$36303$auto$rtlil.cc:1862:And$1992[21]_new_
.sym 153325 $abc$36303$new_n3813_
.sym 153330 reg_file[14][18]
.sym 153331 reg_file[10][18]
.sym 153332 instr[15]
.sym 153333 instr[17]
.sym 153334 reg_file[1][21]
.sym 153335 reg_file[5][21]
.sym 153336 instr[15]
.sym 153337 instr[17]
.sym 153338 reg_file[1][21]
.sym 153339 reg_file[5][21]
.sym 153340 instr[22]
.sym 153341 instr[20]
.sym 153346 reg_file[10][18]
.sym 153347 reg_file[14][18]
.sym 153348 instr[20]
.sym 153349 instr[22]
.sym 153350 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 153354 reg_file[0][21]
.sym 153355 reg_file[4][21]
.sym 153356 instr[15]
.sym 153357 $abc$36303$new_n5000_
.sym 153358 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 153359 reg_file[6][21]
.sym 153360 instr[15]
.sym 153361 $abc$36303$new_n5255_
.sym 153362 $abc$36303$new_n2325_
.sym 153363 $abc$36303$new_n5257_
.sym 153364 $abc$36303$new_n2331_
.sym 153365 instr[18]
.sym 153366 $abc$36303$new_n3792_
.sym 153367 $abc$36303$new_n3793_
.sym 153368 instr[23]
.sym 153369 instr[24]
.sym 153370 $abc$36303$new_n5001_
.sym 153371 $abc$36303$new_n5256_
.sym 153372 instr[19]
.sym 153373 instr[16]
.sym 153374 reg_file[6][21]
.sym 153375 $abc$36303$auto$ice40_ffinit.cc:141:execute$36257
.sym 153376 instr[20]
.sym 153377 instr[22]
.sym 153378 reg_file[0][21]
.sym 153379 reg_file[4][21]
.sym 153380 instr[20]
.sym 153381 instr[22]
.sym 153382 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 153394 reg_file[6][28]
.sym 153395 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 153396 instr[20]
.sym 153397 instr[22]
.sym 153398 $abc$36303$new_n2062_
.sym 153399 $abc$36303$new_n2063_
.sym 153400 instr[16]
.sym 153402 reg_file[6][28]
.sym 153403 $abc$36303$auto$ice40_ffinit.cc:141:execute$36205
.sym 153404 instr[15]
.sym 153405 instr[17]
.sym 153414 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 153422 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 153429 instr[15]
.sym 153430 reg_file[26][21]
.sym 153431 reg_file[30][21]
.sym 153432 instr[20]
.sym 153433 instr[22]
.sym 153434 $abc$36303$new_n4211_
.sym 153435 $abc$36303$new_n4212_
.sym 153436 instr[23]
.sym 153437 $abc$36303$new_n4208_
.sym 153442 reg_file[26][21]
.sym 153443 reg_file[30][21]
.sym 153444 instr[15]
.sym 153445 instr[17]
.sym 153446 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 153450 $abc$36303$new_n4210_
.sym 153451 $abc$36303$new_n4209_
.sym 153452 instr[23]
.sym 153453 instr[24]
.sym 153457 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31531
.sym 153458 reg_file[15][28]
.sym 153459 reg_file[11][28]
.sym 153460 instr[17]
.sym 153461 instr[15]
.sym 153465 instr[16]
.sym 153466 $abc$36303$new_n2052_
.sym 153467 $abc$36303$new_n2053_
.sym 153468 instr[16]
.sym 153469 $abc$36303$new_n2049_
.sym 153474 reg_file[11][28]
.sym 153475 reg_file[15][28]
.sym 153476 instr[22]
.sym 153477 instr[20]
.sym 153478 $abc$36303$new_n2048_
.sym 153479 $abc$36303$new_n4960_
.sym 153480 $abc$36303$new_n2054_
.sym 153481 instr[18]
.sym 153482 $abc$36303$new_n2061_
.sym 153483 $abc$36303$new_n2064_
.sym 153484 $abc$36303$new_n2055_
.sym 153485 $abc$36303$new_n2058_
.sym 153486 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 153490 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 153494 $abc$36303$new_n4207_
.sym 153495 $abc$36303$new_n4201_
.sym 153496 $abc$36303$new_n4213_
.sym 153497 instr[21]
.sym 153501 reg_file[21][30]
.sym 153506 $abc$36303$new_n2056_
.sym 153507 $abc$36303$new_n2057_
.sym 153508 instr[16]
.sym 153510 $abc$36303$new_n4963_
.sym 153511 $abc$36303$new_n4959_
.sym 153512 instr[16]
.sym 153513 instr[19]
.sym 153514 instr[23]
.sym 153515 $abc$36303$new_n4205_
.sym 153516 $abc$36303$new_n4206_
.sym 153517 $abc$36303$new_n4202_
.sym 153518 reg_file[30][28]
.sym 153519 reg_file[26][28]
.sym 153520 instr[15]
.sym 153521 $abc$36303$new_n4958_
.sym 153522 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 153526 $abc$36303$new_n4204_
.sym 153527 $abc$36303$new_n4203_
.sym 153528 instr[23]
.sym 153529 instr[24]
.sym 153530 reg_file[23][28]
.sym 153531 reg_file[19][28]
.sym 153532 instr[17]
.sym 153533 instr[15]
.sym 153534 reg_file[26][28]
.sym 153535 reg_file[30][28]
.sym 153536 instr[20]
.sym 153537 instr[22]
.sym 153538 reg_file[19][28]
.sym 153539 reg_file[23][28]
.sym 153540 instr[22]
.sym 153541 instr[20]
.sym 153546 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 153550 reg_file[27][28]
.sym 153551 reg_file[31][28]
.sym 153552 instr[15]
.sym 153553 instr[17]
.sym 153554 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 153570 reg_file[27][28]
.sym 153571 reg_file[31][28]
.sym 153572 instr[22]
.sym 153573 instr[20]
.sym 153590 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 153626 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 153638 reg_file[9][6]
.sym 153639 reg_file[13][6]
.sym 153640 instr[22]
.sym 153641 instr[20]
.sym 153642 $abc$36303$new_n3166_
.sym 153643 $abc$36303$new_n3165_
.sym 153644 instr[21]
.sym 153645 instr[24]
.sym 153646 reg_file[30][6]
.sym 153647 reg_file[26][6]
.sym 153648 instr[15]
.sym 153649 $abc$36303$new_n5027_
.sym 153650 reg_file[27][6]
.sym 153651 reg_file[31][6]
.sym 153652 instr[22]
.sym 153653 instr[20]
.sym 153654 reg_file[13][6]
.sym 153655 reg_file[9][6]
.sym 153656 instr[17]
.sym 153657 instr[15]
.sym 153658 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 153662 reg_file[26][6]
.sym 153663 reg_file[30][6]
.sym 153664 instr[20]
.sym 153665 instr[22]
.sym 153666 reg_file[27][6]
.sym 153667 reg_file[31][6]
.sym 153668 instr[15]
.sym 153669 instr[17]
.sym 153670 reg_file[24][6]
.sym 153671 reg_file[28][6]
.sym 153672 instr[15]
.sym 153673 $abc$36303$new_n5031_
.sym 153682 reg_file[24][6]
.sym 153683 reg_file[28][6]
.sym 153684 instr[20]
.sym 153685 instr[22]
.sym 153686 $abc$36303$new_n2524_
.sym 153687 $abc$36303$new_n2525_
.sym 153688 instr[16]
.sym 153689 instr[19]
.sym 153690 instr[21]
.sym 153691 $abc$36303$new_n3167_
.sym 153692 $abc$36303$new_n3168_
.sym 153693 $abc$36303$new_n3164_
.sym 153694 $abc$36303$new_n5032_
.sym 153695 $abc$36303$new_n5028_
.sym 153696 instr[16]
.sym 153697 instr[19]
.sym 153698 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 153702 reg_file[21][6]
.sym 153703 reg_file[17][6]
.sym 153704 instr[17]
.sym 153705 instr[15]
.sym 153706 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 153710 $abc$36303$new_n3163_
.sym 153711 $abc$36303$new_n3157_
.sym 153712 $abc$36303$new_n3169_
.sym 153713 instr[23]
.sym 153714 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 153718 $abc$36303$new_n3176_
.sym 153719 $abc$36303$new_n3179_
.sym 153720 $abc$36303$new_n3170_
.sym 153721 $abc$36303$new_n3173_
.sym 153722 $abc$36303$new_n2535_
.sym 153723 $abc$36303$new_n2538_
.sym 153724 $abc$36303$new_n2529_
.sym 153725 $abc$36303$new_n2532_
.sym 153726 $abc$36303$new_n3180_
.sym 153727 $abc$36303$new_n3181_
.sym 153728 instr[21]
.sym 153729 instr[24]
.sym 153730 $abc$36303$new_n2530_
.sym 153731 $abc$36303$new_n2531_
.sym 153732 instr[16]
.sym 153734 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 153738 reg_file[0][6]
.sym 153739 reg_file[4][6]
.sym 153740 instr[20]
.sym 153741 instr[22]
.sym 153742 reg_file[4][6]
.sym 153743 reg_file[0][6]
.sym 153744 instr[15]
.sym 153745 instr[17]
.sym 153746 $abc$36303$new_n3171_
.sym 153747 $abc$36303$new_n3172_
.sym 153748 instr[21]
.sym 153750 reg_file[20][6]
.sym 153751 reg_file[16][6]
.sym 153752 instr[15]
.sym 153753 instr[17]
.sym 153754 $abc$36303$new_n2536_
.sym 153755 $abc$36303$new_n2537_
.sym 153756 instr[16]
.sym 153758 $abc$36303$new_n3174_
.sym 153759 $abc$36303$new_n3175_
.sym 153760 instr[21]
.sym 153761 instr[24]
.sym 153762 reg_file[16][6]
.sym 153763 reg_file[20][6]
.sym 153764 instr[20]
.sym 153765 instr[22]
.sym 153766 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 153770 reg_file[3][6]
.sym 153771 reg_file[7][6]
.sym 153772 instr[22]
.sym 153773 instr[20]
.sym 153774 reg_file[7][6]
.sym 153775 reg_file[3][6]
.sym 153776 instr[17]
.sym 153777 instr[15]
.sym 153786 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 153790 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 153802 reg_file[27][4]
.sym 153803 reg_file[31][4]
.sym 153804 instr[22]
.sym 153805 instr[20]
.sym 153806 $abc$36303$new_n5022_
.sym 153807 $abc$36303$new_n5018_
.sym 153808 instr[16]
.sym 153809 instr[19]
.sym 153810 reg_file[27][4]
.sym 153811 reg_file[31][4]
.sym 153812 instr[15]
.sym 153813 instr[17]
.sym 153814 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 153818 reg_file[30][4]
.sym 153819 reg_file[26][4]
.sym 153820 instr[15]
.sym 153821 $abc$36303$new_n5017_
.sym 153822 $abc$36303$new_n2445_
.sym 153823 $abc$36303$new_n2446_
.sym 153824 instr[21]
.sym 153825 $abc$36303$new_n2442_
.sym 153826 reg_file[26][4]
.sym 153827 reg_file[30][4]
.sym 153828 instr[20]
.sym 153829 instr[22]
.sym 153830 reg_file[14][4]
.sym 153831 reg_file[10][4]
.sym 153832 instr[15]
.sym 153833 instr[17]
.sym 153834 $abc$36303$new_n2471_
.sym 153835 $abc$36303$new_n2472_
.sym 153836 instr[16]
.sym 153837 $abc$36303$new_n2468_
.sym 153838 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 153842 reg_file[10][4]
.sym 153843 reg_file[14][4]
.sym 153844 instr[20]
.sym 153845 instr[22]
.sym 153846 $abc$36303$new_n2441_
.sym 153847 $abc$36303$new_n2447_
.sym 153848 $abc$36303$new_n2428_
.sym 153849 instr[23]
.sym 153854 $abc$36303$new_n2449_
.sym 153855 $abc$36303$new_n2450_
.sym 153856 instr[21]
.sym 153857 instr[24]
.sym 153858 $abc$36303$new_n2451_
.sym 153859 $abc$36303$new_n2452_
.sym 153860 instr[21]
.sym 153861 $abc$36303$new_n2448_
.sym 153874 reg_file[0][4]
.sym 153875 reg_file[4][4]
.sym 153876 instr[22]
.sym 153878 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 153882 reg_file[4][4]
.sym 153883 reg_file[0][4]
.sym 153884 instr[15]
.sym 153885 instr[17]
.sym 153886 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 153894 reg_file[1][9]
.sym 153895 reg_file[5][9]
.sym 153896 instr[22]
.sym 153897 instr[20]
.sym 153906 reg_file[5][9]
.sym 153907 reg_file[1][9]
.sym 153908 instr[17]
.sym 153909 instr[15]
.sym 153910 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 153914 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 153926 reg_file[4][9]
.sym 153927 reg_file[0][9]
.sym 153928 instr[15]
.sym 153929 instr[17]
.sym 153930 reg_file[0][9]
.sym 153931 reg_file[4][9]
.sym 153932 instr[20]
.sym 153933 instr[22]
.sym 153934 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 153938 $abc$36303$new_n3354_
.sym 153939 $abc$36303$new_n3355_
.sym 153940 instr[21]
.sym 153941 instr[24]
.sym 153942 $abc$36303$new_n2618_
.sym 153943 $abc$36303$new_n2621_
.sym 153944 $abc$36303$new_n2612_
.sym 153945 $abc$36303$new_n2615_
.sym 153946 $abc$36303$new_n2605_
.sym 153947 $abc$36303$new_n5045_
.sym 153948 $abc$36303$new_n2611_
.sym 153949 instr[18]
.sym 153950 $abc$36303$new_n2622_
.sym 153951 $abc$36303$new_n2623_
.sym 153952 instr[16]
.sym 153953 instr[19]
.sym 153954 $abc$36303$new_n3362_
.sym 153955 $abc$36303$new_n3368_
.sym 153956 $abc$36303$new_n3349_
.sym 153957 instr[23]
.sym 153958 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 153962 $abc$36303$new_n3357_
.sym 153963 $abc$36303$new_n3358_
.sym 153964 instr[21]
.sym 153966 $abc$36303$new_n3356_
.sym 153967 $abc$36303$new_n3359_
.sym 153968 $abc$36303$new_n3350_
.sym 153969 $abc$36303$new_n3353_
.sym 153970 $abc$36303$new_n2616_
.sym 153971 $abc$36303$new_n2617_
.sym 153972 instr[16]
.sym 153973 instr[19]
.sym 153978 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 153982 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 153990 reg_file[17][9]
.sym 153991 reg_file[21][9]
.sym 153992 instr[22]
.sym 153993 instr[20]
.sym 153994 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 154002 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 154010 reg_file[0][8]
.sym 154011 reg_file[4][8]
.sym 154012 instr[20]
.sym 154013 instr[22]
.sym 154014 reg_file[4][8]
.sym 154015 reg_file[0][8]
.sym 154016 instr[15]
.sym 154017 instr[17]
.sym 154018 reg_file[21][9]
.sym 154019 reg_file[17][9]
.sym 154020 instr[17]
.sym 154021 instr[15]
.sym 154022 $abc$36303$new_n4179_
.sym 154023 $abc$36303$new_n4180_
.sym 154024 instr[21]
.sym 154025 instr[24]
.sym 154026 $abc$36303$new_n4185_
.sym 154027 $abc$36303$new_n4186_
.sym 154028 instr[21]
.sym 154029 instr[24]
.sym 154030 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 154034 $abc$36303$new_n2591_
.sym 154035 $abc$36303$new_n2594_
.sym 154036 $abc$36303$new_n2585_
.sym 154037 $abc$36303$new_n2588_
.sym 154038 reg_file[21][8]
.sym 154039 reg_file[17][8]
.sym 154040 instr[17]
.sym 154041 instr[15]
.sym 154042 $abc$36303$new_n2595_
.sym 154043 $abc$36303$new_n2596_
.sym 154044 instr[16]
.sym 154045 instr[19]
.sym 154046 $abc$36303$new_n4181_
.sym 154047 $abc$36303$new_n4184_
.sym 154048 $abc$36303$new_n4175_
.sym 154049 $abc$36303$new_n4178_
.sym 154050 $abc$36303$new_n2589_
.sym 154051 $abc$36303$new_n2590_
.sym 154052 instr[16]
.sym 154053 instr[19]
.sym 154054 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 154066 reg_file[24][8]
.sym 154067 reg_file[28][8]
.sym 154068 instr[15]
.sym 154069 $abc$36303$new_n5041_
.sym 154070 $abc$36303$new_n4168_
.sym 154071 $abc$36303$new_n4162_
.sym 154072 $abc$36303$new_n4174_
.sym 154073 instr[23]
.sym 154074 reg_file[24][8]
.sym 154075 reg_file[28][8]
.sym 154076 instr[20]
.sym 154077 instr[22]
.sym 154086 reg_file[10][8]
.sym 154087 reg_file[14][8]
.sym 154088 instr[20]
.sym 154089 instr[22]
.sym 154090 reg_file[14][8]
.sym 154091 reg_file[10][8]
.sym 154092 instr[15]
.sym 154093 instr[17]
.sym 154094 reg_file[11][8]
.sym 154095 reg_file[15][8]
.sym 154096 instr[22]
.sym 154097 instr[20]
.sym 154098 $abc$36303$new_n2582_
.sym 154099 $abc$36303$new_n2583_
.sym 154100 instr[16]
.sym 154101 $abc$36303$new_n2579_
.sym 154102 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 154106 $abc$36303$new_n4172_
.sym 154107 $abc$36303$new_n4173_
.sym 154108 instr[21]
.sym 154109 $abc$36303$new_n4169_
.sym 154110 reg_file[15][8]
.sym 154111 reg_file[11][8]
.sym 154112 instr[17]
.sym 154113 instr[15]
.sym 154118 reg_file[22][14]
.sym 154119 reg_file[23][14]
.sym 154120 instr[22]
.sym 154121 instr[20]
.sym 154122 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 154126 reg_file[27][14]
.sym 154127 reg_file[31][14]
.sym 154128 instr[17]
.sym 154129 instr[15]
.sym 154130 reg_file[19][14]
.sym 154131 reg_file[23][14]
.sym 154132 instr[15]
.sym 154133 instr[17]
.sym 154134 reg_file[27][14]
.sym 154135 reg_file[31][14]
.sym 154136 instr[22]
.sym 154137 instr[20]
.sym 154138 reg_file[18][14]
.sym 154139 reg_file[22][14]
.sym 154140 instr[15]
.sym 154141 $abc$36303$new_n5073_
.sym 154145 instr[22]
.sym 154146 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 154150 $abc$36303$new_n3530_
.sym 154151 $abc$36303$new_n3529_
.sym 154152 instr[21]
.sym 154153 instr[24]
.sym 154154 reg_file[26][14]
.sym 154155 reg_file[30][14]
.sym 154156 instr[15]
.sym 154157 instr[17]
.sym 154161 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 154162 $abc$36303$memory\reg_file$rdmux[0][3][6]$a$2185[14]_new_inv_
.sym 154163 $abc$36303$memory\reg_file$rdmux[0][3][7]$a$2188[14]_new_inv_
.sym 154164 instr[16]
.sym 154165 instr[17]
.sym 154166 reg_file[26][14]
.sym 154167 reg_file[30][14]
.sym 154168 instr[20]
.sym 154169 instr[22]
.sym 154170 $abc$36303$new_n2744_
.sym 154171 $abc$36303$new_n2743_
.sym 154172 instr[16]
.sym 154173 instr[19]
.sym 154174 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 154178 $abc$36303$new_n2745_
.sym 154179 $abc$36303$new_n2748_
.sym 154180 $abc$36303$new_n2739_
.sym 154181 $abc$36303$new_n2742_
.sym 154182 reg_file[24][14]
.sym 154183 reg_file[28][14]
.sym 154184 instr[20]
.sym 154185 instr[22]
.sym 154186 reg_file[25][14]
.sym 154187 reg_file[29][14]
.sym 154188 instr[22]
.sym 154189 instr[20]
.sym 154190 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 154194 $abc$36303$new_n3526_
.sym 154195 $abc$36303$new_n3527_
.sym 154196 instr[21]
.sym 154201 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 154202 reg_file[24][14]
.sym 154203 reg_file[25][14]
.sym 154204 instr[15]
.sym 154206 reg_file[28][14]
.sym 154207 reg_file[29][14]
.sym 154208 instr[15]
.sym 154210 $abc$36303$new_n3531_
.sym 154211 $abc$36303$new_n3534_
.sym 154212 $abc$36303$new_n3525_
.sym 154213 $abc$36303$new_n3528_
.sym 154218 $abc$36303$new_n3583_
.sym 154219 $abc$36303$new_n3584_
.sym 154220 instr[21]
.sym 154226 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 154230 reg_file[3][18]
.sym 154231 reg_file[7][18]
.sym 154232 instr[22]
.sym 154233 instr[20]
.sym 154234 reg_file[7][18]
.sym 154235 reg_file[3][18]
.sym 154236 instr[17]
.sym 154237 instr[15]
.sym 154242 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 154246 $abc$36303$new_n3580_
.sym 154247 $abc$36303$new_n3581_
.sym 154248 instr[21]
.sym 154249 instr[24]
.sym 154253 instr[22]
.sym 154254 reg_file[17][18]
.sym 154255 reg_file[21][18]
.sym 154256 instr[22]
.sym 154257 instr[20]
.sym 154258 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 154262 reg_file[17][18]
.sym 154263 reg_file[21][18]
.sym 154264 instr[15]
.sym 154265 instr[17]
.sym 154266 $abc$36303$new_n2862_
.sym 154267 $abc$36303$new_n5278_
.sym 154268 $abc$36303$new_n2849_
.sym 154269 instr[18]
.sym 154273 instr[22]
.sym 154274 $abc$36303$new_n2866_
.sym 154275 $abc$36303$new_n2867_
.sym 154276 instr[16]
.sym 154277 $abc$36303$new_n2863_
.sym 154285 instr[16]
.sym 154286 reg_file[12][18]
.sym 154287 reg_file[8][18]
.sym 154288 instr[15]
.sym 154289 instr[17]
.sym 154290 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 154294 reg_file[8][18]
.sym 154295 reg_file[12][18]
.sym 154296 instr[20]
.sym 154297 instr[22]
.sym 154298 $abc$36303$new_n3582_
.sym 154299 $abc$36303$new_n3585_
.sym 154300 $abc$36303$new_n3576_
.sym 154301 $abc$36303$new_n3579_
.sym 154302 $abc$36303$new_n3571_
.sym 154303 $abc$36303$new_n3572_
.sym 154304 instr[21]
.sym 154305 instr[24]
.sym 154306 $abc$36303$new_n2860_
.sym 154307 $abc$36303$new_n2861_
.sym 154308 instr[16]
.sym 154309 instr[19]
.sym 154310 reg_file[4][18]
.sym 154311 reg_file[0][18]
.sym 154312 instr[15]
.sym 154313 instr[17]
.sym 154318 reg_file[0][18]
.sym 154319 reg_file[4][18]
.sym 154320 instr[20]
.sym 154321 instr[22]
.sym 154322 $abc$36303$new_n2864_
.sym 154323 $abc$36303$new_n2865_
.sym 154324 instr[16]
.sym 154325 instr[19]
.sym 154326 reg_file[5][18]
.sym 154327 reg_file[1][18]
.sym 154328 instr[17]
.sym 154329 instr[15]
.sym 154330 reg_file[1][18]
.sym 154331 reg_file[5][18]
.sym 154332 instr[22]
.sym 154333 instr[20]
.sym 154334 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 154338 $abc$36303$new_n3586_
.sym 154339 $abc$36303$new_n3587_
.sym 154340 instr[21]
.sym 154341 instr[24]
.sym 154342 reg_file[10][21]
.sym 154343 reg_file[14][21]
.sym 154344 instr[20]
.sym 154345 instr[22]
.sym 154350 $abc$36303$new_n3794_
.sym 154351 $abc$36303$new_n3795_
.sym 154352 instr[23]
.sym 154353 $abc$36303$new_n3791_
.sym 154354 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 154366 reg_file[14][21]
.sym 154367 reg_file[10][21]
.sym 154368 instr[15]
.sym 154369 instr[17]
.sym 154370 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 154374 reg_file[19][21]
.sym 154375 reg_file[23][21]
.sym 154376 instr[22]
.sym 154377 instr[20]
.sym 154378 instr[23]
.sym 154379 $abc$36303$new_n3788_
.sym 154380 $abc$36303$new_n3789_
.sym 154381 $abc$36303$new_n3785_
.sym 154382 $abc$36303$new_n3807_
.sym 154383 $abc$36303$new_n3808_
.sym 154384 instr[23]
.sym 154385 instr[24]
.sym 154386 $abc$36303$new_n2329_
.sym 154387 $abc$36303$new_n2330_
.sym 154388 instr[16]
.sym 154389 $abc$36303$new_n2326_
.sym 154390 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 154394 $abc$36303$new_n3790_
.sym 154395 $abc$36303$new_n3784_
.sym 154396 $abc$36303$new_n3796_
.sym 154397 instr[21]
.sym 154398 reg_file[23][21]
.sym 154399 reg_file[19][21]
.sym 154400 instr[17]
.sym 154401 instr[15]
.sym 154402 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 154406 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 154410 $abc$36303$new_n2327_
.sym 154411 $abc$36303$new_n2328_
.sym 154412 instr[16]
.sym 154413 instr[19]
.sym 154414 reg_file[27][21]
.sym 154415 reg_file[31][21]
.sym 154416 instr[17]
.sym 154417 instr[15]
.sym 154418 $abc$36303$new_n3787_
.sym 154419 $abc$36303$new_n3786_
.sym 154420 instr[23]
.sym 154421 instr[24]
.sym 154422 reg_file[27][21]
.sym 154423 reg_file[31][21]
.sym 154424 instr[22]
.sym 154425 instr[20]
.sym 154426 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 154430 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 154434 reg_file[20][21]
.sym 154435 reg_file[16][21]
.sym 154436 instr[15]
.sym 154437 instr[17]
.sym 154441 instr[15]
.sym 154449 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 154453 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33067
.sym 154454 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 154458 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 154462 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 154466 $abc$36303$new_n2343_
.sym 154467 $abc$36303$new_n2342_
.sym 154468 instr[16]
.sym 154469 instr[19]
.sym 154470 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 154474 $abc$36303$new_n2065_
.sym 154475 $abc$36303$new_n2066_
.sym 154476 instr[16]
.sym 154477 instr[19]
.sym 154482 reg_file[4][28]
.sym 154483 reg_file[0][28]
.sym 154484 instr[15]
.sym 154485 instr[17]
.sym 154486 reg_file[0][28]
.sym 154487 reg_file[4][28]
.sym 154488 instr[22]
.sym 154490 $abc$36303$techmap$techmap\u_alu.$procmux$1803.$and$/usr/bin/../share/yosys/techmap.v:434$11391_Y[28]_new_
.sym 154491 $abc$36303$new_n5210_
.sym 154492 $abc$36303$0$memwr$\reg_file$rtl/cpu.v:181$181_EN[31:0]$201[31]_new_
.sym 154493 $abc$36303$new_n4230_
.sym 154494 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 154498 $abc$36303$new_n2050_
.sym 154499 $abc$36303$new_n2051_
.sym 154500 instr[16]
.sym 154501 instr[19]
.sym 154502 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 154506 $abc$36303$new_n2059_
.sym 154507 $abc$36303$new_n2060_
.sym 154508 instr[16]
.sym 154509 instr[19]
.sym 154510 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 154514 reg_file[20][28]
.sym 154515 reg_file[16][28]
.sym 154516 instr[15]
.sym 154517 instr[17]
.sym 154518 reg_file[5][28]
.sym 154519 reg_file[1][28]
.sym 154520 instr[17]
.sym 154521 instr[15]
.sym 154522 $abc$36303$new_n4222_
.sym 154523 $abc$36303$new_n4221_
.sym 154524 instr[23]
.sym 154525 instr[20]
.sym 154526 reg_file[16][28]
.sym 154527 reg_file[20][28]
.sym 154528 instr[20]
.sym 154529 instr[22]
.sym 154530 reg_file[1][28]
.sym 154531 reg_file[5][28]
.sym 154532 instr[22]
.sym 154534 reg_file[22][28]
.sym 154535 reg_file[18][28]
.sym 154536 instr[15]
.sym 154537 instr[17]
.sym 154538 reg_file[21][28]
.sym 154539 reg_file[17][28]
.sym 154540 instr[17]
.sym 154541 instr[15]
.sym 154542 $abc$36303$new_n4218_
.sym 154543 $abc$36303$new_n4219_
.sym 154544 instr[23]
.sym 154545 instr[24]
.sym 154546 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 154550 $abc$36303$new_n4220_
.sym 154551 $abc$36303$new_n4223_
.sym 154552 $abc$36303$new_n4214_
.sym 154553 $abc$36303$new_n4217_
.sym 154554 reg_file[17][28]
.sym 154555 reg_file[21][28]
.sym 154556 instr[22]
.sym 154557 instr[20]
.sym 154558 reg_file[18][28]
.sym 154559 reg_file[22][28]
.sym 154560 instr[20]
.sym 154561 instr[22]
.sym 154562 $abc$36303$auto$rtlil.cc:1862:And$2060[30]
.sym 154566 i_wb_data[18]$SB_IO_IN
.sym 154606 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 154646 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 154666 reg_file[25][6]
.sym 154667 reg_file[29][6]
.sym 154668 instr[15]
.sym 154669 instr[17]
.sym 154674 reg_file[25][6]
.sym 154675 reg_file[29][6]
.sym 154676 instr[22]
.sym 154677 instr[20]
.sym 154678 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 154694 reg_file[19][6]
.sym 154695 reg_file[23][6]
.sym 154696 instr[22]
.sym 154697 instr[20]
.sym 154706 reg_file[23][6]
.sym 154707 reg_file[19][6]
.sym 154708 instr[17]
.sym 154709 instr[15]
.sym 154718 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 154722 $abc$36303$auto$rtlil.cc:1862:And$2060[10]
.sym 154726 reg_file[22][6]
.sym 154727 reg_file[18][6]
.sym 154728 instr[15]
.sym 154729 instr[17]
.sym 154730 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 154734 reg_file[18][6]
.sym 154735 reg_file[22][6]
.sym 154736 instr[20]
.sym 154737 instr[22]
.sym 154742 $abc$36303$new_n2534_
.sym 154743 $abc$36303$new_n2533_
.sym 154744 instr[16]
.sym 154745 instr[19]
.sym 154746 $abc$36303$new_n3177_
.sym 154747 $abc$36303$new_n3178_
.sym 154748 instr[21]
.sym 154758 $abc$36303$new_n2539_
.sym 154759 $abc$36303$new_n2540_
.sym 154760 instr[16]
.sym 154761 instr[19]
.sym 154762 reg_file[5][6]
.sym 154763 reg_file[1][6]
.sym 154764 instr[17]
.sym 154765 instr[15]
.sym 154770 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 154782 reg_file[1][6]
.sym 154783 reg_file[5][6]
.sym 154784 instr[22]
.sym 154785 instr[20]
.sym 154790 reg_file[25][4]
.sym 154791 reg_file[29][4]
.sym 154792 instr[15]
.sym 154793 instr[17]
.sym 154794 reg_file[25][4]
.sym 154795 reg_file[29][4]
.sym 154796 instr[22]
.sym 154797 instr[20]
.sym 154802 reg_file[24][4]
.sym 154803 reg_file[28][4]
.sym 154804 instr[15]
.sym 154805 $abc$36303$new_n5021_
.sym 154810 reg_file[24][4]
.sym 154811 reg_file[28][4]
.sym 154812 instr[20]
.sym 154813 instr[22]
.sym 154814 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 154818 $abc$36303$new_n2443_
.sym 154819 $abc$36303$new_n2444_
.sym 154820 instr[21]
.sym 154821 instr[24]
.sym 154822 reg_file[13][4]
.sym 154823 reg_file[9][4]
.sym 154824 instr[17]
.sym 154825 instr[15]
.sym 154826 reg_file[9][4]
.sym 154827 reg_file[13][4]
.sym 154828 instr[22]
.sym 154829 instr[20]
.sym 154830 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 154838 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 154854 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 154858 $abc$36303$auto$rtlil.cc:1862:And$2060[3]
.sym 154862 reg_file[11][4]
.sym 154863 reg_file[15][4]
.sym 154864 instr[22]
.sym 154865 instr[20]
.sym 154866 $abc$36303$new_n2469_
.sym 154867 $abc$36303$new_n2470_
.sym 154868 instr[16]
.sym 154869 instr[19]
.sym 154870 reg_file[15][4]
.sym 154871 reg_file[11][4]
.sym 154872 instr[17]
.sym 154873 instr[15]
.sym 154874 reg_file[12][4]
.sym 154875 reg_file[8][4]
.sym 154876 instr[15]
.sym 154877 instr[17]
.sym 154878 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 154882 reg_file[8][4]
.sym 154883 reg_file[12][4]
.sym 154884 instr[20]
.sym 154885 instr[22]
.sym 154886 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 154890 reg_file[11][9]
.sym 154891 reg_file[15][9]
.sym 154892 instr[22]
.sym 154893 instr[20]
.sym 154894 reg_file[8][9]
.sym 154895 reg_file[12][9]
.sym 154896 instr[20]
.sym 154897 instr[22]
.sym 154898 reg_file[9][9]
.sym 154899 reg_file[13][9]
.sym 154900 instr[22]
.sym 154901 instr[20]
.sym 154902 reg_file[12][9]
.sym 154903 reg_file[8][9]
.sym 154904 instr[15]
.sym 154905 instr[17]
.sym 154910 reg_file[15][9]
.sym 154911 reg_file[11][9]
.sym 154912 instr[17]
.sym 154913 instr[15]
.sym 154914 $abc$36303$new_n3370_
.sym 154915 $abc$36303$new_n3371_
.sym 154916 instr[21]
.sym 154917 instr[24]
.sym 154918 $abc$36303$new_n3372_
.sym 154919 $abc$36303$new_n3373_
.sym 154920 instr[21]
.sym 154921 $abc$36303$new_n3369_
.sym 154922 $abc$36303$new_n2609_
.sym 154923 $abc$36303$new_n2610_
.sym 154924 instr[16]
.sym 154925 $abc$36303$new_n2606_
.sym 154926 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 154930 reg_file[10][9]
.sym 154931 reg_file[14][9]
.sym 154932 instr[20]
.sym 154933 instr[22]
.sym 154934 reg_file[14][9]
.sym 154935 reg_file[10][9]
.sym 154936 instr[15]
.sym 154937 instr[17]
.sym 154938 reg_file[13][9]
.sym 154939 reg_file[9][9]
.sym 154940 instr[17]
.sym 154941 instr[15]
.sym 154946 $abc$36303$new_n2607_
.sym 154947 $abc$36303$new_n2608_
.sym 154948 instr[16]
.sym 154949 instr[19]
.sym 154954 $abc$36303$new_n2613_
.sym 154955 $abc$36303$new_n2614_
.sym 154956 instr[16]
.sym 154958 reg_file[23][9]
.sym 154959 reg_file[19][9]
.sym 154960 instr[17]
.sym 154961 instr[15]
.sym 154962 reg_file[22][9]
.sym 154963 reg_file[18][9]
.sym 154964 instr[15]
.sym 154965 instr[17]
.sym 154966 reg_file[18][9]
.sym 154967 reg_file[22][9]
.sym 154968 instr[20]
.sym 154969 instr[22]
.sym 154970 $abc$36303$new_n3361_
.sym 154971 $abc$36303$new_n3360_
.sym 154972 instr[21]
.sym 154973 instr[24]
.sym 154974 reg_file[19][9]
.sym 154975 reg_file[23][9]
.sym 154976 instr[22]
.sym 154977 instr[20]
.sym 154978 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 154982 reg_file[23][8]
.sym 154983 reg_file[19][8]
.sym 154984 instr[17]
.sym 154985 instr[15]
.sym 154986 reg_file[20][9]
.sym 154987 reg_file[16][9]
.sym 154988 instr[15]
.sym 154989 instr[17]
.sym 154990 $abc$36303$new_n4514_
.sym 154991 $abc$36303$new_n4515_
.sym 154992 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 154993 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 154998 $abc$36303$auto$rtlil.cc:1832:Not$1962[3]_new_inv_
.sym 154999 $abc$36303$procmux$1618_Y[3]_new_
.sym 155000 $abc$36303$auto$simplemap.cc:250:simplemap_eqne$15621[5]_new_inv_
.sym 155006 reg_file[16][9]
.sym 155007 reg_file[20][9]
.sym 155008 instr[20]
.sym 155009 instr[22]
.sym 155014 reg_file[19][8]
.sym 155015 reg_file[23][8]
.sym 155016 instr[22]
.sym 155017 instr[20]
.sym 155018 $abc$36303$new_n2586_
.sym 155019 $abc$36303$new_n2587_
.sym 155020 instr[16]
.sym 155022 reg_file[18][8]
.sym 155023 reg_file[22][8]
.sym 155024 instr[20]
.sym 155025 instr[22]
.sym 155026 $abc$36303$new_n4176_
.sym 155027 $abc$36303$new_n4177_
.sym 155028 instr[21]
.sym 155034 reg_file[22][8]
.sym 155035 reg_file[18][8]
.sym 155036 instr[15]
.sym 155037 instr[17]
.sym 155038 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 155042 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 155046 reg_file[5][8]
.sym 155047 reg_file[1][8]
.sym 155048 instr[17]
.sym 155049 instr[15]
.sym 155050 reg_file[1][8]
.sym 155051 reg_file[5][8]
.sym 155052 instr[22]
.sym 155053 instr[20]
.sym 155057 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 155058 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 155062 reg_file[20][8]
.sym 155063 reg_file[16][8]
.sym 155064 instr[15]
.sym 155065 instr[17]
.sym 155066 reg_file[16][8]
.sym 155067 reg_file[20][8]
.sym 155068 instr[20]
.sym 155069 instr[22]
.sym 155090 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 155110 reg_file[13][8]
.sym 155111 reg_file[9][8]
.sym 155112 instr[17]
.sym 155113 instr[15]
.sym 155117 reg_file[10][8]
.sym 155118 reg_file[9][8]
.sym 155119 reg_file[13][8]
.sym 155120 instr[22]
.sym 155121 instr[20]
.sym 155122 reg_file[12][8]
.sym 155123 reg_file[8][8]
.sym 155124 instr[15]
.sym 155125 instr[17]
.sym 155126 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 155130 reg_file[8][8]
.sym 155131 reg_file[12][8]
.sym 155132 instr[20]
.sym 155133 instr[22]
.sym 155134 $abc$36303$new_n4170_
.sym 155135 $abc$36303$new_n4171_
.sym 155136 instr[21]
.sym 155137 instr[24]
.sym 155138 $abc$36303$new_n2580_
.sym 155139 $abc$36303$new_n2581_
.sym 155140 instr[16]
.sym 155141 instr[19]
.sym 155153 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34027
.sym 155157 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$34219
.sym 155158 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 155174 reg_file[15][14]
.sym 155175 reg_file[11][14]
.sym 155176 instr[17]
.sym 155177 instr[15]
.sym 155178 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 155182 $abc$36303$new_n3532_
.sym 155183 $abc$36303$new_n3533_
.sym 155184 instr[21]
.sym 155190 reg_file[14][14]
.sym 155191 reg_file[10][14]
.sym 155192 instr[15]
.sym 155193 instr[17]
.sym 155194 $abc$36303$new_n2746_
.sym 155195 $abc$36303$new_n2747_
.sym 155196 instr[16]
.sym 155198 reg_file[10][14]
.sym 155199 reg_file[14][14]
.sym 155200 instr[20]
.sym 155201 instr[22]
.sym 155202 reg_file[11][14]
.sym 155203 reg_file[15][14]
.sym 155204 instr[22]
.sym 155205 instr[20]
.sym 155206 reg_file[9][14]
.sym 155207 reg_file[13][14]
.sym 155208 instr[22]
.sym 155209 instr[20]
.sym 155210 reg_file[13][14]
.sym 155211 reg_file[9][14]
.sym 155212 instr[17]
.sym 155213 instr[15]
.sym 155226 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 155230 $abc$36303$new_n3535_
.sym 155231 $abc$36303$new_n3536_
.sym 155232 instr[21]
.sym 155233 instr[24]
.sym 155234 $abc$36303$new_n2749_
.sym 155235 $abc$36303$new_n2750_
.sym 155236 instr[16]
.sym 155237 instr[19]
.sym 155246 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 155254 reg_file[8][14]
.sym 155255 reg_file[12][14]
.sym 155256 instr[20]
.sym 155257 instr[22]
.sym 155266 reg_file[12][14]
.sym 155267 reg_file[8][14]
.sym 155268 instr[15]
.sym 155269 instr[17]
.sym 155270 $abc$36303$new_n5092_
.sym 155271 $abc$36303$new_n5277_
.sym 155272 instr[16]
.sym 155273 instr[19]
.sym 155278 reg_file[13][18]
.sym 155279 reg_file[9][18]
.sym 155280 instr[17]
.sym 155281 instr[15]
.sym 155282 reg_file[16][18]
.sym 155283 reg_file[20][18]
.sym 155284 instr[20]
.sym 155285 instr[22]
.sym 155286 reg_file[20][18]
.sym 155287 reg_file[16][18]
.sym 155288 instr[15]
.sym 155289 $abc$36303$new_n5276_
.sym 155294 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 155298 reg_file[9][18]
.sym 155299 reg_file[13][18]
.sym 155300 instr[22]
.sym 155301 instr[20]
.sym 155302 reg_file[18][18]
.sym 155303 reg_file[22][18]
.sym 155304 instr[20]
.sym 155305 instr[22]
.sym 155310 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 155314 reg_file[18][18]
.sym 155315 reg_file[22][18]
.sym 155316 instr[15]
.sym 155317 $abc$36303$new_n5091_
.sym 155318 reg_file[19][18]
.sym 155319 reg_file[23][18]
.sym 155320 instr[15]
.sym 155321 instr[17]
.sym 155326 reg_file[19][18]
.sym 155327 reg_file[23][18]
.sym 155328 instr[22]
.sym 155329 instr[20]
.sym 155330 $abc$36303$new_n3577_
.sym 155331 $abc$36303$new_n3578_
.sym 155332 instr[21]
.sym 155346 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 155370 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 155374 reg_file[11][21]
.sym 155375 reg_file[15][21]
.sym 155376 instr[22]
.sym 155377 instr[20]
.sym 155382 reg_file[15][21]
.sym 155383 reg_file[11][21]
.sym 155384 instr[17]
.sym 155385 instr[15]
.sym 155389 reg_file[1][18]
.sym 155394 $abc$36303$new_n2333_
.sym 155395 $abc$36303$new_n2334_
.sym 155396 instr[16]
.sym 155402 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 155414 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 155418 reg_file[22][21]
.sym 155419 reg_file[18][21]
.sym 155420 instr[15]
.sym 155421 instr[17]
.sym 155426 reg_file[18][21]
.sym 155427 reg_file[22][21]
.sym 155428 instr[20]
.sym 155429 instr[22]
.sym 155430 $abc$36303$new_n3803_
.sym 155431 $abc$36303$new_n3806_
.sym 155432 $abc$36303$new_n3797_
.sym 155433 $abc$36303$new_n3800_
.sym 155434 reg_file[16][21]
.sym 155435 reg_file[20][21]
.sym 155436 instr[22]
.sym 155438 reg_file[17][21]
.sym 155439 reg_file[21][21]
.sym 155440 instr[22]
.sym 155442 $abc$36303$new_n3805_
.sym 155443 $abc$36303$new_n3804_
.sym 155444 instr[23]
.sym 155446 $abc$36303$new_n3799_
.sym 155447 $abc$36303$new_n3798_
.sym 155448 instr[23]
.sym 155449 instr[20]
.sym 155450 reg_file[21][21]
.sym 155451 reg_file[17][21]
.sym 155452 instr[17]
.sym 155453 instr[15]
.sym 155454 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 155462 reg_file[8][21]
.sym 155463 reg_file[12][21]
.sym 155464 instr[20]
.sym 155465 instr[22]
.sym 155466 reg_file[13][21]
.sym 155467 reg_file[9][21]
.sym 155468 instr[17]
.sym 155469 instr[15]
.sym 155470 $abc$36303$new_n2336_
.sym 155471 $abc$36303$new_n2337_
.sym 155472 instr[16]
.sym 155473 instr[19]
.sym 155474 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 155478 $abc$36303$new_n2338_
.sym 155479 $abc$36303$new_n2341_
.sym 155480 $abc$36303$new_n2332_
.sym 155481 $abc$36303$new_n2335_
.sym 155482 reg_file[9][21]
.sym 155483 reg_file[13][21]
.sym 155484 instr[22]
.sym 155485 instr[20]
.sym 155486 $abc$36303$new_n3802_
.sym 155487 $abc$36303$new_n3801_
.sym 155488 instr[23]
.sym 155489 instr[24]
.sym 155490 reg_file[12][21]
.sym 155491 reg_file[8][21]
.sym 155492 instr[15]
.sym 155493 instr[17]
.sym 155494 reg_file[25][21]
.sym 155495 reg_file[29][21]
.sym 155496 instr[22]
.sym 155497 instr[20]
.sym 155498 reg_file[24][21]
.sym 155499 reg_file[28][21]
.sym 155500 instr[20]
.sym 155501 instr[22]
.sym 155502 reg_file[8][28]
.sym 155503 reg_file[12][28]
.sym 155504 instr[20]
.sym 155505 instr[22]
.sym 155506 reg_file[24][21]
.sym 155507 reg_file[28][21]
.sym 155508 instr[15]
.sym 155509 instr[17]
.sym 155510 reg_file[25][21]
.sym 155511 reg_file[29][21]
.sym 155512 instr[17]
.sym 155513 instr[15]
.sym 155514 reg_file[12][28]
.sym 155515 reg_file[8][28]
.sym 155516 instr[15]
.sym 155517 instr[17]
.sym 155518 $abc$36303$new_n2339_
.sym 155519 $abc$36303$new_n2340_
.sym 155520 instr[16]
.sym 155522 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 155526 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 155530 $abc$36303$new_n4225_
.sym 155531 $abc$36303$new_n4224_
.sym 155532 instr[23]
.sym 155533 instr[24]
.sym 155546 reg_file[13][28]
.sym 155547 reg_file[9][28]
.sym 155548 instr[17]
.sym 155549 instr[15]
.sym 155554 reg_file[9][28]
.sym 155555 reg_file[13][28]
.sym 155556 instr[22]
.sym 155557 instr[20]
.sym 155558 reg_file[24][28]
.sym 155559 reg_file[28][28]
.sym 155560 instr[15]
.sym 155561 $abc$36303$new_n4962_
.sym 155566 reg_file[24][28]
.sym 155567 reg_file[28][28]
.sym 155568 instr[20]
.sym 155569 instr[22]
.sym 155570 $abc$36303$new_n4215_
.sym 155571 $abc$36303$new_n4216_
.sym 155572 instr[23]
.sym 155586 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 155594 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 155598 reg_file[25][28]
.sym 155599 reg_file[29][28]
.sym 155600 instr[15]
.sym 155601 instr[17]
.sym 155606 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 155610 reg_file[25][28]
.sym 155611 reg_file[29][28]
.sym 155612 instr[22]
.sym 155613 instr[20]
.sym 155638 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 155674 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 155714 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 155738 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 155750 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 155802 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 155834 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 155854 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 155866 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 155886 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 155898 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 155905 reg_file[11][4]
.sym 155930 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 155934 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 155966 $abc$36303$auto$rtlil.cc:1862:And$2060[12]
.sym 155970 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 155974 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 155989 $0$memwr$\reg_file$rtl/cpu.v:148$179_DATA[31:0]$194[18]
.sym 156006 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 156022 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 156054 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 156074 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 156081 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$33259
.sym 156110 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 156154 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 156170 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 156174 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 156181 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32299
.sym 156206 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 156213 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 156246 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 156266 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 156282 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 156301 instr[21]
.sym 156309 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$31723
.sym 156318 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 156342 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 156366 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 156418 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 156426 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 156430 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 156437 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29227
.sym 156470 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 156486 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 156506 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 156513 reg_file[9][21]
.sym 156526 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 156538 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 156558 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 156586 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 156606 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 156622 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 156734 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 156754 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 156790 $abc$36303$auto$rtlil.cc:1862:And$2060[6]
.sym 156806 $2\o_wb_we[0:0]
.sym 156807 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[4]_new_inv_
.sym 156854 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 156878 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 156902 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 156954 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 156962 $abc$36303$auto$rtlil.cc:1862:And$2060[4]
.sym 156986 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 156998 $abc$36303$auto$rtlil.cc:1862:And$2060[9]
.sym 157034 i_wb_data[26]$SB_IO_IN
.sym 157086 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 157122 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 157141 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$29995
.sym 157170 $abc$36303$auto$rtlil.cc:1862:And$2060[8]
.sym 157194 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 157254 $abc$36303$auto$rtlil.cc:1862:And$2060[14]
.sym 157318 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[21]_new_
.sym 157319 $2\o_wb_we[0:0]
.sym 157322 $2\o_wb_we[0:0]
.sym 157323 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[18]_new_inv_
.sym 157374 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 157398 $2\o_wb_we[0:0]
.sym 157399 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[9]_new_inv_
.sym 157425 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$32107
.sym 157426 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 157442 $abc$36303$auto$rtlil.cc:1862:And$2060[18]
.sym 157446 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 157490 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 157498 $abc$36303$auto$rtlil.cc:1862:And$2060[17]
.sym 157518 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 157566 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 157582 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 157614 $abc$36303$auto$rtlil.cc:1862:And$2060[28]
.sym 157749 $abc$36303$auto$dff2dffe.cc:158:make_patterns_logic$30187
.sym 157874 $2\o_wb_we[0:0]
.sym 157875 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[6]_new_inv_
.sym 158190 $2\o_wb_we[0:0]
.sym 158191 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[8]_new_inv_
.sym 158298 $2\o_wb_we[0:0]
.sym 158299 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[14]_new_inv_
.sym 158474 $2\o_wb_we[0:0]
.sym 158475 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[24]_new_inv_
.sym 158514 $abc$36303$auto$rtlil.cc:1862:And$2060[21]
.sym 158614 $2\o_wb_we[0:0]
.sym 158615 $abc$36303$memrd$\reg_file$rtl/cpu.v:138$223_DATA[28]_new_inv_
.sym 165181 o_wb_sel[1]$SB_IO_OUT
.sym 165217 o_wb_addr[7]$SB_IO_OUT
