<stg><name>top_kernel_Pipeline_VITIS_LOOP_67_5</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %zext_ln69_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln67 = store i7 0, i7 %j_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body33:0 %j = load i7 %j_2

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body33:1 %icmp_ln67 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body33:2 %add_ln67 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body33:3 %br_ln67 = br i1 %icmp_ln67, void %for.body33.split, void %for.end42.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="7">
<![CDATA[
for.body33.split:0 %zext_ln69_1 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body33.split:1 %add_ln69 = add i14 %zext_ln69_read, i14 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="14">
<![CDATA[
for.body33.split:2 %zext_ln69_2 = zext i14 %add_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:3 %A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln69_2

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="7">
<![CDATA[
for.body33.split:4 %trunc_ln67 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body33.split:8 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="14">
<![CDATA[
for.body33.split:10 %a = load i14 %A_1_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.body33.split:15 %switch_ln70 = switch i2 %trunc_ln67, void %arrayidx39.case.3, i2 0, void %arrayidx39.case.0, i2 1, void %arrayidx39.case.1, i2 2, void %arrayidx39.case.2

]]></Node>
<StgValue><ssdm name="switch_ln70"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.exit:12 %store_ln67 = store i7 %add_ln67, i7 %j_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end42.exitStub:0 %p_load6 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end42.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load6

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0">
<![CDATA[
for.end42.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body33.split:5 %specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln68"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body33.split:6 %speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln67"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body33.split:7 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.body33.split:9 %zext_ln67 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="14">
<![CDATA[
for.body33.split:10 %a = load i14 %A_1_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:11 %row_buf_addr = getelementptr i24 %row_buf, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="row_buf_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:12 %row_buf_1_addr = getelementptr i24 %row_buf_1, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="row_buf_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:13 %row_buf_2_addr = getelementptr i24 %row_buf_2, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="row_buf_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body33.split:14 %row_buf_3_addr = getelementptr i24 %row_buf_3, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="row_buf_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="24" op_1_bw="4">
<![CDATA[
arrayidx39.case.2:0 %store_ln70 = store i24 %a, i4 %row_buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.2:1 %br_ln70 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="24" op_1_bw="4">
<![CDATA[
arrayidx39.case.1:0 %store_ln70 = store i24 %a, i4 %row_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.1:1 %br_ln70 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="24" op_1_bw="4">
<![CDATA[
arrayidx39.case.0:0 %store_ln70 = store i24 %a, i4 %row_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.0:1 %br_ln70 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="24" op_1_bw="4">
<![CDATA[
arrayidx39.case.3:0 %store_ln70 = store i24 %a, i4 %row_buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln67" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.case.3:1 %br_ln70 = br void %arrayidx39.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx39.exit:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="24">
<![CDATA[
arrayidx39.exit:1 %sext_ln71 = sext i24 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="24">
<![CDATA[
arrayidx39.exit:2 %sext_ln71_1 = sext i24 %a

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx39.exit:3 %add_ln71 = add i24 %a, i24 %p_load

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx39.exit:4 %add_ln71_1 = add i25 %sext_ln71_1, i25 %sext_ln71

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx39.exit:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln71_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx39.exit:6 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln71, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:7 %xor_ln71 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:8 %and_ln71 = and i1 %tmp_37, i1 %xor_ln71

]]></Node>
<StgValue><ssdm name="and_ln71"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx39.exit:9 %xor_ln71_1 = xor i1 %tmp, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="xor_ln71_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx39.exit:10 %select_ln71 = select i1 %and_ln71, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx39.exit:11 %select_ln71_1 = select i1 %xor_ln71_1, i24 %select_ln71, i24 %add_ln71

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx39.exit:13 %store_ln71 = store i24 %select_ln71_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.exit:14 %br_ln67 = br void %for.body33

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="zext_ln69" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln69"/></StgValue>
</port>
<port id="69" name="A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="row_buf_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="row_buf_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="row_buf_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="row_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="row_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="5">
</dataflow>
<dataflow id="77" from="StgValue_75" to="j_2" fromId="75" toId="6">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i14" to="zext_ln69_read" fromId="78" toId="7">
</dataflow>
<dataflow id="80" from="zext_ln69" to="zext_ln69_read" fromId="68" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln67" fromId="81" toId="8">
</dataflow>
<dataflow id="83" from="j_2" to="store_ln67" fromId="6" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_84" to="store_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="86" from="empty" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="87" from="j_2" to="j" fromId="6" toId="11">
</dataflow>
<dataflow id="88" from="j" to="icmp_ln67" fromId="11" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln67" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="j" to="add_ln67" fromId="11" toId="13">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln67" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="icmp_ln67" to="br_ln67" fromId="12" toId="14">
</dataflow>
<dataflow id="95" from="j" to="zext_ln69_1" fromId="11" toId="15">
</dataflow>
<dataflow id="96" from="zext_ln69_read" to="add_ln69" fromId="7" toId="16">
</dataflow>
<dataflow id="97" from="zext_ln69_1" to="add_ln69" fromId="15" toId="16">
</dataflow>
<dataflow id="98" from="add_ln69" to="zext_ln69_2" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="A_1" to="A_1_addr" fromId="69" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_100" to="A_1_addr" fromId="100" toId="18">
</dataflow>
<dataflow id="102" from="zext_ln69_2" to="A_1_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="103" from="j" to="trunc_ln67" fromId="11" toId="19">
</dataflow>
<dataflow id="105" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln" fromId="104" toId="20">
</dataflow>
<dataflow id="106" from="j" to="lshr_ln" fromId="11" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_107" to="lshr_ln" fromId="107" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_109" to="lshr_ln" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="A_1_addr" to="a" fromId="18" toId="21">
</dataflow>
<dataflow id="112" from="trunc_ln67" to="switch_ln70" fromId="19" toId="22">
</dataflow>
<dataflow id="114" from="StgValue_113" to="switch_ln70" fromId="113" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_115" to="switch_ln70" fromId="115" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_117" to="switch_ln70" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="add_ln67" to="store_ln67" fromId="13" toId="23">
</dataflow>
<dataflow id="120" from="j_2" to="store_ln67" fromId="6" toId="23">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecPipeline" to="specpipeline_ln68" fromId="121" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_75" to="specpipeline_ln68" fromId="75" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specpipeline_ln68" fromId="124" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_124" to="specpipeline_ln68" fromId="124" toId="24">
</dataflow>
<dataflow id="127" from="StgValue_124" to="specpipeline_ln68" fromId="124" toId="24">
</dataflow>
<dataflow id="129" from="empty_0" to="specpipeline_ln68" fromId="128" toId="24">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln67" fromId="130" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_132" to="speclooptripcount_ln67" fromId="132" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_132" to="speclooptripcount_ln67" fromId="132" toId="25">
</dataflow>
<dataflow id="135" from="StgValue_132" to="speclooptripcount_ln67" fromId="132" toId="25">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="136" toId="26">
</dataflow>
<dataflow id="139" from="empty_4" to="specloopname_ln67" fromId="138" toId="26">
</dataflow>
<dataflow id="140" from="lshr_ln" to="zext_ln67" fromId="20" toId="27">
</dataflow>
<dataflow id="141" from="A_1_addr" to="a" fromId="18" toId="28">
</dataflow>
<dataflow id="142" from="row_buf" to="row_buf_addr" fromId="73" toId="29">
</dataflow>
<dataflow id="143" from="StgValue_100" to="row_buf_addr" fromId="100" toId="29">
</dataflow>
<dataflow id="144" from="zext_ln67" to="row_buf_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="145" from="row_buf_1" to="row_buf_1_addr" fromId="72" toId="30">
</dataflow>
<dataflow id="146" from="StgValue_100" to="row_buf_1_addr" fromId="100" toId="30">
</dataflow>
<dataflow id="147" from="zext_ln67" to="row_buf_1_addr" fromId="27" toId="30">
</dataflow>
<dataflow id="148" from="row_buf_2" to="row_buf_2_addr" fromId="71" toId="31">
</dataflow>
<dataflow id="149" from="StgValue_100" to="row_buf_2_addr" fromId="100" toId="31">
</dataflow>
<dataflow id="150" from="zext_ln67" to="row_buf_2_addr" fromId="27" toId="31">
</dataflow>
<dataflow id="151" from="row_buf_3" to="row_buf_3_addr" fromId="70" toId="32">
</dataflow>
<dataflow id="152" from="StgValue_100" to="row_buf_3_addr" fromId="100" toId="32">
</dataflow>
<dataflow id="153" from="zext_ln67" to="row_buf_3_addr" fromId="27" toId="32">
</dataflow>
<dataflow id="154" from="a" to="store_ln70" fromId="28" toId="33">
</dataflow>
<dataflow id="155" from="row_buf_2_addr" to="store_ln70" fromId="31" toId="33">
</dataflow>
<dataflow id="156" from="a" to="store_ln70" fromId="28" toId="35">
</dataflow>
<dataflow id="157" from="row_buf_1_addr" to="store_ln70" fromId="30" toId="35">
</dataflow>
<dataflow id="158" from="a" to="store_ln70" fromId="28" toId="37">
</dataflow>
<dataflow id="159" from="row_buf_addr" to="store_ln70" fromId="29" toId="37">
</dataflow>
<dataflow id="160" from="a" to="store_ln70" fromId="28" toId="39">
</dataflow>
<dataflow id="161" from="row_buf_3_addr" to="store_ln70" fromId="32" toId="39">
</dataflow>
<dataflow id="162" from="empty" to="p_load" fromId="5" toId="41">
</dataflow>
<dataflow id="163" from="p_load" to="sext_ln71" fromId="41" toId="42">
</dataflow>
<dataflow id="164" from="a" to="sext_ln71_1" fromId="28" toId="43">
</dataflow>
<dataflow id="165" from="a" to="add_ln71" fromId="28" toId="44">
</dataflow>
<dataflow id="166" from="p_load" to="add_ln71" fromId="41" toId="44">
</dataflow>
<dataflow id="167" from="sext_ln71_1" to="add_ln71_1" fromId="43" toId="45">
</dataflow>
<dataflow id="168" from="sext_ln71" to="add_ln71_1" fromId="42" toId="45">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp" fromId="169" toId="46">
</dataflow>
<dataflow id="171" from="add_ln71_1" to="tmp" fromId="45" toId="46">
</dataflow>
<dataflow id="173" from="StgValue_172" to="tmp" fromId="172" toId="46">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_37" fromId="174" toId="47">
</dataflow>
<dataflow id="176" from="add_ln71" to="tmp_37" fromId="44" toId="47">
</dataflow>
<dataflow id="178" from="StgValue_177" to="tmp_37" fromId="177" toId="47">
</dataflow>
<dataflow id="179" from="tmp" to="xor_ln71" fromId="46" toId="48">
</dataflow>
<dataflow id="181" from="StgValue_180" to="xor_ln71" fromId="180" toId="48">
</dataflow>
<dataflow id="182" from="tmp_37" to="and_ln71" fromId="47" toId="49">
</dataflow>
<dataflow id="183" from="xor_ln71" to="and_ln71" fromId="48" toId="49">
</dataflow>
<dataflow id="184" from="tmp" to="xor_ln71_1" fromId="46" toId="50">
</dataflow>
<dataflow id="185" from="tmp_37" to="xor_ln71_1" fromId="47" toId="50">
</dataflow>
<dataflow id="186" from="and_ln71" to="select_ln71" fromId="49" toId="51">
</dataflow>
<dataflow id="188" from="StgValue_187" to="select_ln71" fromId="187" toId="51">
</dataflow>
<dataflow id="190" from="StgValue_189" to="select_ln71" fromId="189" toId="51">
</dataflow>
<dataflow id="191" from="xor_ln71_1" to="select_ln71_1" fromId="50" toId="52">
</dataflow>
<dataflow id="192" from="select_ln71" to="select_ln71_1" fromId="51" toId="52">
</dataflow>
<dataflow id="193" from="add_ln71" to="select_ln71_1" fromId="44" toId="52">
</dataflow>
<dataflow id="194" from="select_ln71_1" to="store_ln71" fromId="52" toId="53">
</dataflow>
<dataflow id="195" from="empty" to="store_ln71" fromId="5" toId="53">
</dataflow>
<dataflow id="196" from="empty" to="p_load6" fromId="5" toId="55">
</dataflow>
<dataflow id="198" from="_ssdm_op_Write.ap_auto.i24P0A" to="write_ln0" fromId="197" toId="56">
</dataflow>
<dataflow id="199" from="p_out" to="write_ln0" fromId="74" toId="56">
</dataflow>
<dataflow id="200" from="p_load6" to="write_ln0" fromId="55" toId="56">
</dataflow>
<dataflow id="201" from="icmp_ln67" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="202" from="trunc_ln67" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
