Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 25 00:46:36 2019
| Host         : LAPTOP-IJ2NHTNA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_design_control_sets_placed.rpt
| Design       : top_design
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            4 |
|     14 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |              64 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             126 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------------------------------------------------------+------------------------+------------------+----------------+
|      Clock Signal      |                                         Enable Signal                                        |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------------------------------------------------------------+------------------------+------------------+----------------+
|  counter1_reg__0[9]    |                                                                                              | Select_out[7]_i_1_n_0  |                2 |              4 |
|  counter1_reg__0[9]    |                                                                                              | scan_cnt[0]_i_1_n_0    |                1 |              4 |
|  counter1_reg__0[9]    |                                                                                              | scan_cnt[0]            |                1 |              4 |
|  counter1_reg__0[9]    |                                                                                              | scan_cnt[2]            |                1 |              4 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/E[0]                                                                             | cpu/mcu/mmw/SS[0]      |                4 |             14 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/MAR_reg[0][0]                                                                    | cpu/BR                 |                2 |             16 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/PC_reg[7]_0[0]                                                                   | cpu/BR                 |                2 |             16 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14] | cpu/BR                 |                3 |             16 |
|  counter1_reg__0[9]    |                                                                                              |                        |                7 |             22 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/ACC_reg[0][0]                                                                    |                        |               13 |             32 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/MR_0                                                                             | cpu/mcu/mmw/MR_reg[15] |                4 |             32 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/MBR_reg[0][0]                                                                    |                        |               10 |             32 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]  | cpu/BR                 |                9 |             32 |
|  clk_wiz/inst/clk_out1 |                                                                                              |                        |               11 |             84 |
|  clk_wiz/inst/clk_out1 | cpu/mcu/mmw/MCU_mem_i/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12] |                        |               16 |            128 |
+------------------------+----------------------------------------------------------------------------------------------+------------------------+------------------+----------------+


