{"vcs1":{"timestamp_begin":1684275122.952200395, "rt":1.41, "ut":0.52, "st":0.22}}
{"vcselab":{"timestamp_begin":1684275124.452260789, "rt":1.32, "ut":0.50, "st":0.17}}
{"link":{"timestamp_begin":1684275125.842422733, "rt":0.49, "ut":0.22, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684275122.268167595}
{"VCS_COMP_START_TIME": 1684275122.268167595}
{"VCS_COMP_END_TIME": 1684275127.898390672}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331432}}
{"stitch_vcselab": {"peak_mem": 220992}}
