#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1463a10 .scope module, "flipflop" "flipflop" 2 66;
 .timescale 0 0;
v0x1460e60_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x147e2f0_0 .net "d", 0 0, C4<z>; 0 drivers
v0x147e390_0 .var "q", 0 0;
v0x147e430_0 .net "wrenable", 0 0, C4<z>; 0 drivers
E_0x14519b0 .event posedge, v0x1460e60_0;
S_0x1463b00 .scope module, "testshiftregister" "testshiftregister" 3 7;
 .timescale 0 0;
v0x147eca0_0 .var "clk", 0 0;
v0x147ed40_0 .var "parallelDataIn", 7 0;
v0x147edf0_0 .net "parallelDataOut", 7 0, v0x147e840_0; 1 drivers
v0x147eea0_0 .var "parallelLoad", 0 0;
v0x147ef80_0 .var "peripheralClkEdge", 0 0;
v0x147f030_0 .var "serialDataIn", 0 0;
v0x147f0b0_0 .net "serialDataOut", 0 0, v0x147eb10_0; 1 drivers
S_0x147e4e0 .scope module, "dut" "shiftregister" 3 18, 2 9, S_0x1463b00;
 .timescale 0 0;
P_0x147e5d8 .param/l "width" 2 10, +C4<01000>;
v0x147e6e0_0 .net "clk", 0 0, v0x147eca0_0; 1 drivers
v0x147e7a0_0 .net "parallelDataIn", 7 0, v0x147ed40_0; 1 drivers
v0x147e840_0 .var "parallelDataOut", 7 0;
v0x147e8e0_0 .net "parallelLoad", 0 0, v0x147eea0_0; 1 drivers
v0x147e990_0 .net "peripheralClkEdge", 0 0, v0x147ef80_0; 1 drivers
v0x147ea30_0 .net "serialDataIn", 0 0, v0x147f030_0; 1 drivers
v0x147eb10_0 .var "serialDataOut", 0 0;
v0x147ebb0_0 .var "shiftregistermem", 7 0;
E_0x147e690 .event posedge, v0x147e6e0_0;
    .scope S_0x1463a10;
T_0 ;
    %wait E_0x14519b0;
    %load/v 8, v0x147e430_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x147e2f0_0, 1;
    %set/v v0x147e390_0, 8, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x147e4e0;
T_1 ;
    %wait E_0x147e690;
    %load/v 8, v0x147e8e0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.0, 4;
    %load/v 8, v0x147e7a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x147ebb0_0, 0, 8;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x147ebb0_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 1;
T_1.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x147eb10_0, 0, 8;
    %load/v 8, v0x147ebb0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x147e840_0, 0, 8;
T_1.0 ;
    %load/v 8, v0x147e8e0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %load/v 8, v0x147e990_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.6, 4;
    %load/v 8, v0x147ebb0_0, 1; Only need 1 of 8 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.8, 4;
    %load/x1p 8, v0x147ebb0_0, 1;
    %jmp T_1.9;
T_1.8 ;
    %mov 8, 2, 1;
T_1.9 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 8, v0x147ebb0_0, 1;
    %jmp T_1.11;
T_1.10 ;
    %mov 8, 2, 1;
T_1.11 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.12, 4;
    %load/x1p 8, v0x147ebb0_0, 1;
    %jmp T_1.13;
T_1.12 ;
    %mov 8, 2, 1;
T_1.13 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 4, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 8, v0x147ebb0_0, 1;
    %jmp T_1.15;
T_1.14 ;
    %mov 8, 2, 1;
T_1.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 5, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.16, 4;
    %load/x1p 8, v0x147ebb0_0, 1;
    %jmp T_1.17;
T_1.16 ;
    %mov 8, 2, 1;
T_1.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 6, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.18, 4;
    %load/x1p 8, v0x147ebb0_0, 1;
    %jmp T_1.19;
T_1.18 ;
    %mov 8, 2, 1;
T_1.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 7, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
    %load/v 8, v0x147ea30_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x147ebb0_0, 0, 8;
T_1.6 ;
    %load/v 8, v0x147ebb0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x147e840_0, 0, 8;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1463b00;
T_2 ;
    %set/v v0x147eca0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1463b00;
T_3 ;
    %delay 10, 0;
    %load/v 8, v0x147eca0_0, 1;
    %inv 8, 1;
    %set/v v0x147eca0_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1463b00;
T_4 ;
    %vpi_call 3 32 "$dumpfile", "shiftregister.vcd";
    %vpi_call 3 33 "$dumpvars";
    %vpi_call 3 36 "$display", "PIn? | PDataIn | SDataOut";
    %set/v v0x147eea0_0, 1, 1;
    %movi 8, 31, 8;
    %set/v v0x147ed40_0, 8, 8;
    %delay 20, 0;
    %vpi_call 3 38 "$display", "%b | %b | %b ", v0x147eea0_0, v0x147ed40_0, v0x147f0b0_0;
    %set/v v0x147eea0_0, 1, 1;
    %movi 8, 61, 8;
    %set/v v0x147ed40_0, 8, 8;
    %delay 20, 0;
    %vpi_call 3 40 "$display", "%b | %b | %b", v0x147eea0_0, v0x147ed40_0, v0x147f0b0_0;
    %set/v v0x147eea0_0, 1, 1;
    %movi 8, 158, 8;
    %set/v v0x147ed40_0, 8, 8;
    %delay 20, 0;
    %vpi_call 3 42 "$display", "%b | %b | %b", v0x147eea0_0, v0x147ed40_0, v0x147f0b0_0;
    %vpi_call 3 46 "$display", "PIn? | PClock| SDataIn | PDataOut";
    %set/v v0x147eea0_0, 0, 1;
    %set/v v0x147ef80_0, 1, 1;
    %set/v v0x147f030_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 48 "$display", "%b    |    %b | \011%b \011| %b ", v0x147eea0_0, v0x147ef80_0, v0x147f030_0, v0x147edf0_0;
    %set/v v0x147eea0_0, 0, 1;
    %set/v v0x147ef80_0, 0, 1;
    %set/v v0x147f030_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 50 "$display", "%b    |    %b | \011%b \011| %b ", v0x147eea0_0, v0x147ef80_0, v0x147f030_0, v0x147edf0_0;
    %set/v v0x147eea0_0, 0, 1;
    %set/v v0x147ef80_0, 1, 1;
    %set/v v0x147f030_0, 0, 1;
    %delay 20, 0;
    %vpi_call 3 52 "$display", "%b    |    %b | \011%b\011| %b ", v0x147eea0_0, v0x147ef80_0, v0x147f030_0, v0x147edf0_0;
    %set/v v0x147eea0_0, 0, 1;
    %set/v v0x147ef80_0, 0, 1;
    %set/v v0x147f030_0, 0, 1;
    %delay 20, 0;
    %vpi_call 3 54 "$display", "%b    |    %b | \011%b\011| %b ", v0x147eea0_0, v0x147ef80_0, v0x147f030_0, v0x147edf0_0;
    %set/v v0x147eea0_0, 0, 1;
    %set/v v0x147ef80_0, 1, 1;
    %set/v v0x147f030_0, 0, 1;
    %delay 20, 0;
    %vpi_call 3 56 "$display", "%b    |    %b | \011%b\011| %b ", v0x147eea0_0, v0x147ef80_0, v0x147f030_0, v0x147edf0_0;
    %vpi_call 3 59 "$finish";
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./shiftregister.v";
    "shiftregister.t.v";
