{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547720407734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547720407735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 18:20:07 2019 " "Processing started: Thu Jan 17 18:20:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547720407735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547720407735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_audio_sd -c top_audio_sd " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_audio_sd -c top_audio_sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547720407735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1547720408013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/wm8978/wm8978_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/wm8978/wm8978_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wm8978_ctrl " "Found entity 1: wm8978_ctrl" {  } { { "../rtl/wm8978/wm8978_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/wm8978_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/wm8978/wm8978_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/wm8978/wm8978_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 wm8978_config " "Found entity 1: wm8978_config" {  } { { "../rtl/wm8978/wm8978_config.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/wm8978_config.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WL wl i2c_reg_cfg.v(23) " "Verilog HDL Declaration information at i2c_reg_cfg.v(23): object \"WL\" differs only in case from object \"wl\" in the same scope" {  } { { "../rtl/wm8978/i2c_reg_cfg.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_reg_cfg.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547720408067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/wm8978/i2c_reg_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/wm8978/i2c_reg_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_reg_cfg " "Found entity 1: i2c_reg_cfg" {  } { { "../rtl/wm8978/i2c_reg_cfg.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_reg_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/wm8978/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/wm8978/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/wm8978/i2c_dri.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/wm8978/audio_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/wm8978/audio_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_send " "Found entity 1: audio_send" {  } { { "../rtl/wm8978/audio_send.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/audio_send.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/wm8978/audio_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/wm8978/audio_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_receive " "Found entity 1: audio_receive" {  } { { "../rtl/wm8978/audio_receive.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/audio_receive.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/top_audio_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/top_audio_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_audio_sd " "Found entity 1: top_audio_sd" {  } { { "../rtl/top_audio_sd.v" "" { Text "E:/Verilog/top_audio_sd/rtl/top_audio_sd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/sd/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/sd/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "../rtl/sd/sd_write.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_write.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/sd/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/sd/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "../rtl/sd/sd_read.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_read.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/sd/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/sd/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "../rtl/sd/sd_init.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_init.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/sd/sd_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/sd/sd_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl_top " "Found entity 1: sd_ctrl_top" {  } { { "../rtl/sd/sd_ctrl_top.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_ctrl_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/top_audio_sd/rtl/audio_sd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/top_audio_sd/rtl/audio_sd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sd_ctrl " "Found entity 1: audio_sd_ctrl" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "E:/Verilog/top_audio_sd/par/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "E:/Verilog/top_audio_sd/par/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_audio_sd " "Elaborating entity \"top_audio_sd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547720408142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/top_audio_sd.v" "u_pll_clk" { Text "E:/Verilog/top_audio_sd/rtl/top_audio_sd.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "altpll_component" { Text "E:/Verilog/top_audio_sd/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "" { Text "E:/Verilog/top_audio_sd/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547720408194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10000 " "Parameter \"clk1_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 6 " "Parameter \"clk2_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408195 ""}  } { { "ipcore/pll_clk.v" "" { Text "E:/Verilog/top_audio_sd/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547720408195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/Verilog/top_audio_sd/par/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl_top sd_ctrl_top:u_sd_ctrl_top " "Elaborating entity \"sd_ctrl_top\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\"" {  } { { "../rtl/top_audio_sd.v" "u_sd_ctrl_top" { Text "E:/Verilog/top_audio_sd/rtl/top_audio_sd.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init " "Elaborating entity \"sd_init\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\"" {  } { { "../rtl/sd/sd_ctrl_top.v" "u_sd_init" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_ctrl_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write " "Elaborating entity \"sd_write\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write\"" {  } { { "../rtl/sd/sd_ctrl_top.v" "u_sd_write" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_ctrl_top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read " "Elaborating entity \"sd_read\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read\"" {  } { { "../rtl/sd/sd_ctrl_top.v" "u_sd_read" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_ctrl_top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:u_fifo\"" {  } { { "../rtl/top_audio_sd.v" "u_fifo" { Text "E:/Verilog/top_audio_sd/rtl/top_audio_sd.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "ipcore/fifo.v" "dcfifo_component" { Text "E:/Verilog/top_audio_sd/par/ipcore/fifo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "ipcore/fifo.v" "" { Text "E:/Verilog/top_audio_sd/par/ipcore/fifo.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:u_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:u_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408349 ""}  } { { "ipcore/fifo.v" "" { Text "E:/Verilog/top_audio_sd/par/ipcore/fifo.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547720408349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s3f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s3f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s3f1 " "Found entity 1: dcfifo_s3f1" {  } { { "db/dcfifo_s3f1.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s3f1 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated " "Elaborating entity \"dcfifo_s3f1\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_s3f1.tdf" "wrptr_g_gray2bin" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_s3f1.tdf" "rdptr_g1p" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_s3f1.tdf" "wrptr_g1p" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q211 " "Found entity 1: altsyncram_q211" {  } { { "db/altsyncram_q211.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/altsyncram_q211.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q211 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|altsyncram_q211:fifo_ram " "Elaborating entity \"altsyncram_q211\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|altsyncram_q211:fifo_ram\"" {  } { { "db/dcfifo_s3f1.tdf" "fifo_ram" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\"" {  } { { "db/dcfifo_s3f1.tdf" "rs_dgwp" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe12" { Text "E:/Verilog/top_audio_sd/par/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|dffpipe_a09:ws_brp " "Elaborating entity \"dffpipe_a09\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|dffpipe_a09:ws_brp\"" {  } { { "db/dcfifo_s3f1.tdf" "ws_brp" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\"" {  } { { "db/dcfifo_s3f1.tdf" "ws_dgrp" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe16 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe16\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe16" { Text "E:/Verilog/top_audio_sd/par/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "E:/Verilog/top_audio_sd/par/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547720408751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547720408751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_s3f1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_s3f1.tdf" "rdempty_eq_comp" { Text "E:/Verilog/top_audio_sd/par/db/dcfifo_s3f1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8978_ctrl wm8978_ctrl:u_wm8978 " "Elaborating entity \"wm8978_ctrl\" for hierarchy \"wm8978_ctrl:u_wm8978\"" {  } { { "../rtl/top_audio_sd.v" "u_wm8978" { Text "E:/Verilog/top_audio_sd/rtl/top_audio_sd.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8978_config wm8978_ctrl:u_wm8978\|wm8978_config:u_wm8978_config " "Elaborating entity \"wm8978_config\" for hierarchy \"wm8978_ctrl:u_wm8978\|wm8978_config:u_wm8978_config\"" {  } { { "../rtl/wm8978/wm8978_ctrl.v" "u_wm8978_config" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/wm8978_ctrl.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri wm8978_ctrl:u_wm8978\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"wm8978_ctrl:u_wm8978\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\"" {  } { { "../rtl/wm8978/wm8978_config.v" "u_i2c_dri" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/wm8978_config.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/wm8978/i2c_dri.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547720408761 "|top_audio_sd|wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_reg_cfg wm8978_ctrl:u_wm8978\|wm8978_config:u_wm8978_config\|i2c_reg_cfg:u_i2c_reg_cfg " "Elaborating entity \"i2c_reg_cfg\" for hierarchy \"wm8978_ctrl:u_wm8978\|wm8978_config:u_wm8978_config\|i2c_reg_cfg:u_i2c_reg_cfg\"" {  } { { "../rtl/wm8978/wm8978_config.v" "u_i2c_reg_cfg" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/wm8978_config.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_receive wm8978_ctrl:u_wm8978\|audio_receive:u_audio_receive " "Elaborating entity \"audio_receive\" for hierarchy \"wm8978_ctrl:u_wm8978\|audio_receive:u_audio_receive\"" {  } { { "../rtl/wm8978/wm8978_ctrl.v" "u_audio_receive" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/wm8978_ctrl.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_send wm8978_ctrl:u_wm8978\|audio_send:u_audio_send " "Elaborating entity \"audio_send\" for hierarchy \"wm8978_ctrl:u_wm8978\|audio_send:u_audio_send\"" {  } { { "../rtl/wm8978/wm8978_ctrl.v" "u_audio_send" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/wm8978_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sd_ctrl audio_sd_ctrl:u_audio_sd_ctrl " "Elaborating entity \"audio_sd_ctrl\" for hierarchy \"audio_sd_ctrl:u_audio_sd_ctrl\"" {  } { { "../rtl/top_audio_sd.v" "u_audio_sd_ctrl" { Text "E:/Verilog/top_audio_sd/rtl/top_audio_sd.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547720408769 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dac_data audio_sd_ctrl.v(58) " "Verilog HDL Always Construct warning at audio_sd_ctrl.v(58): inferring latch(es) for variable \"dac_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1547720408769 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[16\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[16\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[17\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[17\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[18\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[18\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[19\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[19\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[20\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[20\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[21\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[21\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[22\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[22\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[23\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[23\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[24\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[24\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[25\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[25\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408773 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[26\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[26\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408774 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[27\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[27\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408774 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[28\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[28\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408774 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[29\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[29\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408774 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[30\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[30\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408774 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dac_data\[31\] audio_sd_ctrl.v(58) " "Inferred latch for \"dac_data\[31\]\" at audio_sd_ctrl.v(58)" {  } { { "../rtl/audio_sd_ctrl.v" "" { Text "E:/Verilog/top_audio_sd/rtl/audio_sd_ctrl.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547720408774 "|top_audio_sd|audio_sd_ctrl:u_audio_sd_ctrl"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1547720409912 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/wm8978/i2c_dri.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_dri.v" 40 -1 0 } } { "../rtl/sd/sd_init.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_init.v" 29 -1 0 } } { "../rtl/sd/sd_read.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_read.v" 29 -1 0 } } { "../rtl/sd/sd_init.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_init.v" 28 -1 0 } } { "../rtl/sd/sd_read.v" "" { Text "E:/Verilog/top_audio_sd/rtl/sd/sd_read.v" 28 -1 0 } } { "../rtl/wm8978/i2c_dri.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_dri.v" 45 -1 0 } } { "../rtl/wm8978/i2c_dri.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_dri.v" 59 -1 0 } } { "../rtl/wm8978/i2c_dri.v" "" { Text "E:/Verilog/top_audio_sd/rtl/wm8978/i2c_dri.v" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1547720409937 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1547720409938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1547720410334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 " "109 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1547720411026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Verilog/top_audio_sd/par/output_files/top_audio_sd.map.smsg " "Generated suppressed messages file E:/Verilog/top_audio_sd/par/output_files/top_audio_sd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1547720411085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547720411208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547720411208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aud_adcdat " "No output dependent on input pin \"aud_adcdat\"" {  } { { "../rtl/top_audio_sd.v" "" { Text "E:/Verilog/top_audio_sd/rtl/top_audio_sd.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547720411312 "|top_audio_sd|aud_adcdat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1547720411312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "790 " "Implemented 790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547720411314 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547720411314 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1547720411314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "760 " "Implemented 760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547720411314 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547720411314 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1547720411314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547720411314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547720411345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 18:20:11 2019 " "Processing ended: Thu Jan 17 18:20:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547720411345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547720411345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547720411345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547720411345 ""}
