{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587493335961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587493335968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 20:22:15 2020 " "Processing started: Tue Apr 21 20:22:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587493335968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493335968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elektroniczny_zamek -c elektroniczny_zamek " "Command: quartus_map --read_settings_files=on --write_settings_files=off elektroniczny_zamek -c elektroniczny_zamek" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493335968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587493336330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587493336330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_2x4-data_flow " "Found design unit 1: dec_2x4-data_flow" {  } { { "dec_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/dec_2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345103 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_2x4 " "Found entity 1: dec_2x4" {  } { { "dec_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/dec_2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493345103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x4-data_flow " "Found design unit 1: mux_2x4-data_flow" {  } { { "mux_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/mux_2x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345104 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x4 " "Found entity 1: mux_2x4" {  } { { "mux_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/mux_2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493345104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_4-data_flow " "Found design unit 1: cnt_4-data_flow" {  } { { "cnt_4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/cnt_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345106 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_4 " "Found entity 1: cnt_4" {  } { { "cnt_4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/cnt_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493345106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic " "Found entity 1: schematic" {  } { { "schematic.bdf" "" { Schematic "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493345108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_lock.vhd 2 0 " "Found 2 design units, including 0 entities, in source file digit_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_lock " "Found design unit 1: digit_lock" {  } { { "digit_lock.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/digit_lock.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345109 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 digit_lock-body " "Found design unit 2: digit_lock-body" {  } { { "digit_lock.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/digit_lock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587493345109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493345109 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "digit_lock " "Top-level design entity \"digit_lock\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1587493345153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587493345315 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 21 20:22:25 2020 " "Processing ended: Tue Apr 21 20:22:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587493345315 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587493345315 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587493345315 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587493345315 ""}
