Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5ef46cd952447f8a2f2e358a33b9f09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DebouncerSim_behav xil_defaultlib.DebouncerSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [C:/Users/bucks/Downloads/Telegram Desktop/MODS.xpr/MODS/MODS.srcs/sim_1/new/DebouncerSim.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debouncer
Compiling module xil_defaultlib.DebouncerSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DebouncerSim_behav
