<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p841" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_841{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_841{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_841{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_841{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_841{left:214px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_841{left:300px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t7_841{left:76px;bottom:1063px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t8_841{left:126px;bottom:1063px;letter-spacing:-0.14px;}
#t9_841{left:203px;bottom:1063px;letter-spacing:-0.12px;}
#ta_841{left:91px;bottom:1039px;}
#tb_841{left:126px;bottom:1039px;letter-spacing:-0.09px;}
#tc_841{left:203px;bottom:1039px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#td_841{left:378px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_841{left:91px;bottom:1014px;}
#tf_841{left:126px;bottom:1014px;letter-spacing:-0.13px;}
#tg_841{left:203px;bottom:1014px;letter-spacing:-0.14px;}
#th_841{left:421px;bottom:1014px;letter-spacing:-0.12px;}
#ti_841{left:203px;bottom:998px;letter-spacing:-0.11px;}
#tj_841{left:203px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_841{left:91px;bottom:956px;}
#tl_841{left:126px;bottom:956px;letter-spacing:-0.08px;}
#tm_841{left:203px;bottom:956px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tn_841{left:348px;bottom:956px;letter-spacing:-0.11px;}
#to_841{left:203px;bottom:940px;letter-spacing:-0.12px;}
#tp_841{left:91px;bottom:915px;}
#tq_841{left:126px;bottom:915px;letter-spacing:-0.09px;}
#tr_841{left:203px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.05px;}
#ts_841{left:335px;bottom:915px;letter-spacing:-0.11px;}
#tt_841{left:203px;bottom:898px;letter-spacing:-0.11px;}
#tu_841{left:203px;bottom:881px;letter-spacing:-0.12px;}
#tv_841{left:91px;bottom:857px;}
#tw_841{left:126px;bottom:857px;letter-spacing:-0.09px;}
#tx_841{left:203px;bottom:857px;letter-spacing:-0.14px;word-spacing:0.06px;}
#ty_841{left:336px;bottom:857px;letter-spacing:-0.11px;}
#tz_841{left:91px;bottom:833px;}
#t10_841{left:126px;bottom:833px;letter-spacing:-0.14px;}
#t11_841{left:203px;bottom:833px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_841{left:563px;bottom:833px;letter-spacing:-0.12px;}
#t13_841{left:203px;bottom:816px;letter-spacing:-0.12px;}
#t14_841{left:91px;bottom:791px;}
#t15_841{left:126px;bottom:791px;letter-spacing:-0.09px;}
#t16_841{left:203px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t17_841{left:380px;bottom:791px;letter-spacing:-0.12px;}
#t18_841{left:203px;bottom:774px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t19_841{left:203px;bottom:758px;letter-spacing:-0.11px;}
#t1a_841{left:91px;bottom:733px;}
#t1b_841{left:126px;bottom:733px;letter-spacing:-0.13px;}
#t1c_841{left:203px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1d_841{left:366px;bottom:733px;letter-spacing:-0.11px;}
#t1e_841{left:203px;bottom:716px;letter-spacing:-0.11px;}
#t1f_841{left:203px;bottom:700px;letter-spacing:-0.12px;}
#t1g_841{left:203px;bottom:683px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t1h_841{left:91px;bottom:658px;}
#t1i_841{left:126px;bottom:658px;letter-spacing:-0.09px;}
#t1j_841{left:203px;bottom:658px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1k_841{left:358px;bottom:658px;letter-spacing:-0.11px;}
#t1l_841{left:203px;bottom:642px;letter-spacing:-0.11px;}
#t1m_841{left:91px;bottom:617px;}
#t1n_841{left:126px;bottom:617px;letter-spacing:-0.08px;}
#t1o_841{left:203px;bottom:617px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1p_841{left:289px;bottom:617px;letter-spacing:-0.12px;}
#t1q_841{left:203px;bottom:600px;letter-spacing:-0.12px;}
#t1r_841{left:203px;bottom:584px;letter-spacing:-0.11px;}
#t1s_841{left:87px;bottom:559px;letter-spacing:-0.12px;}
#t1t_841{left:126px;bottom:559px;letter-spacing:-0.11px;}
#t1u_841{left:203px;bottom:559px;letter-spacing:-0.11px;}
#t1v_841{left:87px;bottom:535px;letter-spacing:-0.11px;}
#t1w_841{left:126px;bottom:535px;letter-spacing:-0.12px;}
#t1x_841{left:203px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1y_841{left:433px;bottom:535px;letter-spacing:-0.12px;}
#t1z_841{left:87px;bottom:510px;letter-spacing:-0.09px;}
#t20_841{left:126px;bottom:510px;letter-spacing:-0.11px;}
#t21_841{left:203px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.1px;}
#t22_841{left:399px;bottom:510px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t23_841{left:203px;bottom:493px;letter-spacing:-0.12px;}
#t24_841{left:203px;bottom:477px;letter-spacing:-0.11px;}
#t25_841{left:87px;bottom:452px;letter-spacing:-0.08px;}
#t26_841{left:126px;bottom:452px;letter-spacing:-0.09px;}
#t27_841{left:203px;bottom:452px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t28_841{left:303px;bottom:452px;letter-spacing:-0.1px;word-spacing:-0.15px;}
#t29_841{left:203px;bottom:435px;letter-spacing:-0.11px;}
#t2a_841{left:87px;bottom:411px;letter-spacing:-0.06px;}
#t2b_841{left:126px;bottom:411px;letter-spacing:-0.13px;}
#t2c_841{left:203px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2d_841{left:381px;bottom:411px;letter-spacing:-0.11px;}
#t2e_841{left:203px;bottom:394px;letter-spacing:-0.12px;}
#t2f_841{left:203px;bottom:377px;letter-spacing:-0.12px;}
#t2g_841{left:87px;bottom:353px;letter-spacing:-0.07px;}
#t2h_841{left:126px;bottom:353px;letter-spacing:-0.13px;}
#t2i_841{left:203px;bottom:353px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2j_841{left:393px;bottom:353px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2k_841{left:203px;bottom:336px;letter-spacing:-0.12px;}
#t2l_841{left:87px;bottom:312px;letter-spacing:-0.1px;}
#t2m_841{left:126px;bottom:312px;letter-spacing:-0.11px;}
#t2n_841{left:203px;bottom:312px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2o_841{left:339px;bottom:312px;letter-spacing:-0.12px;}
#t2p_841{left:203px;bottom:295px;letter-spacing:-0.11px;}
#t2q_841{left:203px;bottom:278px;letter-spacing:-0.12px;}
#t2r_841{left:87px;bottom:254px;letter-spacing:-0.09px;}
#t2s_841{left:126px;bottom:254px;letter-spacing:-0.12px;}
#t2t_841{left:203px;bottom:254px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#t2u_841{left:375px;bottom:254px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t2v_841{left:203px;bottom:237px;letter-spacing:-0.11px;}
#t2w_841{left:203px;bottom:220px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t2x_841{left:203px;bottom:203px;letter-spacing:-0.1px;}
#t2y_841{left:87px;bottom:179px;letter-spacing:-0.1px;}
#t2z_841{left:126px;bottom:179px;letter-spacing:-0.11px;}
#t30_841{left:203px;bottom:179px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t31_841{left:361px;bottom:179px;letter-spacing:-0.11px;}
#t32_841{left:203px;bottom:162px;letter-spacing:-0.11px;}
#t33_841{left:87px;bottom:137px;letter-spacing:-0.08px;}
#t34_841{left:126px;bottom:137px;letter-spacing:-0.14px;}
#t35_841{left:203px;bottom:137px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t36_841{left:336px;bottom:137px;letter-spacing:-0.12px;}
#t37_841{left:87px;bottom:113px;letter-spacing:-0.17px;}
#t38_841{left:126px;bottom:113px;letter-spacing:-0.12px;}
#t39_841{left:203px;bottom:113px;letter-spacing:-0.13px;}

.s1_841{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_841{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_841{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_841{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_841{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts841" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg841Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg841" style="-webkit-user-select: none;"><object width="935" height="1210" data="841/841.svg" type="image/svg+xml" id="pdf841" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_841" class="t s1_841">CPUIDâ€”CPU Identification </span>
<span id="t2_841" class="t s2_841">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_841" class="t s1_841">Vol. 2A </span><span id="t4_841" class="t s1_841">3-245 </span>
<span id="t5_841" class="t s3_841">Table 3-11. </span><span id="t6_841" class="t s3_841">More on Feature Information Returned in the EDX Register </span>
<span id="t7_841" class="t s4_841">Bit # </span><span id="t8_841" class="t s4_841">Mnemonic </span><span id="t9_841" class="t s4_841">Description </span>
<span id="ta_841" class="t s5_841">0 </span><span id="tb_841" class="t s5_841">FPU </span><span id="tc_841" class="t s4_841">Floating-Point Unit On-Chip. </span><span id="td_841" class="t s5_841">The processor contains an x87 FPU. </span>
<span id="te_841" class="t s5_841">1 </span><span id="tf_841" class="t s5_841">VME </span><span id="tg_841" class="t s4_841">Virtual 8086 Mode Enhancements. </span><span id="th_841" class="t s5_841">Virtual 8086 mode enhancements, including CR4.VME for controlling the </span>
<span id="ti_841" class="t s5_841">feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS </span>
<span id="tj_841" class="t s5_841">with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags. </span>
<span id="tk_841" class="t s5_841">2 </span><span id="tl_841" class="t s5_841">DE </span><span id="tm_841" class="t s4_841">Debugging Extensions. </span><span id="tn_841" class="t s5_841">Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional </span>
<span id="to_841" class="t s5_841">trapping of accesses to DR4 and DR5. </span>
<span id="tp_841" class="t s5_841">3 </span><span id="tq_841" class="t s5_841">PSE </span><span id="tr_841" class="t s4_841">Page Size Extension. </span><span id="ts_841" class="t s5_841">Large pages of size 4 MByte are supported, including CR4.PSE for controlling the </span>
<span id="tt_841" class="t s5_841">feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and </span>
<span id="tu_841" class="t s5_841">PTEs. </span>
<span id="tv_841" class="t s5_841">4 </span><span id="tw_841" class="t s5_841">TSC </span><span id="tx_841" class="t s4_841">Time Stamp Counter. </span><span id="ty_841" class="t s5_841">The RDTSC instruction is supported, including CR4.TSD for controlling privilege. </span>
<span id="tz_841" class="t s5_841">5 </span><span id="t10_841" class="t s5_841">MSR </span><span id="t11_841" class="t s4_841">Model Specific Registers RDMSR and WRMSR Instructions. </span><span id="t12_841" class="t s5_841">The RDMSR and WRMSR instructions are </span>
<span id="t13_841" class="t s5_841">supported. Some of the MSRs are implementation dependent. </span>
<span id="t14_841" class="t s5_841">6 </span><span id="t15_841" class="t s5_841">PAE </span><span id="t16_841" class="t s4_841">Physical Address Extension. </span><span id="t17_841" class="t s5_841">Physical addresses greater than 32 bits are supported: extended page table </span>
<span id="t18_841" class="t s5_841">entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of </span>
<span id="t19_841" class="t s5_841">4 Mbyte pages if PAE bit is 1. </span>
<span id="t1a_841" class="t s5_841">7 </span><span id="t1b_841" class="t s5_841">MCE </span><span id="t1c_841" class="t s4_841">Machine Check Exception. </span><span id="t1d_841" class="t s5_841">Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the </span>
<span id="t1e_841" class="t s5_841">feature. This feature does not define the model-specific implementations of machine-check error logging, </span>
<span id="t1f_841" class="t s5_841">reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor </span>
<span id="t1g_841" class="t s5_841">version to do model specific processing of the exception, or test for the presence of the Machine Check feature. </span>
<span id="t1h_841" class="t s5_841">8 </span><span id="t1i_841" class="t s5_841">CX8 </span><span id="t1j_841" class="t s4_841">CMPXCHG8B Instruction. </span><span id="t1k_841" class="t s5_841">The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly </span>
<span id="t1l_841" class="t s5_841">locked and atomic). </span>
<span id="t1m_841" class="t s5_841">9 </span><span id="t1n_841" class="t s5_841">APIC </span><span id="t1o_841" class="t s4_841">APIC On-Chip. </span><span id="t1p_841" class="t s5_841">The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to </span>
<span id="t1q_841" class="t s5_841">memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some </span>
<span id="t1r_841" class="t s5_841">processors permit the APIC to be relocated). </span>
<span id="t1s_841" class="t s5_841">10 </span><span id="t1t_841" class="t s5_841">Reserved </span><span id="t1u_841" class="t s5_841">Reserved </span>
<span id="t1v_841" class="t s5_841">11 </span><span id="t1w_841" class="t s5_841">SEP </span><span id="t1x_841" class="t s4_841">SYSENTER and SYSEXIT Instructions. </span><span id="t1y_841" class="t s5_841">The SYSENTER and SYSEXIT and associated MSRs are supported. </span>
<span id="t1z_841" class="t s5_841">12 </span><span id="t20_841" class="t s5_841">MTRR </span><span id="t21_841" class="t s4_841">Memory Type Range Registers. </span><span id="t22_841" class="t s5_841">MTRRs are supported. The MTRRcap MSR contains feature bits that describe </span>
<span id="t23_841" class="t s5_841">what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are </span>
<span id="t24_841" class="t s5_841">supported. </span>
<span id="t25_841" class="t s5_841">13 </span><span id="t26_841" class="t s5_841">PGE </span><span id="t27_841" class="t s4_841">Page Global Bit. </span><span id="t28_841" class="t s5_841">The global bit is supported in paging-structure entries that map a page, indicating TLB entries </span>
<span id="t29_841" class="t s5_841">that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature. </span>
<span id="t2a_841" class="t s5_841">14 </span><span id="t2b_841" class="t s5_841">MCA </span><span id="t2c_841" class="t s4_841">Machine Check Architecture. </span><span id="t2d_841" class="t s5_841">A value of 1 indicates the Machine Check Architecture of reporting machine </span>
<span id="t2e_841" class="t s5_841">errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting </span>
<span id="t2f_841" class="t s5_841">MSRs are supported. </span>
<span id="t2g_841" class="t s5_841">15 </span><span id="t2h_841" class="t s5_841">CMOV </span><span id="t2i_841" class="t s4_841">Conditional Move Instructions. </span><span id="t2j_841" class="t s5_841">The conditional move instruction CMOV is supported. In addition, if x87 FPU is </span>
<span id="t2k_841" class="t s5_841">present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported </span>
<span id="t2l_841" class="t s5_841">16 </span><span id="t2m_841" class="t s5_841">PAT </span><span id="t2n_841" class="t s4_841">Page Attribute Table. </span><span id="t2o_841" class="t s5_841">Page Attribute Table is supported. This feature augments the Memory Type Range </span>
<span id="t2p_841" class="t s5_841">Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear </span>
<span id="t2q_841" class="t s5_841">address on a 4KB granularity. </span>
<span id="t2r_841" class="t s5_841">17 </span><span id="t2s_841" class="t s5_841">PSE-36 </span><span id="t2t_841" class="t s4_841">36-Bit Page Size Extension. </span><span id="t2u_841" class="t s5_841">4-MByte pages addressing physical memory beyond 4 GBytes are supported with </span>
<span id="t2v_841" class="t s5_841">32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in </span>
<span id="t2w_841" class="t s5_841">bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to </span>
<span id="t2x_841" class="t s5_841">40 bits in size. </span>
<span id="t2y_841" class="t s5_841">18 </span><span id="t2z_841" class="t s5_841">PSN </span><span id="t30_841" class="t s4_841">Processor Serial Number. </span><span id="t31_841" class="t s5_841">The processor supports the 96-bit processor identification number feature and the </span>
<span id="t32_841" class="t s5_841">feature is enabled. </span>
<span id="t33_841" class="t s5_841">19 </span><span id="t34_841" class="t s5_841">CLFSH </span><span id="t35_841" class="t s4_841">CLFLUSH Instruction. </span><span id="t36_841" class="t s5_841">CLFLUSH Instruction is supported. </span>
<span id="t37_841" class="t s5_841">20 </span><span id="t38_841" class="t s5_841">Reserved </span><span id="t39_841" class="t s5_841">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
