Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 14 21:28:51 2021
| Host         : DESKTOP-RDUCD48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.719        0.000                      0                   80        0.203        0.000                      0                   80        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.719        0.000                      0                   80        0.203        0.000                      0                   80        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.890ns (20.771%)  route 3.395ns (79.229%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          1.069     9.237    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.361 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.361    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)        0.079    15.080    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.919ns (21.303%)  route 3.395ns (78.697%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          1.069     9.237    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.153     9.390 r  sl_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000     9.390    sl_ctrl_0/cnt_0/next_count[26]
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)        0.118    15.119    sl_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.792%)  route 3.194ns (78.208%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.868     9.036    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.160 r  sl_ctrl_0/cnt_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.160    sl_ctrl_0/cnt_0/next_count[5]
    SLICE_X12Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.436    14.777    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.077    15.093    sl_ctrl_0/cnt_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.912ns (22.212%)  route 3.194ns (77.788%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.868     9.036    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X12Y22         LUT3 (Prop_lut3_I1_O)        0.146     9.182 r  sl_ctrl_0/cnt_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.182    sl_ctrl_0/cnt_0/next_count[7]
    SLICE_X12Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.436    14.777    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.118    15.134    sl_ctrl_0/cnt_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.890ns (22.017%)  route 3.152ns (77.983%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.826     8.995    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.119 r  sl_ctrl_0/cnt_0/count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.119    sl_ctrl_0/cnt_0/next_count[18]
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[18]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.081    15.080    sl_ctrl_0/cnt_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.916ns (22.516%)  route 3.152ns (77.484%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.826     8.995    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.150     9.145 r  sl_ctrl_0/cnt_0/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.145    sl_ctrl_0/cnt_0/next_count[20]
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.118    15.117    sl_ctrl_0/cnt_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.890ns (22.658%)  route 3.038ns (77.342%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.712     8.880    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.004 r  sl_ctrl_0/cnt_0/count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.004    sl_ctrl_0/cnt_0/next_count[10]
    SLICE_X14Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[10]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.077    15.092    sl_ctrl_0/cnt_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.890ns (22.763%)  route 3.020ns (77.237%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.694     8.862    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X12Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.986 r  sl_ctrl_0/cnt_0/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.986    sl_ctrl_0/cnt_0/next_count[17]
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.433    14.774    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.077    15.076    sl_ctrl_0/cnt_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.890ns (22.758%)  route 3.021ns (77.242%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 f  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.695     8.863    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.987 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     8.987    sl_ctrl_0/next_state__0[1]
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.433    14.774    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.081    15.080    sl_ctrl_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.890ns (22.670%)  route 3.036ns (77.330%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.555     5.076    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  sl_ctrl_0/cnt_0/count_reg[1]/Q
                         net (fo=2, routed)           1.219     6.813    sl_ctrl_0/cnt_0/count[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.937 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9/O
                         net (fo=1, routed)           1.107     8.044    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_9_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3/O
                         net (fo=31, routed)          0.710     8.878    sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.002 r  sl_ctrl_0/cnt_0/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.002    sl_ctrl_0/cnt_0/next_count[11]
    SLICE_X14Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X14Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.081    15.096    sl_ctrl_0/cnt_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  6.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.439    db_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.125     1.706    db_0/DFF[1]
    SLICE_X12Y23         FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.948    db_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.052     1.502    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.553%)  route 0.213ns (50.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  sl_ctrl_0/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.213     1.813    sl_ctrl_0/FSM_sequential_state_reg[0]_0[0]
    SLICE_X14Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.858 r  sl_ctrl_0/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    sl_ctrl_0/next_data[2]
    SLICE_X14Y24         FDRE                                         r  sl_ctrl_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.120     1.589    sl_ctrl_0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sl_ctrl_0/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.198     1.799    sl_ctrl_0/cnt_0/notice_reg
    SLICE_X14Y25         LUT4 (Prop_lut4_I2_O)        0.043     1.842 r  sl_ctrl_0/cnt_0/ack_i_1/O
                         net (fo=1, routed)           0.000     1.842    sl_ctrl_0/next_ack
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.131     1.567    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sl_ctrl_0/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.198     1.799    sl_ctrl_0/cnt_0/notice_reg
    SLICE_X14Y25         LUT4 (Prop_lut4_I3_O)        0.043     1.842 r  sl_ctrl_0/cnt_0/notice_i_1/O
                         net (fo=1, routed)           0.000     1.842    sl_ctrl_0/next_notice
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.131     1.567    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.437    db_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  db_0/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  db_0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.182     1.783    db_0/DFF[2]
    SLICE_X12Y23         FDRE                                         r  db_0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.948    db_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  db_0/DFF_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.063     1.500    db_0/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sl_ctrl_0/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.198     1.799    sl_ctrl_0/cnt_0/notice_reg
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  sl_ctrl_0/cnt_0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.844    sl_ctrl_0/next_state__0[1]
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.121     1.557    sl_ctrl_0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sl_ctrl_0/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.198     1.799    sl_ctrl_0/cnt_0/notice_reg
    SLICE_X14Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.844 r  sl_ctrl_0/cnt_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    sl_ctrl_0/next_state__0[0]
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120     1.556    sl_ctrl_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.212ns (49.446%)  route 0.217ns (50.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    db_0/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.217     1.822    db_0/DFF[0]
    SLICE_X12Y23         LUT5 (Prop_lut5_I1_O)        0.048     1.870 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.870    op_0/pb_one_pulse_reg_1
    SLICE_X12Y23         FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.948    op_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.131     1.581    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.089%)  route 0.217ns (50.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    db_0/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.217     1.822    db_0/DFF[0]
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.867 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.867    op_0/db_rst_n
    SLICE_X12Y23         FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.821     1.948    op_0/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.120     1.570    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.779%)  route 0.229ns (58.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.441    db_0/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.229     1.834    db_0/DFF[0]
    SLICE_X13Y21         FDRE                                         r  db_0/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.951    db_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  db_0/DFF_reg[1]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.061     1.514    db_0/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y21   db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y23   db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y23   db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y23   op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y23   op_0/pb_one_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   sl_ctrl_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   sl_ctrl_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   sl_ctrl_0/ack_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y21   db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   sl_ctrl_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   sl_ctrl_0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   sl_ctrl_0/ack_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   sl_ctrl_0/cnt_0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   sl_ctrl_0/cnt_0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   db_0/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   sl_ctrl_0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   sl_ctrl_0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   sl_ctrl_0/ack_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   sl_ctrl_0/cnt_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   sl_ctrl_0/cnt_0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   sl_ctrl_0/cnt_0/count_reg[18]/C



