// Seed: 3218424256
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 module_0,
    input tri id_3,
    output supply0 id_4
);
  assign id_1 = 1;
  logic [-1 'd0 : 1 'h0] id_6 = id_0;
  assign module_1.id_2 = 0;
  assign id_6 = id_2;
  timeunit 1ps / 1ps;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input uwire id_11
    , id_23,
    input uwire id_12,
    output tri1 id_13,
    inout uwire id_14,
    input wor id_15,
    input uwire id_16,
    input wand id_17,
    input tri0 id_18,
    output wire id_19,
    input wor id_20,
    output logic id_21
);
  always @(posedge id_16 | id_10 | -1 <= id_11) begin : LABEL_0
    id_23 <= 1'b0 + id_11;
    id_21 = -1;
  end
  xor primCall (
      id_3,
      id_4,
      id_2,
      id_5,
      id_20,
      id_7,
      id_12,
      id_10,
      id_15,
      id_23,
      id_14,
      id_6,
      id_16,
      id_9,
      id_18,
      id_17
  );
  module_0 modCall_1 (
      id_20,
      id_0,
      id_11,
      id_10,
      id_3
  );
endmodule
