// Seed: 3238112788
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input supply1 id_2
);
  wire id_4;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output wor id_10
    , id_38,
    output tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input tri0 id_14,
    input wire id_15,
    output wor id_16,
    input wire id_17,
    input wand id_18,
    input tri1 id_19,
    input tri0 id_20,
    input wor id_21,
    output uwire id_22,
    input wand id_23,
    input tri1 id_24,
    input wire id_25,
    input supply0 id_26,
    output tri0 id_27,
    input supply1 id_28,
    output uwire id_29,
    input tri1 id_30,
    input supply1 id_31,
    input tri1 id_32,
    input supply0 id_33,
    input supply1 id_34,
    output supply0 id_35,
    input supply0 id_36
);
  wire id_39;
  wire id_40;
  wire id_41;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_17
  );
  logic id_42;
endmodule
