Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 03:55:12 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_uart_timing_summary_routed.rpt -pb system_uart_timing_summary_routed.pb -rpx system_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : system_uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdd/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rx_handler/cplt_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tx_handler/cplt_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.251        0.000                      0                  154        0.203        0.000                      0                  154        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.251        0.000                      0                  154        0.203        0.000                      0                  154        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.952ns (22.362%)  route 3.305ns (77.638%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.849     9.405    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.952ns (22.362%)  route 3.305ns (77.638%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.849     9.405    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.952ns (22.362%)  route 3.305ns (77.638%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.849     9.405    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.952ns (22.362%)  route 3.305ns (77.638%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.849     9.405    cdd/counter[0]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.846    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[15]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    cdd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.952ns (23.435%)  route 3.110ns (76.565%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.653     9.209    cdd/counter[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    cdd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.952ns (23.435%)  route 3.110ns (76.565%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.653     9.209    cdd/counter[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    cdd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.952ns (23.435%)  route 3.110ns (76.565%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.653     9.209    cdd/counter[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[2]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    cdd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.952ns (23.435%)  route 3.110ns (76.565%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.653     9.209    cdd/counter[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.952ns (23.979%)  route 3.018ns (76.021%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.561     9.117    cdd/counter[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 cdd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.952ns (23.979%)  route 3.018ns (76.021%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.626     5.147    cdd/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  cdd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  cdd/counter_reg[1]/Q
                         net (fo=2, routed)           1.004     6.608    cdd/counter_reg[1]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     6.732 f  cdd/counter[0]_i_6/O
                         net (fo=1, routed)           0.574     7.306    cdd/counter[0]_i_6_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.430 f  cdd/counter[0]_i_5/O
                         net (fo=1, routed)           0.299     7.729    cdd/counter[0]_i_5_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  cdd/counter[0]_i_3/O
                         net (fo=1, routed)           0.579     8.432    cdd/counter[0]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.556 r  cdd/counter[0]_i_1/O
                         net (fo=19, routed)          0.561     9.117    cdd/counter[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.849    cdd/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  cdd/counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    cdd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rx_handler/rx_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.594%)  route 0.127ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    rx_handler/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  rx_handler/rx_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  rx_handler/rx_b_reg[7]/Q
                         net (fo=3, routed)           0.127     1.734    rx_b[7]
    SLICE_X64Y23         FDRE                                         r  rdata_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_rx_reg[7]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.052     1.531    rdata_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rx_handler/rx_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.788%)  route 0.181ns (56.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.582     1.465    rx_handler/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  rx_handler/rx_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  rx_handler/rx_b_reg[5]/Q
                         net (fo=4, routed)           0.181     1.787    rx_b[5]
    SLICE_X64Y23         FDRE                                         r  rdata_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_rx_reg[5]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.075     1.575    rdata_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tx_handler/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_handler/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.695%)  route 0.099ns (30.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.559     1.442    tx_handler/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  tx_handler/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  tx_handler/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=12, routed)          0.099     1.669    tx_handler/state[2]
    SLICE_X57Y20         LUT6 (Prop_lut6_I0_O)        0.099     1.768 r  tx_handler/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    tx_handler/state__0[0]
    SLICE_X57Y20         FDRE                                         r  tx_handler/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.826     1.953    tx_handler/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  tx_handler/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.091     1.533    tx_handler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rx_handler/rx_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.236%)  route 0.178ns (55.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    rx_handler/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  rx_handler/rx_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  rx_handler/rx_b_reg[1]/Q
                         net (fo=8, routed)           0.178     1.785    rx_b[1]
    SLICE_X65Y23         FDRE                                         r  rdata_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  rdata_rx_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.070     1.549    rdata_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cdd/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.011%)  route 0.158ns (45.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    cdd/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  cdd/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  cdd/counter_reg[13]/Q
                         net (fo=3, routed)           0.158     1.768    cdd/counter_reg[13]
    SLICE_X62Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.813 r  cdd/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.813    cdd/clk_out_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  cdd/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.853     1.980    cdd/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  cdd/clk_out_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    cdd/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tx_handler/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_handler/preclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.689%)  route 0.160ns (46.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.556     1.439    tx_handler/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  tx_handler/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  tx_handler/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.160     1.741    tx_handler/state[1]
    SLICE_X55Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.786 r  tx_handler/preclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    tx_handler/preclock_i_1__0_n_0
    SLICE_X55Y20         FDRE                                         r  tx_handler/preclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.826     1.953    tx_handler/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  tx_handler/preclock_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.091     1.545    tx_handler/preclock_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rx_handler/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_handler/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.644%)  route 0.141ns (40.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.587     1.470    rx_handler/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  rx_handler/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  rx_handler/state_reg[0]/Q
                         net (fo=24, routed)          0.141     1.776    rx_handler/state_reg_n_0_[0]
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  rx_handler/clk_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    rx_handler/clk_cnt[3]_i_1__0_n_0
    SLICE_X59Y18         FDSE                                         r  rx_handler/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.855     1.982    rx_handler/clk_IBUF_BUFG
    SLICE_X59Y18         FDSE                                         r  rx_handler/clk_cnt_reg[3]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X59Y18         FDSE (Hold_fdse_C_D)         0.091     1.575    rx_handler/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tx_handler/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_handler/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.312%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.559     1.442    tx_handler/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  tx_handler/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  tx_handler/clk_cnt_reg[8]/Q
                         net (fo=4, routed)           0.137     1.727    tx_handler/clk_cnt_reg[8]
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.099     1.826 r  tx_handler/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.826    tx_handler/clk_cnt[9]
    SLICE_X56Y20         FDRE                                         r  tx_handler/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.826     1.953    tx_handler/clk_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  tx_handler/clk_cnt_reg[9]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.121     1.563    tx_handler/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rx_handler/rx_b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.585     1.468    rx_handler/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  rx_handler/rx_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rx_handler/rx_b_reg[6]/Q
                         net (fo=4, routed)           0.211     1.820    rx_b[6]
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.075     1.556    rdata_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tx_handler/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_handler/idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.046%)  route 0.236ns (55.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.556     1.439    tx_handler/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  tx_handler/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  tx_handler/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.236     1.816    tx_handler/state[1]
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  tx_handler/idx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    tx_handler/idx[1]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  tx_handler/idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.825     1.952    tx_handler/clk_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  tx_handler/idx_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X56Y21         FDRE (Hold_fdre_C_D)         0.120     1.594    tx_handler/idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   rdata_rx_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   rdata_rx_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   rdata_rx_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   rdata_rx_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   rdata_rx_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   rdata_rx_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   rdata_rx_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   rdata_rx_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   rdata_tx_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   rdata_rx_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   rdata_rx_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   rdata_rx_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   rdata_rx_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   rdata_rx_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   rdata_rx_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   rdata_rx_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   rdata_rx_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   rdata_rx_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.476ns (55.773%)  route 3.549ns (44.227%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    main_display/p_1_in
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     1.272 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050     2.321    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     2.473 r  main_display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.281    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.025 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.025    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 4.445ns (55.752%)  route 3.527ns (44.248%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          1.009     1.465    main_display/q_reg_n_0_[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.589 r  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845     2.434    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.152     2.586 r  main_display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.259    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     7.972 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.972    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.440ns (56.014%)  route 3.487ns (43.986%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.860     1.316    main_display/q_reg_n_0_[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     1.440 r  main_display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.753     2.193    main_display/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.153     2.346 r  main_display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.220    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.927 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.927    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.235ns (53.570%)  route 3.671ns (46.430%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.860     1.316    main_display/q_reg_n_0_[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     1.440 r  main_display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.748     2.188    main_display/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.312 r  main_display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     4.375    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.906 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.906    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.233ns (54.613%)  route 3.518ns (45.387%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          1.009     1.465    main_display/q_reg_n_0_[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.589 r  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845     2.434    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.558 r  main_display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.222    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.751 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.751    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.224ns (54.558%)  route 3.518ns (45.442%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.860     1.316    main_display/q_reg_n_0_[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     1.440 f  main_display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.753     2.193    main_display/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.317 r  main_display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.222    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.742 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.742    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.239ns (55.434%)  route 3.408ns (44.566%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    main_display/p_1_in
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.124     1.272 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050     2.321    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.445 r  main_display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.112    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.647 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.647    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 4.319ns (61.265%)  route 2.731ns (38.735%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  main_display/q_reg[1]/Q
                         net (fo=9, routed)           0.703     1.159    main_display/p_1_in
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.152     1.311 r  main_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.028     3.339    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.049 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.049    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.042ns  (logic 4.320ns (61.348%)  route 2.722ns (38.652%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          1.019     1.475    main_display/q_reg_n_0_[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.150     1.625 r  main_display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.703     3.328    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     7.042 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.042    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 4.079ns (58.312%)  route 2.916ns (41.688%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          1.019     1.475    main_display/q_reg_n_0_[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.599 r  main_display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.898     3.496    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.995 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.995    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  x_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  x_reg/Q
                         net (fo=2, routed)           0.185     0.326    led_OBUF[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  x_i_1/O
                         net (fo=1, routed)           0.000     0.371    x_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  x_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_display/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.204     0.345    main_display/q_reg_n_0_[0]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.390 r  main_display/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    main_display/an1
    SLICE_X63Y24         FDRE                                         r  main_display/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_display/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.206     0.347    main_display/q_reg_n_0_[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  main_display/q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    main_display/p_0_in[1]
    SLICE_X63Y24         FDRE                                         r  main_display/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.347ns (81.922%)  route 0.297ns (18.078%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  x_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg/Q
                         net (fo=2, routed)           0.297     0.438    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.644 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.644    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.461ns (70.173%)  route 0.621ns (29.827%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[1]/Q
                         net (fo=9, routed)           0.264     0.405    main_display/p_1_in
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.043     0.448 r  main_display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.805    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     2.083 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.083    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.386ns (65.994%)  route 0.714ns (34.006%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  main_display/q_reg[1]/Q
                         net (fo=9, routed)           0.264     0.405    main_display/p_1_in
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.450 r  main_display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.451     0.900    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.101 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.101    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.469ns (69.650%)  route 0.640ns (30.350%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.204     0.345    main_display/q_reg_n_0_[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.042     0.387 r  main_display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.436     0.823    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.109 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.109    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.455ns (67.470%)  route 0.702ns (32.530%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.206     0.347    main_display/q_reg_n_0_[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.043     0.390 r  main_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.496     0.886    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     2.157 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.157    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.461ns (67.077%)  route 0.717ns (32.923%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[0]/Q
                         net (fo=10, routed)          0.162     0.303    main_display/q_reg_n_0_[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.224     0.572    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.617 r  main_display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.948    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.178 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.178    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.467ns (66.856%)  route 0.727ns (33.144%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  main_display/q_reg[1]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_display/q_reg[1]/Q
                         net (fo=9, routed)           0.192     0.333    main_display/p_1_in
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.378 f  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.201     0.579    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.624 r  main_display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.958    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.194 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.194    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_handler/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsRx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 3.967ns (44.262%)  route 4.995ns (55.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.554     5.075    tx_handler/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  tx_handler/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  tx_handler/tx_serial_reg/Q
                         net (fo=1, routed)           4.995    10.527    RsRx_OBUF
    B18                  OBUF (Prop_obuf_I_O)         3.511    14.038 r  RsRx_OBUF_inst/O
                         net (fo=0)                   0.000    14.038    RsRx
    B18                                                               r  RsRx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 4.614ns (53.621%)  route 3.990ns (46.379%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rdata_rx_reg[6]/Q
                         net (fo=1, routed)           1.133     6.694    main_display/Q[6]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.993 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050     8.043    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     8.195 r  main_display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    10.003    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.746 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.746    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.578ns (54.517%)  route 3.820ns (45.483%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rdata_rx_reg[6]/Q
                         net (fo=1, routed)           1.133     6.694    main_display/Q[6]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.993 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.813     7.806    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.153     7.959 r  main_display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     9.833    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.540 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.540    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 4.373ns (52.157%)  route 4.012ns (47.843%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rdata_rx_reg[6]/Q
                         net (fo=1, routed)           1.133     6.694    main_display/Q[6]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.993 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816     7.809    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.933 r  main_display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     9.996    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.527 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.527    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.377ns (53.208%)  route 3.849ns (46.792%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rdata_rx_reg[6]/Q
                         net (fo=1, routed)           1.133     6.694    main_display/Q[6]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.993 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.050     8.043    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  main_display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.834    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.369 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.369    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 4.362ns (53.111%)  route 3.851ns (46.889%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rdata_rx_reg[6]/Q
                         net (fo=1, routed)           1.133     6.694    main_display/Q[6]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.993 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.813     7.806    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.930 r  main_display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.835    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.355 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.355    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.549ns (56.978%)  route 3.435ns (43.022%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rdata_rx_reg[6]/Q
                         net (fo=1, routed)           1.133     6.694    main_display/Q[6]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.993 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.628     7.621    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.118     7.739 r  main_display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.413    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.125 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.125    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 4.371ns (56.067%)  route 3.425ns (43.933%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  rdata_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  rdata_rx_reg[6]/Q
                         net (fo=1, routed)           1.133     6.694    main_display/Q[6]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.299     6.993 r  main_display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.628     7.621    main_display/sel0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.745 r  main_display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.409    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.939 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.939    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_handler/cplt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.298ns  (logic 0.642ns (49.463%)  route 0.656ns (50.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.625     5.146    rx_handler/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  rx_handler/cplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  rx_handler/cplt_reg/Q
                         net (fo=4, routed)           0.656     6.320    rx_handler/rx_cplt
    SLICE_X57Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.444 r  rx_handler/write_i_1/O
                         net (fo=1, routed)           0.000     6.444    rx_handler_n_18
    SLICE_X57Y19         FDRE                                         r  write_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_handler/cplt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.783%)  route 0.259ns (58.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.559     1.442    tx_handler/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  tx_handler/cplt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  tx_handler/cplt_reg/Q
                         net (fo=3, routed)           0.259     1.842    rx_handler/tx_cplt
    SLICE_X57Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  rx_handler/write_i_1/O
                         net (fo=1, routed)           0.000     1.887    rx_handler_n_18
    SLICE_X57Y19         FDRE                                         r  write_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.490ns (69.766%)  route 0.646ns (30.234%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  rdata_tx_reg[0]/Q
                         net (fo=1, routed)           0.110     1.740    main_display/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.785 f  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.201     1.986    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.031 r  main_display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.366    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.602 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.602    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.521ns (71.089%)  route 0.619ns (28.911%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  rdata_tx_reg[3]/Q
                         net (fo=1, routed)           0.057     1.671    main_display/seg_OBUF[0]_inst_i_1_0[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.769 r  main_display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     1.999    main_display/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.044 r  main_display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.376    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.606 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.606    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.475ns (67.895%)  route 0.697ns (32.105%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  rdata_tx_reg[0]/Q
                         net (fo=1, routed)           0.110     1.740    main_display/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.169     1.954    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.999 r  main_display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.418    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.638 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.638    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.564ns (71.773%)  route 0.615ns (28.227%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  rdata_tx_reg[3]/Q
                         net (fo=1, routed)           0.057     1.671    main_display/seg_OBUF[0]_inst_i_1_0[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.769 r  main_display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     1.999    main_display/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.044     2.043 r  main_display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.371    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.645 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.645    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.531ns (68.580%)  route 0.701ns (31.420%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  rdata_tx_reg[0]/Q
                         net (fo=1, routed)           0.110     1.740    main_display/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.169     1.954    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.051     2.005 r  main_display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.427    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.698 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.698    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.486ns (65.579%)  route 0.780ns (34.421%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  rdata_tx_reg[0]/Q
                         net (fo=1, routed)           0.110     1.740    main_display/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.169     1.954    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.999 r  main_display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.500    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.733 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.733    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.557ns (68.662%)  route 0.711ns (31.338%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  rdata_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  rdata_tx_reg[0]/Q
                         net (fo=1, routed)           0.110     1.740    main_display/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  main_display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.201     1.986    main_display/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.031 r  main_display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.431    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.734 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.734    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_handler/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsRx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.353ns (43.360%)  route 1.767ns (56.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.558     1.441    tx_handler/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  tx_handler/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  tx_handler/tx_serial_reg/Q
                         net (fo=1, routed)           1.767     3.350    RsRx_OBUF
    B18                  OBUF (Prop_obuf_I_O)         1.212     4.562 r  RsRx_OBUF_inst/O
                         net (fo=0)                   0.000     4.562    RsRx
    B18                                                               r  RsRx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsTx
                            (input port)
  Destination:            rx_handler/rx_data_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.463ns (22.136%)  route 5.146ns (77.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RsTx (IN)
                         net (fo=0)                   0.000     0.000    RsTx
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RsTx_IBUF_inst/O
                         net (fo=1, routed)           5.146     6.609    rx_handler/RsTx_IBUF
    SLICE_X58Y25         FDRE                                         r  rx_handler/rx_data_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.501     4.842    rx_handler/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  rx_handler/rx_data_tmp_reg/C

Slack:                    inf
  Source:                 write_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_handler/tx_enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.658ns (58.236%)  route 0.472ns (41.764%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE                         0.000     0.000 r  write_reg/C
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  write_reg/Q
                         net (fo=1, routed)           0.472     1.130    tx_handler/write
    SLICE_X57Y20         FDRE                                         r  tx_handler/tx_enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.442     4.783    tx_handler/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  tx_handler/tx_enb_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_handler/tx_enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.203ns (55.331%)  route 0.164ns (44.669%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE                         0.000     0.000 r  write_reg/C
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.203     0.203 r  write_reg/Q
                         net (fo=1, routed)           0.164     0.367    tx_handler/write
    SLICE_X57Y20         FDRE                                         r  tx_handler/tx_enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.826     1.953    tx_handler/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  tx_handler/tx_enb_reg/C

Slack:                    inf
  Source:                 RsTx
                            (input port)
  Destination:            rx_handler/rx_data_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.558ns  (logic 0.231ns (9.030%)  route 2.327ns (90.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RsTx (IN)
                         net (fo=0)                   0.000     0.000    RsTx
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  RsTx_IBUF_inst/O
                         net (fo=1, routed)           2.327     2.558    rx_handler/RsTx_IBUF
    SLICE_X58Y25         FDRE                                         r  rx_handler/rx_data_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.848     1.975    rx_handler/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  rx_handler/rx_data_tmp_reg/C





