INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:05:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 fork27/control/generateBlocks[2].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.365ns period=4.730ns})
  Destination:            buffer37/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.365ns period=4.730ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.730ns  (clk rise@4.730ns - clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.052ns (24.717%)  route 3.204ns (75.283%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.213 - 4.730 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2801, unset)         0.508     0.508    fork27/control/generateBlocks[2].regblock/clk
    SLICE_X18Y91         FDSE                                         r  fork27/control/generateBlocks[2].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y91         FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork27/control/generateBlocks[2].regblock/transmitValue_reg/Q
                         net (fo=6, routed)           0.419     1.181    fork27/control/generateBlocks[2].regblock/transmitValue_reg_0
    SLICE_X19Y91         LUT2 (Prop_lut2_I0_O)        0.051     1.232 r  fork27/control/generateBlocks[2].regblock/Memory[0][0]_i_2__3/O
                         net (fo=2, routed)           0.225     1.457    buffer71/fifo/fork27_outs_2_valid
    SLICE_X18Y91         LUT6 (Prop_lut6_I4_O)        0.129     1.586 r  buffer71/fifo/transmitValue_i_4__28/O
                         net (fo=2, routed)           0.317     1.904    buffer100/control/transmitValue_reg_14
    SLICE_X19Y91         LUT4 (Prop_lut4_I3_O)        0.051     1.955 r  buffer100/control/outputValid_i_7__1/O
                         net (fo=2, routed)           0.168     2.123    buffer90/fifo/outputValid_reg
    SLICE_X16Y91         LUT6 (Prop_lut6_I4_O)        0.129     2.252 r  buffer90/fifo/store_complete[0]_i_6/O
                         net (fo=1, routed)           0.161     2.413    buffer71/fifo/transmitValue_i_2__68
    SLICE_X19Y91         LUT6 (Prop_lut6_I5_O)        0.043     2.456 r  buffer71/fifo/store_complete[0]_i_4__0/O
                         net (fo=2, routed)           0.327     2.784    buffer0/fifo/transmitValue_reg
    SLICE_X19Y90         LUT4 (Prop_lut4_I3_O)        0.051     2.835 f  buffer0/fifo/transmitValue_i_2__68/O
                         net (fo=5, routed)           0.332     3.167    fork27/control/generateBlocks[3].regblock/transmitValue_reg_10
    SLICE_X23Y89         LUT6 (Prop_lut6_I5_O)        0.129     3.296 r  fork27/control/generateBlocks[3].regblock/transmitValue_i_8__0/O
                         net (fo=2, routed)           0.419     3.715    fork27/control/generateBlocks[1].regblock/transmitValue_i_4__10_2
    SLICE_X22Y89         LUT6 (Prop_lut6_I4_O)        0.043     3.758 f  fork27/control/generateBlocks[1].regblock/transmitValue_i_11__2/O
                         net (fo=1, routed)           0.097     3.855    buffer68/fifo/transmitValue_reg_0
    SLICE_X22Y89         LUT6 (Prop_lut6_I3_O)        0.043     3.898 f  buffer68/fifo/transmitValue_i_4__10/O
                         net (fo=2, routed)           0.225     4.123    fork25/control/generateBlocks[4].regblock/fork25_outs_2_ready
    SLICE_X22Y90         LUT6 (Prop_lut6_I4_O)        0.043     4.166 f  fork25/control/generateBlocks[4].regblock/transmitValue_i_3__54/O
                         net (fo=16, routed)          0.127     4.293    fork24/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X22Y90         LUT5 (Prop_lut5_I2_O)        0.043     4.336 r  fork24/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=6, routed)           0.193     4.529    fork12/control/generateBlocks[0].regblock/dataReg_reg[4]_1
    SLICE_X21Y91         LUT6 (Prop_lut6_I5_O)        0.043     4.572 r  fork12/control/generateBlocks[0].regblock/dataReg[4]_i_1__8/O
                         net (fo=5, routed)           0.192     4.764    buffer37/E[0]
    SLICE_X19Y91         FDRE                                         r  buffer37/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.730     4.730 r  
                                                      0.000     4.730 r  clk (IN)
                         net (fo=2801, unset)         0.483     5.213    buffer37/clk
    SLICE_X19Y91         FDRE                                         r  buffer37/dataReg_reg[0]/C
                         clock pessimism              0.000     5.213    
                         clock uncertainty           -0.035     5.177    
    SLICE_X19Y91         FDRE (Setup_fdre_C_CE)      -0.194     4.983    buffer37/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.983    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  0.219    




