<?xml version="1.0" encoding="UTF-8"?>
<module id="SRIO" HW_revision="" XML_version="1" description="">
  <!-- csl_gccp2_cfgregs -->
  <register id="rio_pid" offset="0x00000" width="32" description="">
    <bitfield id="minor" width="6" begin="5" end="0" description="Minor revision" rwaccess="R" />
    <bitfield id="custom" width="2" begin="7" end="6" description="Custom" rwaccess="R" />
    <bitfield id="major" width="3" begin="10" end="8" description="Major revision" rwaccess="R" />
    <bitfield id="rtl" width="5" begin="15" end="11" description="RTL revision" rwaccess="R" />
    <bitfield id="func" width="12" begin="27" end="16" description="Function ID" rwaccess="R" />
    <bitfield id="bu" width="2" begin="29" end="28" description="Business unit" rwaccess="R" />
    <bitfield id="scheme" width="2" begin="31" end="30" description="Reserved" rwaccess="R" />
  </register>
  <register id="rio_pcr" offset="0x00004" width="32" description="">
    <bitfield id="free" width="1" begin="0" end="0" description="Emulation control free bit" rwaccess="RW" />
    <bitfield id="soft" width="1" begin="1" end="1" description="Emulation control soft bit" rwaccess="RW" />
    <bitfield id="peren" width="1" begin="2" end="2" description="Peripheral enable" rwaccess="RW" />
    <bitfield id="local_dis" width="1" begin="3" end="3" description="local disable" rwaccess="R" />
    <bitfield id="restore" width="1" begin="4" end="4" description="Write 1 clears local_dis" rwaccess="RW" />
    <bitfield id="reorder_buf_dis" width="1" begin="5" end="5" description="Write 1 disables the reorder bridge" rwaccess="RW" />
    <bitfield id="srio_in_reset" width="1" begin="6" end="6" description="SRIO has been given a reset isolation request, but has still not reached a stable state where it has started packet forwarding." rwaccess="R" />
  </register>
  <register id="rio_per_set_cntl" offset="0x00014" width="32" description="">
    <bitfield id="serdes0_prbs_ovr" width="1" begin="0" end="0" description="SerDes PRBS override" rwaccess="RW" />
    <bitfield id="serdes1_prbs_ovr" width="1" begin="1" end="1" description="SerDes PRBS override" rwaccess="RW" />
    <bitfield id="serdes2_prbs_ovr" width="1" begin="2" end="2" description="SerDes PRBS override" rwaccess="RW" />
    <bitfield id="serdes3_prbs_ovr" width="1" begin="3" end="3" description="SerDes PRBS override" rwaccess="RW" />
    <bitfield id="prescaler_select" width="4" begin="7" end="4" description="VBUS frequency prescaler" rwaccess="RW" />
    <bitfield id="crf_credit" width="1" begin="8" end="8" description="CRF credit" rwaccess="RW" />
    <bitfield id="cba_trans_pri" width="3" begin="11" end="9" description="VBUS transaction priority" rwaccess="RW" />
    <bitfield id="tx_pri0_wm" width="3" begin="14" end="12" description="Transmit credit threshold" rwaccess="RW" />
    <bitfield id="tx_pri1_wm" width="3" begin="17" end="15" description="Transmit credit threshold" rwaccess="RW" />
    <bitfield id="tx_pri2_wm" width="3" begin="20" end="18" description="Transmit credit threshold" rwaccess="RW" />
    <bitfield id="promote_dis" width="1" begin="21" end="21" description="Disable automatic promotion" rwaccess="RW" />
    <bitfield id="txu_rxu_lend_swap_mode" width="2" begin="23" end="22" description="TXU/RXU little endian swap mode" rwaccess="RW" />
    <bitfield id="boot_complete" width="1" begin="24" end="24" description="Controls ability to write any register during initialization" rwaccess="RW" />
    <bitfield id="amu_lend_swap_mode" width="2" begin="26" end="25" description="AMU little endian swapping mode" rwaccess="RW" />
    <bitfield id="log_tgt_id_dis" width="1" begin="27" end="27" description="Logical target ID disable mode" rwaccess="RW" />
    <bitfield id="lsu_lend_swap_mode" width="2" begin="29" end="28" description="LSU little endian swapping mode" rwaccess="RW" />
    <bitfield id="mau_lend_swap_mode" width="2" begin="31" end="30" description="MAU little endian swapping mode" rwaccess="RW" />
  </register>
  <register id="rio_per_set_cntl1" offset="0x00018" width="32" description="">
    <bitfield id="crf" width="1" begin="0" end="0" description="0=On a response, CRF is the same as the incoming request, 1=On a response, CFR is always 1" rwaccess="RW" />
    <bitfield id="rxu_watermark" width="1" begin="1" end="1" description="RXU watermark" rwaccess="RW" />
    <bitfield id="sys_clk_sel" width="2" begin="3" end="2" description="SYS_CLK select" rwaccess="RW" />
    <bitfield id="loopback" width="4" begin="7" end="4" description="Loopback transmit data to receive on the same port" rwaccess="RW" />
    <bitfield id="cos_en" width="1" begin="8" end="8" description="Class of service enable" rwaccess="RW" />
    <bitfield id="sys_clk_vbusp" width="1" begin="9" end="9" description="0 = Use SYS_CLK_SEL to define the clock source SYS_CLK, 1 = Use vbusp_clk as the clock source for SYS_CLK" rwaccess="RW" />
    <bitfield id="txu_retry_timer_mode" width="4" begin="15" end="12" description="Defines the total number of times the 14bit Rety Timer can expire before TXU will discard the retry request" rwaccess="RW" />
  </register>
  <register id="rio_gbl_en" offset="0x00024" width="32" description="">
    <bitfield id="en" width="1" begin="0" end="0" description="global reset" rwaccess="RW" />
  </register>
  <register id="rio_gbl_en_stat" offset="0x00028" width="32" description="">
    <bitfield id="gbl_en_stat" width="1" begin="0" end="0" description="Peripheral global enable status" rwaccess="R" />
    <bitfield id="blkx_en_stat" width="10" begin="10" end="1" description="Global enable status block 0..9" rwaccess="R" />
  </register>
  <register id="rio_blk_en" offset="0x0002c" width="32" description="(1 of 10, stride 8)">
    <bitfield id="en" width="1" begin="0" end="0" description="Block enable" rwaccess="RW" />
  </register>
  <register id="rio_blk_en_stat" offset="0x00030" width="32" description="(1 of 10, stride 8)">
    <bitfield id="en_status" width="1" begin="0" end="0" description="Block enable status" rwaccess="R" />
  </register>
  <register id="rio_multiid_reg" offset="0x000c0" width="32" description="(1 of 8, stride 4)">
    <bitfield id="b_nodeid_16" width="16" begin="15" end="0" description="Secondary supported device ID check" rwaccess="RW" />
    <bitfield id="b_nodeid_80014" width="8" begin="23" end="16" description="Secondary supported device ID check" rwaccess="RW" />
  </register>
  <register id="rio_pf_16b_cntl" offset="0x000e0" width="32" description="(1 of 8, stride 8)">
    <bitfield id="devid_16b_lo" width="16" begin="15" end="0" description="Lower 16b DeviceID boundary" rwaccess="RW" />
    <bitfield id="devid_16b_up" width="16" begin="31" end="16" description="Upper 16b DeviceID boundary" rwaccess="RW" />
  </register>
  <register id="rio_pf_8b_cntl" offset="0x000e4" width="32" description="(1 of 8, stride 8)">
    <bitfield id="devid_8b_lo" width="8" begin="7" end="0" description="Lower 8b DeviceID boundary" rwaccess="RW" />
    <bitfield id="devid_8b_up" width="8" begin="15" end="8" description="Upper 8b DeviceID boundary" rwaccess="RW" />
    <bitfield id="out_port" width="2" begin="17" end="16" description="Output port number for packets whose DestID falls within the 8b or 16b range for this table entry" rwaccess="RW" />
  </register>
  <register id="rio_doorbell_icsr" offset="0x00180" width="32" description="(1 of 4, stride 16)">
    <bitfield id="rio_doorbell" width="16" begin="15" end="0" description="ICS0 to ICS15" rwaccess="RW" />
  </register>
  <register id="rio_doorbell_iccr" offset="0x00188" width="32" description="(1 of 4, stride 16)">
    <bitfield id="rio_doorbell" width="16" begin="15" end="0" description="ICC0 to ICC15" rwaccess="W" />
  </register>
  <register id="rio_lsu_icsr" offset="0x001c0" width="32" description="(1 of 2, stride 16)">
    <bitfield id="rio_lsu_icsr" width="32" begin="31" end="0" description="LSU0 and LSU1 ICSR0-ICSR31" rwaccess="RW" />
  </register>
  <register id="rio_lsu_iccr" offset="0x001c8" width="32" description="(1 of 2, stride 16)">
    <bitfield id="rio_lsu_iccr" width="32" begin="31" end="0" description="LSU0 and LSU1 ICCR0-ICCR31" rwaccess="W" />
  </register>
  <register id="rio_err_rst_evnt_icsr" offset="0x001e0" width="32" description="">
    <bitfield id="mcast_int_received" width="1" begin="0" end="0" description="Multicast event control symbol interrupt received on any port" rwaccess="RW" />
    <bitfield id="port_write_in_received" width="1" begin="1" end="1" description="Port write in request received on any port" rwaccess="RW" />
    <bitfield id="llerr_capture" width="1" begin="2" end="2" description="Logical layer error management event capture" rwaccess="RW" />
    <bitfield id="port0_err" width="1" begin="8" end="8" description="Port 0 error" rwaccess="RW" />
    <bitfield id="port1_err" width="1" begin="9" end="9" description="Port 1 error" rwaccess="RW" />
    <bitfield id="port2_err" width="1" begin="10" end="10" description="Port 2 error" rwaccess="RW" />
    <bitfield id="port3_err" width="1" begin="11" end="11" description="Port 3 error" rwaccess="RW" />
    <bitfield id="device_rst_int" width="1" begin="16" end="16" description="Device reset interrupt from any port" rwaccess="RW" />
  </register>
  <register id="rio_err_rst_evnt_iccr" offset="0x001e8" width="32" description="">
    <bitfield id="mcast_int_received" width="1" begin="0" end="0" description="Multicast event control symbol interrupt received on any port" rwaccess="W" />
    <bitfield id="port_write_in_received" width="1" begin="1" end="1" description="Port write in request received on any port" rwaccess="W" />
    <bitfield id="llerr_capture" width="1" begin="2" end="2" description="Logical layer error management event capture" rwaccess="W" />
    <bitfield id="port0_err" width="1" begin="8" end="8" description="Port 0 error" rwaccess="W" />
    <bitfield id="port1_err" width="1" begin="9" end="9" description="Port 1 error" rwaccess="W" />
    <bitfield id="port2_err" width="1" begin="10" end="10" description="Port 2 error" rwaccess="W" />
    <bitfield id="port3_err" width="1" begin="11" end="11" description="Port 3 error" rwaccess="W" />
    <bitfield id="device_rst_int" width="1" begin="16" end="16" description="Device reset interrupt from any port" rwaccess="W" />
  </register>
  <register id="rio_amu_icsr" offset="0x001f0" width="32" description="">
    <bitfield id="cprivid" width="16" begin="15" end="0" description="CPRIVID0..15" rwaccess="RW" />
  </register>
  <register id="rio_amu_iccr" offset="0x001f8" width="32" description="">
    <bitfield id="cprivid" width="16" begin="15" end="0" description="CPRIVID0..15" rwaccess="W" />
  </register>
  <register id="rio_doorbell_icrr1" offset="0x00200" width="32" description="(1 of 4, stride 12)">
    <bitfield id="icr0" width="4" begin="3" end="0" description="ICR0" rwaccess="RW" />
    <bitfield id="icr1" width="4" begin="7" end="4" description="ICR1" rwaccess="RW" />
    <bitfield id="icr2" width="4" begin="11" end="8" description="ICR2" rwaccess="RW" />
    <bitfield id="icr3" width="4" begin="15" end="12" description="ICR3" rwaccess="RW" />
    <bitfield id="icr4" width="4" begin="19" end="16" description="ICR4" rwaccess="RW" />
    <bitfield id="icr5" width="4" begin="23" end="20" description="ICR5" rwaccess="RW" />
    <bitfield id="icr6" width="4" begin="27" end="24" description="ICR6" rwaccess="RW" />
    <bitfield id="icr7" width="4" begin="31" end="28" description="ICR7" rwaccess="RW" />
  </register>
  <register id="rio_doorbell_icrr2" offset="0x00204" width="32" description="(1 of 4, stride 12)">
    <bitfield id="icr8" width="4" begin="3" end="0" description="ICR8" rwaccess="RW" />
    <bitfield id="icr9" width="4" begin="7" end="4" description="ICR9" rwaccess="RW" />
    <bitfield id="icr10" width="4" begin="11" end="8" description="ICR10" rwaccess="RW" />
    <bitfield id="icr11" width="4" begin="15" end="12" description="ICR11" rwaccess="RW" />
    <bitfield id="icr12" width="4" begin="19" end="16" description="ICR12" rwaccess="RW" />
    <bitfield id="icr13" width="4" begin="23" end="20" description="ICR13" rwaccess="RW" />
    <bitfield id="icr14" width="4" begin="27" end="24" description="ICR14" rwaccess="RW" />
    <bitfield id="icr15" width="4" begin="31" end="28" description="ICR15" rwaccess="RW" />
  </register>
  <register id="rio_lsu0_module_icrr" offset="0x00230" width="32" description="(1 of 4, stride 4)">
    <bitfield id="icr0" width="4" begin="3" end="0" description="ICR0" rwaccess="RW" />
    <bitfield id="icr1" width="4" begin="7" end="4" description="ICR1" rwaccess="RW" />
    <bitfield id="icr2" width="4" begin="11" end="8" description="ICR2" rwaccess="RW" />
    <bitfield id="icr3" width="4" begin="15" end="12" description="ICR3" rwaccess="RW" />
    <bitfield id="icr4" width="4" begin="19" end="16" description="ICR4" rwaccess="RW" />
    <bitfield id="icr5" width="4" begin="23" end="20" description="ICR5" rwaccess="RW" />
    <bitfield id="icr6" width="4" begin="27" end="24" description="ICR6" rwaccess="RW" />
    <bitfield id="icr7" width="4" begin="31" end="28" description="ICR7" rwaccess="RW" />
  </register>
  <register id="rio_lsu1_module_icrr" offset="0x00240" width="32" description="">
    <bitfield id="icr0" width="4" begin="3" end="0" description="ICR0" rwaccess="RW" />
    <bitfield id="icr1" width="4" begin="7" end="4" description="ICR1" rwaccess="RW" />
    <bitfield id="icr2" width="4" begin="11" end="8" description="ICR2" rwaccess="RW" />
    <bitfield id="icr3" width="4" begin="15" end="12" description="ICR3" rwaccess="RW" />
    <bitfield id="icr4" width="4" begin="19" end="16" description="ICR4" rwaccess="RW" />
    <bitfield id="icr5" width="4" begin="23" end="20" description="ICR5" rwaccess="RW" />
    <bitfield id="icr6" width="4" begin="27" end="24" description="ICR6" rwaccess="RW" />
    <bitfield id="icr7" width="4" begin="31" end="28" description="ICR7" rwaccess="RW" />
  </register>
  <register id="rio_err_rst_evnt_icrr" offset="0x00250" width="32" description="">
    <bitfield id="icr0" width="4" begin="3" end="0" description="ICR0" rwaccess="RW" />
    <bitfield id="icr1" width="4" begin="7" end="4" description="ICR1" rwaccess="RW" />
    <bitfield id="icr2" width="4" begin="11" end="8" description="ICR2" rwaccess="RW" />
  </register>
  <register id="rio_err_rst_evnt_icrr2" offset="0x00254" width="32" description="">
    <bitfield id="icr8" width="4" begin="3" end="0" description="ICR8" rwaccess="RW" />
    <bitfield id="icr9" width="4" begin="7" end="4" description="ICR9" rwaccess="RW" />
    <bitfield id="icr10" width="4" begin="11" end="8" description="ICR10" rwaccess="RW" />
    <bitfield id="icr11" width="4" begin="15" end="12" description="ICR11" rwaccess="RW" />
  </register>
  <register id="rio_err_rst_evnt_icrr3" offset="0x00258" width="32" description="">
    <bitfield id="icr16" width="4" begin="3" end="0" description="ICR16" rwaccess="RW" />
  </register>
  <register id="rio_amu_icrr1" offset="0x0025c" width="32" description="">
    <bitfield id="icr0" width="4" begin="3" end="0" description="ICR0" rwaccess="RW" />
    <bitfield id="icr1" width="4" begin="7" end="4" description="ICR1" rwaccess="RW" />
    <bitfield id="icr2" width="4" begin="11" end="8" description="ICR2" rwaccess="RW" />
    <bitfield id="icr3" width="4" begin="15" end="12" description="ICR3" rwaccess="RW" />
    <bitfield id="icr4" width="4" begin="19" end="16" description="ICR4" rwaccess="RW" />
    <bitfield id="icr5" width="4" begin="23" end="20" description="ICR5" rwaccess="RW" />
    <bitfield id="icr6" width="4" begin="27" end="24" description="ICR6" rwaccess="RW" />
    <bitfield id="icr7" width="4" begin="31" end="28" description="ICR7" rwaccess="RW" />
  </register>
  <register id="rio_amu_icrr2" offset="0x00260" width="32" description="">
    <bitfield id="icr8" width="4" begin="3" end="0" description="ICR8" rwaccess="RW" />
    <bitfield id="icr9" width="4" begin="7" end="4" description="ICR9" rwaccess="RW" />
    <bitfield id="icr10" width="4" begin="11" end="8" description="ICR10" rwaccess="RW" />
    <bitfield id="icr11" width="4" begin="15" end="12" description="ICR11" rwaccess="RW" />
    <bitfield id="icr12" width="4" begin="19" end="16" description="ICR12" rwaccess="RW" />
    <bitfield id="icr13" width="4" begin="23" end="20" description="ICR13" rwaccess="RW" />
    <bitfield id="icr14" width="4" begin="27" end="24" description="ICR14" rwaccess="RW" />
    <bitfield id="icr15" width="4" begin="31" end="28" description="ICR15" rwaccess="RW" />
  </register>
  <register id="rio_interrupt_ctl" offset="0x00264" width="32" description="">
    <bitfield id="dbll_route" width="1" begin="0" end="0" description="Doorbell interrupts routing table select" rwaccess="RW" />
  </register>
  <register id="rio_intdst_decode" offset="0x00270" width="32" description="(1 of 24, stride 4)">
    <bitfield id="isdr" width="32" begin="31" end="0" description="Interrupt status decode bit 0..31" rwaccess="R" />
  </register>
  <register id="rio_intdst_rate_cnt" offset="0x002d0" width="32" description="(1 of 16, stride 4)">
    <bitfield id="count_down_value" width="32" begin="31" end="0" description="INTDST rate control count down value" rwaccess="RW" />
  </register>
  <register id="rio_intdst_rate_dis" offset="0x00310" width="32" description="">
    <bitfield id="raten_dis" width="16" begin="15" end="0" description="Rate0..15 disable" rwaccess="RW" />
  </register>
  <register id="rio_rxu_map_l" offset="0x00400" width="32" description="(1 of 64, stride 12)">
    <bitfield id="srcid" width="16" begin="15" end="0" description="Source ID" rwaccess="RW" />
    <bitfield id="mbx" width="6" begin="21" end="16" description="Mailbox field" rwaccess="RW" />
    <bitfield id="ltr" width="2" begin="23" end="22" description="Letter field" rwaccess="RW" />
    <bitfield id="mbx_mask" width="6" begin="29" end="24" description="Mask bits for mailbox comparison" rwaccess="RW" />
    <bitfield id="ltr_mask" width="2" begin="31" end="30" description="Mask bits for letter comparison" rwaccess="RW" />
  </register>
  <register id="rio_rxu_map_h" offset="0x00404" width="32" description="(1 of 64, stride 12)">
    <bitfield id="seg_map" width="1" begin="0" end="0" description="Segment mapping" rwaccess="RW" />
    <bitfield id="src_prom" width="1" begin="1" end="1" description="Source promiscuious bit" rwaccess="RW" />
    <bitfield id="tt" width="2" begin="14" end="13" description="Transaction type" rwaccess="RW" />
    <bitfield id="dest_prom" width="1" begin="15" end="15" description="Destination promiscuious bit" rwaccess="RW" />
    <bitfield id="dest_id" width="16" begin="31" end="16" description="Destination ID" rwaccess="RW" />
  </register>
  <register id="rio_rxu_map_qid" offset="0x00408" width="32" description="(1 of 64, stride 12)">
    <bitfield id="dest_qid" width="14" begin="13" end="0" description="Destination queue ID" rwaccess="RW" />
    <bitfield id="flowid" width="8" begin="23" end="16" description="Flow ID" rwaccess="RW" />
  </register>
  <register id="rio_rxu_type9_map0" offset="0x00700" width="32" description="(1 of 64, stride 12)">
    <bitfield id="srcid" width="16" begin="15" end="0" description="Source ID" rwaccess="RW" />
    <bitfield id="cos" width="8" begin="23" end="16" description="Class of service" rwaccess="RW" />
    <bitfield id="cos_mask" width="8" begin="31" end="24" description="Class of service mask" rwaccess="RW" />
  </register>
  <register id="rio_rxu_type9_map1" offset="0x00704" width="32" description="(1 of 64, stride 12)">
    <bitfield id="src_prom" width="1" begin="1" end="1" description="Source promiscuious bit" rwaccess="RW" />
    <bitfield id="tt" width="2" begin="14" end="13" description="Transaction type" rwaccess="RW" />
    <bitfield id="dest_prom" width="1" begin="15" end="15" description="Destination promiscuious bit" rwaccess="RW" />
    <bitfield id="dest_id" width="16" begin="31" end="16" description="Destination ID" rwaccess="RW" />
  </register>
  <register id="rio_rxu_type9_map2" offset="0x00708" width="32" description="(1 of 64, stride 12)">
    <bitfield id="strm_id" width="16" begin="15" end="0" description="Stream ID" rwaccess="RW" />
    <bitfield id="strm_mask" width="16" begin="31" end="16" description="Mask bits for StreamID comparision" rwaccess="RW" />
  </register>
  <register id="rio_amu_srcid_map" offset="0x00a00" width="32" description="(1 of 4, stride 4)">
    <bitfield id="cprivid0_8" width="4" begin="3" end="0" description="CPRIVID0_8" rwaccess="RW" />
    <bitfield id="cprivid1_9" width="4" begin="7" end="4" description="CPRIVID1_9" rwaccess="RW" />
    <bitfield id="cprivid2_10" width="4" begin="11" end="8" description="CPRIVID2_10" rwaccess="RW" />
    <bitfield id="cprivid3_11" width="4" begin="15" end="12" description="CPRIVID3_11" rwaccess="RW" />
    <bitfield id="cprivid4_12" width="4" begin="19" end="16" description="CPRIVID4_12" rwaccess="RW" />
    <bitfield id="cprivid5_13" width="4" begin="23" end="20" description="CPRIVID5_13" rwaccess="RW" />
    <bitfield id="cprivid6_14" width="4" begin="27" end="24" description="CPRIVID6_14" rwaccess="RW" />
    <bitfield id="cprivid7_15" width="4" begin="31" end="28" description="CPRIVID7_15" rwaccess="RW" />
  </register>
  <register id="rio_amu_window_reg0" offset="0x00a14" width="32" description="(1 of 16, stride 12)">
    <bitfield id="xambs" width="2" begin="1" end="0" description="RIO xambs field" rwaccess="RW" />
    <bitfield id="pane_count" width="2" begin="11" end="10" description="Pane count for associated window" rwaccess="RW" />
    <bitfield id="pane_size" width="12" begin="23" end="12" description="Pane size" rwaccess="R" />
    <bitfield id="window_size" width="8" begin="31" end="24" description="Window size" rwaccess="R" />
  </register>
  <register id="rio_amu_window_reg1" offset="0x00a18" width="32" description="(1 of 16, stride 12)">
    <bitfield id="rio_address_msb" width="32" begin="31" end="0" description="RIO address msb" rwaccess="RW" />
  </register>
  <register id="rio_amu_window_reg2" offset="0x00a1c" width="32" description="(1 of 16, stride 12)">
    <bitfield id="rio_address_lsb" width="32" begin="31" end="0" description="RIO address lsb" rwaccess="RW" />
  </register>
  <register id="rio_amu_priority_map" offset="0x00ad4" width="32" description="">
    <bitfield id="dma_pri0" width="4" begin="3" end="0" description="DMA priority 0" rwaccess="RW" />
    <bitfield id="dma_pri1" width="4" begin="7" end="4" description="DMA priority 1" rwaccess="RW" />
    <bitfield id="dma_pri2" width="4" begin="11" end="8" description="DMA priority 2" rwaccess="RW" />
    <bitfield id="dma_pri3" width="4" begin="15" end="12" description="DMA priority 3" rwaccess="RW" />
    <bitfield id="dma_pri4" width="4" begin="19" end="16" description="DMA priority 4" rwaccess="RW" />
    <bitfield id="dma_pri5" width="4" begin="23" end="20" description="DMA priority 5" rwaccess="RW" />
    <bitfield id="dma_pri6" width="4" begin="27" end="24" description="DMA priority 6" rwaccess="RW" />
    <bitfield id="dma_pri7" width="4" begin="31" end="28" description="DMA priority 7" rwaccess="RW" />
  </register>
  <register id="rio_amu_capt0_map" offset="0x00ad8" width="32" description="">
    <bitfield id="trans_address" width="32" begin="31" end="0" description="transaction address" rwaccess="RW" />
  </register>
  <register id="rio_amu_capt1_map" offset="0x00adc" width="32" description="">
    <bitfield id="cmstid" width="8" begin="7" end="0" description="CMSTID" rwaccess="RW" />
    <bitfield id="cprivid" width="4" begin="11" end="8" description="CPRIVID" rwaccess="RW" />
    <bitfield id="doorbell_info" width="16" begin="31" end="16" description="Doorbell information" rwaccess="R" />
  </register>
  <register id="rio_amu_window_pane" offset="0x00ae0" width="32" description="(1 of 128, stride 4)">
    <bitfield id="cmd_enc" width="2" begin="1" end="0" description="RIO transaction type" rwaccess="RW" />
    <bitfield id="port_id" width="2" begin="3" end="2" description="Port ID" rwaccess="RW" />
    <bitfield id="id_size" width="2" begin="15" end="14" description="Device ID size" rwaccess="RW" />
    <bitfield id="destid" width="16" begin="31" end="16" description="RIO destination ID" rwaccess="RW" />
  </register>
  <register id="rio_amu_flow_masks0" offset="0x00ce0" width="32" description="">
    <bitfield id="amu_flow_mask" width="16" begin="15" end="0" description="RIO AMU flow mask" rwaccess="RW" />
  </register>
  <register id="rio_lsu_reg0" offset="0x00d00" width="32" description="(1 of 8, stride 28)">
    <bitfield id="rio_address_msb" width="32" begin="31" end="0" description="RIO address msb" rwaccess="RW" />
  </register>
  <register id="rio_lsu_reg1" offset="0x00d04" width="32" description="(1 of 8, stride 28)">
    <bitfield id="rio_address_lsb" width="32" begin="31" end="0" description="RIO address lsb/configuration offset" rwaccess="RW" />
  </register>
  <register id="rio_lsu_reg2" offset="0x00d08" width="32" description="(1 of 8, stride 28)">
    <bitfield id="dsp_address" width="32" begin="31" end="0" description="DSP address" rwaccess="RW" />
  </register>
  <register id="rio_lsu_reg3" offset="0x00d0c" width="32" description="(1 of 8, stride 28)">
    <bitfield id="byte_count" width="20" begin="19" end="0" description="Byte count" rwaccess="RW" />
    <bitfield id="drbll_value" width="1" begin="31" end="31" description="Doorbell value" rwaccess="RW" />
  </register>
  <register id="rio_lsu_reg4" offset="0x00d10" width="32" description="(1 of 8, stride 28)">
    <bitfield id="int_req" width="1" begin="0" end="0" description="Interrupt request" rwaccess="RW" />
    <bitfield id="sup_gint" width="1" begin="1" end="1" description="Supress good interrupt" rwaccess="RW" />
    <bitfield id="xambs" width="2" begin="3" end="2" description="XAMBS field" rwaccess="RW" />
    <bitfield id="priority" width="4" begin="7" end="4" description="Priority field" rwaccess="RW" />
    <bitfield id="outportid" width="2" begin="9" end="8" description="Output port ID" rwaccess="RW" />
    <bitfield id="id_size" width="2" begin="11" end="10" description="ID size" rwaccess="RW" />
    <bitfield id="srcid_map" width="4" begin="15" end="12" description="Source ID" rwaccess="RW" />
    <bitfield id="destid" width="16" begin="31" end="16" description="Destination ID" rwaccess="RW" />
  </register>
  <register id="rio_lsu_reg5" offset="0x00d14" width="32" description="(1 of 8, stride 28)">
    <bitfield id="ttype" width="4" begin="3" end="0" description="Transaction field" rwaccess="RW" />
    <bitfield id="ftype" width="4" begin="7" end="4" description="Ftype field for all transactions" rwaccess="RW" />
    <bitfield id="hop_count" width="8" begin="15" end="8" description="RIO hop count field" rwaccess="RW" />
    <bitfield id="drbll_info" width="16" begin="31" end="16" description="Doorbell info" rwaccess="RW" />
  </register>
  <register id="rio_lsu_reg6" offset="0x00d18" width="32" description="(1 of 8, stride 28)">
    <bitfield id="ltid" width="4" begin="3" end="0" description="LSU transaction index" rwaccess="R" />
    <bitfield id="lcb" width="1" begin="4" end="4" description="LSU context bit" rwaccess="R" />
    <bitfield id="full" width="1" begin="30" end="30" description="All shadow registers are in use" rwaccess="R" />
    <bitfield id="busy" width="1" begin="31" end="31" description="Command register status" rwaccess="R" />
    <bitfield id="flush" width="1" begin="0" end="0" description="Flush bit" rwaccess="W" />
    <bitfield id="restart" width="1" begin="1" end="1" description="Restart bit" rwaccess="W" />
    <bitfield id="scrid_map" width="4" begin="5" end="2" description="Shadow register source ID bit" rwaccess="W" />
    <bitfield id="cbusy" width="1" begin="27" end="27" description="Clear busy bit" rwaccess="W" />
    <bitfield id="privid" width="4" begin="31" end="28" description="PrivID" rwaccess="W" />
  </register>
  <register id="rio_lsu_setup_reg0" offset="0x00de0" width="32" description="">
    <bitfield id="lsu0_cnt" width="4" begin="3" end="0" description="LSU0 count" rwaccess="R" />
    <bitfield id="lsu1_cnt" width="4" begin="7" end="4" description="LSU1 count" rwaccess="R" />
    <bitfield id="lsu2_cnt" width="4" begin="11" end="8" description="LSU2 count" rwaccess="R" />
    <bitfield id="lsu3_cnt" width="4" begin="15" end="12" description="LSU3 count" rwaccess="R" />
    <bitfield id="lsu4_cnt" width="4" begin="19" end="16" description="LSU4 count" rwaccess="R" />
    <bitfield id="lsu5_cnt" width="4" begin="23" end="20" description="LSU5 count" rwaccess="R" />
    <bitfield id="lsu6_cnt" width="4" begin="27" end="24" description="LSU6 count" rwaccess="R" />
    <bitfield id="lsu7_cnt" width="4" begin="31" end="28" description="LSU7 count" rwaccess="R" />
    <bitfield id="shadow_grp0" width="5" begin="4" end="0" description="Shadow registers associated with all the LSU 0-3" rwaccess="W" />
    <bitfield id="shadow_grp1" width="5" begin="20" end="16" description="Shadow registers associated with all the LSU 4-7" rwaccess="W" />
  </register>
  <register id="rio_lsu_setup_reg1" offset="0x00de4" width="32" description="">
    <bitfield id="lsu_edma" width="8" begin="7" end="0" description="LSU0..7 edma" rwaccess="RW" />
    <bitfield id="timeout_cnt" width="2" begin="9" end="8" description="Timeout count" rwaccess="RW" />
  </register>
  <register id="lsu_stat_reg" offset="0x00de8" width="32" description="(1 of 6, stride 4)">
    <bitfield id="lsuX_stat" width="32" begin="31" end="0" description="LSU stat" rwaccess="RW" />
  </register>
  <register id="rio_lsu_flow_masks" offset="0x00e00" width="32" description="(1 of 4, stride 4)">
    <bitfield id="lsu_flow_mask" width="32" begin="31" end="0" description="LSU flow masks" rwaccess="RW" />
  </register>
  <register id="rio_supervisor_id" offset="0x00e4c" width="32" description="">
    <bitfield id="b_suprvsr_id_16" width="16" begin="15" end="0" description="16b supervisor ID" rwaccess="RW" />
    <bitfield id="b_suprvsr_id_8" width="8" begin="23" end="16" description="8b supervisor ID" rwaccess="RW" />
  </register>
  <register id="rio_flow_cntl" offset="0x00e50" width="32" description="(1 of 16, stride 4)">
    <bitfield id="flow_cntl_id" width="16" begin="15" end="0" description="Flow control ID" rwaccess="RW" />
    <bitfield id="tt" width="2" begin="17" end="16" description="Selects flow control ID length" rwaccess="RW" />
  </register>
  <register id="rio_tx_cppi_flow_masks" offset="0x00eb0" width="32" description="(1 of 8, stride 4)">
    <bitfield id="tx_queue_flow_mask" width="32" begin="31" end="0" description="Transmit CPPI flow masks" rwaccess="RW" />
  </register>
  <register id="rio_tx_queue_sch_info" offset="0x00ed0" width="32" description="(1 of 4, stride 4)">
    <bitfield id="queue0_info" width="8" begin="7" end="0" description="Queues 0 4 8 12 info" rwaccess="RW" />
    <bitfield id="queue1_info" width="8" begin="15" end="8" description="Queues 1 5 9 13 info" rwaccess="RW" />
    <bitfield id="queue2_info" width="8" begin="23" end="16" description="Queues 2 6 10 14 info" rwaccess="RW" />
    <bitfield id="queue3_info" width="8" begin="31" end="24" description="Queues 3 7 11 15 info" rwaccess="RW" />
  </register>
  <register id="rio_garbage_coll_qid0" offset="0x00ee0" width="32" description="">
    <bitfield id="garbage_qid_tout" width="14" begin="13" end="0" description="Garbage timeout" rwaccess="RW" />
    <bitfield id="garbage_qid_len" width="14" begin="29" end="16" description="Garbage length mismatch" rwaccess="RW" />
  </register>
  <register id="rio_garbage_coll_qid1" offset="0x00ee4" width="32" description="">
    <bitfield id="garbage_qid_trans_err" width="14" begin="13" end="0" description="Garbage transaction error" rwaccess="RW" />
    <bitfield id="garbage_qid_retry" width="14" begin="29" end="16" description="Garbage excessive retries" rwaccess="RW" />
  </register>
  <register id="rio_garbage_coll_qid2" offset="0x00ee8" width="32" description="">
    <bitfield id="garbage_qid_ssize" width="14" begin="13" end="0" description="Garbage ssize" rwaccess="RW" />
    <bitfield id="garbage_qid_prog" width="14" begin="29" end="16" description="Garbage queue for identifying all programming errors" rwaccess="RW" />
  </register>
  <register id="rio_dev_id" offset="0x0b000" width="32" description="">
    <bitfield id="dev_id" width="16" begin="31" end="16" description="Device ID" rwaccess="RW" />
    <bitfield id="dev_ven_id" width="16" begin="15" end="0" description="Device vendor ID" rwaccess="RW" />
  </register>
  <register id="rio_dev_info" offset="0x0b004" width="32" description="">
    <bitfield id="device_rev" width="32" begin="31" end="0" description="Device revision level" rwaccess="RW" />
  </register>
  <register id="rio_asbly_id" offset="0x0b008" width="32" description="">
    <bitfield id="asbly_id" width="16" begin="31" end="16" description="Assembly ID" rwaccess="RW" />
    <bitfield id="asbly_ven_id" width="16" begin="15" end="0" description="Assembly vendor ID" rwaccess="RW" />
  </register>
  <register id="rio_asbly_info" offset="0x0b00c" width="32" description="">
    <bitfield id="asbly_rev" width="16" begin="31" end="16" description="Assembly revision level" rwaccess="RW" />
    <bitfield id="ext_feat_ptr" width="16" begin="15" end="0" description="Extended features pointer" rwaccess="RW" />
  </register>
  <register id="rio_pe_feat" offset="0x0b010" width="32" description="">
    <bitfield id="brdg" width="1" begin="31" end="31" description="Bridge" rwaccess="RW" />
    <bitfield id="mem" width="1" begin="30" end="30" description="Memory" rwaccess="RW" />
    <bitfield id="proc" width="1" begin="29" end="29" description="Processor" rwaccess="RW" />
    <bitfield id="sw" width="1" begin="28" end="28" description="Switching capabilities" rwaccess="RW" />
    <bitfield id="mult_p" width="1" begin="27" end="27" description="Multiport" rwaccess="RW" />
    <bitfield id="flow_arb" width="1" begin="11" end="11" description="Flow arbitration support" rwaccess="RW" />
    <bitfield id="mc" width="1" begin="10" end="10" description="Multicast" rwaccess="RW" />
    <bitfield id="ertc" width="1" begin="9" end="9" description="Extended route table configuration support" rwaccess="RW" />
    <bitfield id="srtc" width="1" begin="8" end="8" description="Standard route table configuration support" rwaccess="RW" />
    <bitfield id="flow_ctrl" width="1" begin="7" end="7" description="Flow control support" rwaccess="RW" />
    <bitfield id="crf" width="1" begin="5" end="5" description="Critical request flow support" rwaccess="RW" />
    <bitfield id="ctls" width="1" begin="4" end="4" description="Common transport large system support" rwaccess="RW" />
    <bitfield id="ext_fea" width="1" begin="3" end="3" description="Extended features pointer is valid" rwaccess="RW" />
    <bitfield id="ext_as" width="3" begin="2" end="0" description="Extended addressing support" rwaccess="RW" />
  </register>
  <register id="rio_sw_port" offset="0x0b014" width="32" description="">
    <bitfield id="port_total" width="8" begin="15" end="8" description="Port total" rwaccess="R" />
    <bitfield id="port_num" width="8" begin="7" end="0" description="Port number" rwaccess="R" />
  </register>
  <register id="rio_src_op" offset="0x0b018" width="32" description="">
    <bitfield id="g_read" width="1" begin="31" end="31" description="Supports GSM read operation" rwaccess="RW" />
    <bitfield id="g_iread" width="1" begin="30" end="30" description="Supports GSM instruction read operation" rwaccess="RW" />
    <bitfield id="g_read_own" width="1" begin="29" end="29" description="Supports GSM read-for-ownership operation" rwaccess="RW" />
    <bitfield id="g_dc_invalidate" width="1" begin="28" end="28" description="Supports GSM data cache invalidate operation" rwaccess="RW" />
    <bitfield id="g_castout" width="1" begin="27" end="27" description="Supports GSM castout operation" rwaccess="RW" />
    <bitfield id="g_dc_flush" width="1" begin="26" end="26" description="Supports GSM data cache flush" rwaccess="RW" />
    <bitfield id="g_io_read" width="1" begin="25" end="25" description="Supports GSM I/O read operation" rwaccess="RW" />
    <bitfield id="g_ic_invalidate" width="1" begin="24" end="24" description="Supports GSM instruction cache invalidate operation" rwaccess="RW" />
    <bitfield id="g_tlb_invalidate" width="1" begin="23" end="23" description="Supports GSM TLB invalidate-entry operation" rwaccess="RW" />
    <bitfield id="g_tlb_sync" width="1" begin="22" end="22" description="Supports GSM TLB invalidate entry sync operation" rwaccess="RW" />
    <bitfield id="g_rio_rsvd_10" width="1" begin="21" end="21" description="This field is reserved by the RapidIO Interconnect Specification" rwaccess="RW" />
    <bitfield id="g_rio_rsvd_11" width="1" begin="20" end="20" description="This field is reserved by the RapidIO Interconnect Specification" rwaccess="RW" />
    <bitfield id="ds_tm" width="1" begin="19" end="19" description="Supports data streaming traffic management" rwaccess="RW" />
    <bitfield id="ds" width="1" begin="18" end="18" description="Supports data streaming" rwaccess="RW" />
    <bitfield id="implement_def" width="2" begin="17" end="16" description="Implementation defined" rwaccess="RW" />
    <bitfield id="read" width="1" begin="15" end="15" description="Supports read operation" rwaccess="RW" />
    <bitfield id="write" width="1" begin="14" end="14" description="Supports write operation" rwaccess="RW" />
    <bitfield id="strm_wr" width="1" begin="13" end="13" description="Supports streaming write operation" rwaccess="RW" />
    <bitfield id="wr_res" width="1" begin="12" end="12" description="Supports write-with-response operation" rwaccess="RW" />
    <bitfield id="d_msg" width="1" begin="11" end="11" description="Supports data messaging" rwaccess="RW" />
    <bitfield id="dbell" width="1" begin="10" end="10" description="Supports doorbell" rwaccess="RW" />
    <bitfield id="acswap" width="1" begin="9" end="9" description="Supports atomic (compare-and-swap) operation" rwaccess="RW" />
    <bitfield id="atswap" width="1" begin="8" end="8" description="Supports atomic (test-and-swap) operation" rwaccess="RW" />
    <bitfield id="a_inc" width="1" begin="7" end="7" description="Supports atomic (increment) operation" rwaccess="RW" />
    <bitfield id="a_dec" width="1" begin="6" end="6" description="Supports atomic (decrement) operation" rwaccess="RW" />
    <bitfield id="a_set" width="1" begin="5" end="5" description="Supports atomic (set) operation" rwaccess="RW" />
    <bitfield id="a_clear" width="1" begin="4" end="4" description="Supports atomic (clear) operation" rwaccess="RW" />
    <bitfield id="a_swap" width="32" begin="34" end="3" description="Supports atomic (swap) operation" rwaccess="RW" />
    <bitfield id="port_wr" width="1" begin="2" end="2" description="Supports port-write operation" rwaccess="RW" />
    <bitfield id="implement_def2" width="2" begin="1" end="0" description="Implementation defined" rwaccess="RW" />
  </register>
  <register id="rio_dest_op" offset="0x0b01c" width="32" description="">
    <bitfield id="g_read" width="1" begin="31" end="31" description="Supports GSM read operation" rwaccess="RW" />
    <bitfield id="g_iread" width="1" begin="30" end="30" description="Supports GSM instruction read operation" rwaccess="RW" />
    <bitfield id="g_read_own" width="1" begin="29" end="29" description="Supports GSM read-for-ownership operation" rwaccess="RW" />
    <bitfield id="g_dc_invalidate" width="1" begin="28" end="28" description="Supports GSM data cache invalidate operation" rwaccess="RW" />
    <bitfield id="g_castout" width="1" begin="27" end="27" description="Supports GSM castout operation" rwaccess="RW" />
    <bitfield id="g_dc_flush" width="1" begin="26" end="26" description="Supports GSM data cache flush" rwaccess="RW" />
    <bitfield id="g_io_read" width="1" begin="25" end="25" description="Supports GSM I/O read operation" rwaccess="RW" />
    <bitfield id="g_ic_invalidate" width="1" begin="24" end="24" description="Supports GSM instruction cache invalidate operation" rwaccess="RW" />
    <bitfield id="g_tlb_invalidate" width="1" begin="23" end="23" description="Supports GSM TLB invalidate-entry operation" rwaccess="RW" />
    <bitfield id="g_tlb_sync" width="1" begin="22" end="22" description="Supports GSM TLB invalidate entry sync operation" rwaccess="RW" />
    <bitfield id="g_rio_rsvd_10" width="1" begin="21" end="21" description="This field is reserved by the RapidIO Interconnect Specification" rwaccess="RW" />
    <bitfield id="g_rio_rsvd_11" width="1" begin="20" end="20" description="This field is reserved by the RapidIO Interconnect Specification" rwaccess="RW" />
    <bitfield id="ds_tm" width="1" begin="19" end="19" description="Supports data streaming traffic management" rwaccess="RW" />
    <bitfield id="ds" width="1" begin="18" end="18" description="Supports data streaming" rwaccess="RW" />
    <bitfield id="implement_def" width="2" begin="17" end="16" description="Implementation defined" rwaccess="RW" />
    <bitfield id="read" width="1" begin="15" end="15" description="Supports read operation" rwaccess="RW" />
    <bitfield id="write" width="1" begin="14" end="14" description="Supports write operation" rwaccess="RW" />
    <bitfield id="strm_wr" width="1" begin="13" end="13" description="Supports streaming write operation" rwaccess="RW" />
    <bitfield id="wr_res" width="1" begin="12" end="12" description="Supports write-with-response operation" rwaccess="RW" />
    <bitfield id="d_msg" width="1" begin="11" end="11" description="Supports data messaging" rwaccess="RW" />
    <bitfield id="dbell" width="1" begin="10" end="10" description="Supports doorbell" rwaccess="RW" />
    <bitfield id="acswap" width="1" begin="9" end="9" description="Supports atomic (compare-and-swap) operation" rwaccess="RW" />
    <bitfield id="atswap" width="1" begin="8" end="8" description="Supports atomic (test-and-swap) operation" rwaccess="RW" />
    <bitfield id="a_inc" width="1" begin="7" end="7" description="Supports atomic (increment) operation" rwaccess="RW" />
    <bitfield id="a_dec" width="1" begin="6" end="6" description="Supports atomic (decrement) operation" rwaccess="RW" />
    <bitfield id="a_set" width="1" begin="5" end="5" description="Supports atomic (set) operation" rwaccess="RW" />
    <bitfield id="a_clear" width="1" begin="4" end="4" description="Supports atomic (clear) operation" rwaccess="RW" />
    <bitfield id="a_swap" width="1" begin="3" end="3" description="Supports atomic (swap) operation" rwaccess="RW" />
    <bitfield id="port_wr" width="1" begin="2" end="2" description="Supports port-write operation" rwaccess="RW" />
    <bitfield id="implement_def2" width="2" begin="1" end="0" description="Implementation defined" rwaccess="RW" />
  </register>
  <register id="rio_ds_info" offset="0x0b03c" width="32" description="">
    <bitfield id="max_pdu" width="16" begin="31" end="16" description="The maximum PDU size in bytes supported by the destination end point" rwaccess="R" />
    <bitfield id="seg_support" width="16" begin="15" end="0" description="The number of segmentation contexts supported by the destination endpoint" rwaccess="R" />
  </register>
  <register id="rio_ds_ll_ctl" offset="0x0b048" width="32" description="">
    <bitfield id="tm_types" width="4" begin="31" end="28" description="Traffic management types supported" rwaccess="R" />
    <bitfield id="tm_mode" width="4" begin="27" end="24" description="Traffic management mode of operation" rwaccess="RW" />
    <bitfield id="mtu" width="8" begin="7" end="0" description="Maximum transmission unit" rwaccess="R" />
  </register>
  <register id="rio_pe_ll_ctl" offset="0x0b04c" width="32" description="">
    <bitfield id="ext_addr_ctl" width="3" begin="2" end="0" description="Controls the number of address bits generated by the PE as a source and processed by the PE as the target of an operation" rwaccess="RW" />
  </register>
  <register id="rio_lcl_cfg_hbar" offset="0x0b058" width="32" description="">
    <bitfield id="lcsba1" width="16" begin="30" end="15" description="See RapidIO spec 4.5.3" rwaccess="RW" />
    <bitfield id="lcsba0" width="15" begin="14" end="0" description="See RapidIO spec 4.5.3" rwaccess="RW" />
  </register>
  <register id="rio_lcl_cfg_bar" offset="0x0b05c" width="32" description="">
    <bitfield id="lcsba1" width="1" begin="31" end="31" description="See RapidIO spec 4.5.3" rwaccess="RW" />
    <bitfield id="lcsba0" width="31" begin="30" end="0" description="See RapidIO spec 4.5.3" rwaccess="RW" />
  </register>
  <register id="rio_base_id" offset="0x0b060" width="32" description="">
    <bitfield id="base_id" width="8" begin="23" end="16" description="Base ID of device in small common transport system" rwaccess="RW" />
    <bitfield id="large_base_id" width="16" begin="15" end="0" description="Base ID of device in large common transport system" rwaccess="RW" />
  </register>
  <register id="rio_host_base_id_lock" offset="0x0b068" width="32" description="">
    <bitfield id="host_base_id" width="16" begin="15" end="0" description="Base ID for the device initializing endpoint" rwaccess="RW" />
  </register>
  <register id="rio_comp_tag" offset="0x0b06c" width="32" description="">
    <bitfield id="ctag" width="32" begin="31" end="0" description="Component tag" rwaccess="RW" />
  </register>
  <register id="rio_sp_mb_head" offset="0x0b100" width="32" description="">
    <bitfield id="ef_ptr" width="16" begin="31" end="16" description="Extended features pointer" rwaccess="R" />
    <bitfield id="ef_id" width="16" begin="15" end="0" description="Hard-wired extended features ID" rwaccess="R" />
  </register>
  <register id="rio_sp_lt_ctl" offset="0x0b120" width="32" description="">
    <bitfield id="tval" width="24" begin="31" end="8" description="Timeout interval value" rwaccess="RW" />
  </register>
  <register id="rio_sp_rt_ctl" offset="0x0b124" width="32" description="">
    <bitfield id="tval" width="24" begin="31" end="8" description="Timeout interval value" rwaccess="RW" />
  </register>
  <register id="rio_sp_gen_ctl" offset="0x0b13c" width="32" description="">
    <bitfield id="host" width="1" begin="31" end="31" description="Host devices" rwaccess="RW" />
    <bitfield id="mast_en" width="1" begin="30" end="30" description="Master Enable" rwaccess="RW" />
    <bitfield id="disc" width="1" begin="29" end="29" description="Discovered" rwaccess="RW" />
  </register>
  <register id="rio_sp_lm_req" offset="0x0b140" width="32" description="(1 of 4, stride 32)">
    <bitfield id="cmd" width="3" begin="2" end="0" description="Command" rwaccess="RW" />
  </register>
  <register id="rio_sp_lm_resp" offset="0x0b144" width="32" description="(1 of 4, stride 32)">
    <bitfield id="resp_valid" width="1" begin="31" end="31" description="Response valid" rwaccess="R" />
    <bitfield id="ack_id_stat" width="6" begin="10" end="5" description="AckID status field" rwaccess="R" />
    <bitfield id="link_stat" width="5" begin="4" end="0" description="Link status field" rwaccess="R" />
  </register>
  <register id="rio_sp_ackid_stat" offset="0x0b148" width="32" description="(1 of 4, stride 32)">
    <bitfield id="clr_outstd_ackid" width="1" begin="31" end="31" description="Discard all outstanding unack packets" rwaccess="RW" />
    <bitfield id="inb_ackid" width="6" begin="29" end="24" description="Inbound ack ID" rwaccess="RW" />
    <bitfield id="outstd_ackid" width="5" begin="12" end="8" description="Outstanding ack ID" rwaccess="R" />
    <bitfield id="outb_ackid" width="6" begin="5" end="0" description="Outbound ack ID" rwaccess="RW" />
  </register>
  <register id="rio_sp_ctl2" offset="0x0b154" width="32" description="(1 of 4, stride 32)">
    <bitfield id="baud_sel" width="4" begin="31" end="28" description="Baud rate indicator" rwaccess="R" />
    <bitfield id="baud_disc" width="1" begin="27" end="27" description="Support baud rate discovery" rwaccess="R" />
    <bitfield id="gb_1p25" width="1" begin="25" end="25" description="Support 1.25 Gbaud" rwaccess="R" />
    <bitfield id="gb_1p25_en" width="1" begin="24" end="24" description="1.25 Gbaud enable" rwaccess="RW" />
    <bitfield id="gb_2p5" width="1" begin="23" end="23" description="Support 2.25 Gbaud" rwaccess="R" />
    <bitfield id="gb_2p5_en" width="1" begin="22" end="22" description="2.25 Gbaud enable" rwaccess="RW" />
    <bitfield id="gb_3p125" width="1" begin="21" end="21" description="Support 3.25 Gbaud" rwaccess="R" />
    <bitfield id="gb_3p125_en" width="1" begin="20" end="20" description="3.25 Gbaud enable" rwaccess="RW" />
    <bitfield id="gb_5p0" width="1" begin="19" end="19" description="Support 5.25 Gbaud" rwaccess="R" />
    <bitfield id="gb_5p0_en" width="1" begin="18" end="18" description="Gbaud 5.25 enable" rwaccess="RW" />
    <bitfield id="gb_6p25" width="1" begin="17" end="17" description="Support 6.25 Gbaud" rwaccess="R" />
    <bitfield id="gb_6p25_en" width="1" begin="16" end="16" description="6.25 Gbaud enable" rwaccess="RW" />
    <bitfield id="inact_en" width="1" begin="3" end="3" description="Inactivity enable" rwaccess="RW" />
    <bitfield id="d_scrm_dis" width="1" begin="2" end="2" description="Data de-scrambler disable" rwaccess="RW" />
    <bitfield id="rtec" width="1" begin="1" end="1" description="Remote transmit emphasis control" rwaccess="R" />
    <bitfield id="rtec_en" width="1" begin="0" end="0" description="Remote transmit emphasis control enable" rwaccess="R" />
  </register>
  <register id="rio_sp_err_stat" offset="0x0b158" width="32" description="(1 of 4, stride 32)">
    <bitfield id="idle2" width="1" begin="31" end="31" description="Support idle sequence 2" rwaccess="R" />
    <bitfield id="idle2_en" width="1" begin="30" end="30" description="Idle sequence 2 enable" rwaccess="R" />
    <bitfield id="idle2_seq" width="1" begin="29" end="29" description="Idle sequence active" rwaccess="R" />
    <bitfield id="txfc" width="1" begin="27" end="27" description="Transmitter/Receiver flow control" rwaccess="R" />
    <bitfield id="output_drop" width="1" begin="26" end="26" description="Output port dropped packet" rwaccess="W" />
    <bitfield id="output_fail" width="1" begin="25" end="25" description="Output failed encountered" rwaccess="W" />
    <bitfield id="output_degr" width="1" begin="24" end="24" description="Output degraded encountered" rwaccess="W" />
    <bitfield id="output_retry" width="1" begin="20" end="20" description="Output retry encountered" rwaccess="W" />
    <bitfield id="output_retried" width="1" begin="19" end="19" description="Output retried" rwaccess="R" />
    <bitfield id="output_retry_stopped" width="1" begin="18" end="18" description="Output retry stopped" rwaccess="R" />
    <bitfield id="output_err" width="1" begin="17" end="17" description="Output error encountered" rwaccess="W" />
    <bitfield id="output_err_stopped" width="1" begin="16" end="16" description="Output error stopped" rwaccess="R" />
    <bitfield id="input_retry_stopped" width="1" begin="10" end="10" description="Input retry stopped" rwaccess="R" />
    <bitfield id="input_err_enctr" width="1" begin="9" end="9" description="Input error encountered" rwaccess="W" />
    <bitfield id="input_err_stopped" width="1" begin="8" end="8" description="Input error stopped" rwaccess="R" />
    <bitfield id="port_write_pend" width="1" begin="4" end="4" description="Port write pending" rwaccess="W" />
    <bitfield id="port_unavl" width="1" begin="3" end="3" description="Port unavailable" rwaccess="R" />
    <bitfield id="port_err" width="1" begin="2" end="2" description="Port error" rwaccess="W" />
    <bitfield id="port_ok" width="1" begin="1" end="1" description="Port ok" rwaccess="R" />
    <bitfield id="port_uninit" width="1" begin="0" end="0" description="Port uninitialized" rwaccess="R" />
  </register>
  <register id="rio_sp_ctl" offset="0x0b15c" width="32" description="(1 of 4, stride 32)">
    <bitfield id="port_width" width="2" begin="31" end="30" description="Port widths supported" rwaccess="R" />
    <bitfield id="init_pwidth" width="3" begin="29" end="27" description="Initialized port width" rwaccess="R" />
    <bitfield id="over_pwidth" width="3" begin="26" end="24" description="Port width override" rwaccess="RW" />
    <bitfield id="port_dis" width="1" begin="23" end="23" description="Port disable" rwaccess="RW" />
    <bitfield id="otp_en" width="1" begin="22" end="22" description="Output port transmit enable" rwaccess="RW" />
    <bitfield id="inp_en" width="1" begin="21" end="21" description="Inbound port enable" rwaccess="RW" />
    <bitfield id="err_dis" width="1" begin="20" end="20" description="Error checking disable" rwaccess="RW" />
    <bitfield id="mult_cs" width="1" begin="19" end="19" description="Multicast event control symbols send" rwaccess="RW" />
    <bitfield id="flow_ctrl" width="1" begin="18" end="18" description="Enable flow control transactions" rwaccess="RW" />
    <bitfield id="enum_b" width="1" begin="17" end="17" description="Enumeration boundary bit" rwaccess="RW" />
    <bitfield id="flow_arb" width="1" begin="16" end="16" description="Enable flow arbitration transactions" rwaccess="RW" />
    <bitfield id="over_pwidth2" width="2" begin="15" end="14" description="Override port width 2" rwaccess="R" />
    <bitfield id="port_width2" width="2" begin="13" end="12" description="Port width 2" rwaccess="R" />
    <bitfield id="stop_fail_en" width="1" begin="3" end="3" description="Stop failed enable" rwaccess="RW" />
    <bitfield id="drop_en" width="1" begin="2" end="2" description="Drop packet enable" rwaccess="RW" />
    <bitfield id="port_lockout" width="1" begin="1" end="1" description="Port lockout" rwaccess="RW" />
    <bitfield id="ptyp" width="1" begin="0" end="0" description="Port type" rwaccess="R" />
  </register>
  <register id="rio_err_rpt_bh" offset="0x0c000" width="32" description="">
    <bitfield id="ef_ptr" width="16" begin="31" end="16" description="Extended features pointer" rwaccess="R" />
    <bitfield id="ef_id" width="16" begin="15" end="0" description="Extended features ID" rwaccess="R" />
  </register>
  <register id="rio_err_det" offset="0x0c008" width="32" description="">
    <bitfield id="io_err_resp" width="1" begin="31" end="31" description="Received a response of ERROR for an IO Logical Layer Request" rwaccess="RW" />
    <bitfield id="msg_err_resp" width="1" begin="30" end="30" description="Received a response of ERROR for an MSG Logical Layer Request" rwaccess="RW" />
    <bitfield id="gsm_err_resp" width="1" begin="29" end="29" description="Received a response of ERROR for an GSM Logical Layer Request" rwaccess="R" />
    <bitfield id="msg_fmt_err" width="1" begin="28" end="28" description="Received MESSAGE packet data payload with an invalid size or segment (MSG logical)" rwaccess="RW" />
    <bitfield id="ill_trans_decode" width="1" begin="27" end="27" description="Received illegal fields in the request/response packet for a supported transaction (IO/MSG/GSM logical)" rwaccess="RW" />
    <bitfield id="ill_trans_tgt_err" width="1" begin="26" end="26" description="Received a packet that contained a destination ID that is not defined for this end point" rwaccess="R" />
    <bitfield id="msg_req_timeout" width="1" begin="25" end="25" description="A required message request has not been received within the specified time-out interval (MSG logical)" rwaccess="RW" />
    <bitfield id="pkt_resp_timeout" width="1" begin="24" end="24" description="A required response has not been received within the specified timeout interval (IO/MSG/GSM logical)" rwaccess="RW" />
    <bitfield id="unsolicited_resp" width="1" begin="23" end="23" description="An unsolicited/unexpected Response packet was received (IO/MSG/GSM logical; only Maintenance response for switches)" rwaccess="RW" />
    <bitfield id="unsupported_trans" width="1" begin="22" end="22" description="A transaction is received that is not supported in the Destination Operations CAR (IO/MSG/GSM logical; only Maintenance port-write for switches)" rwaccess="RW" />
    <bitfield id="pdu_len_err" width="1" begin="14" end="14" description="The length of a reassembled PDU differs from the PDU length" rwaccess="RW" />
    <bitfield id="short_stream_seg" width="1" begin="13" end="13" description="Received a start or continuation data streaming segment with a payload size less than that the MTU" rwaccess="RW" />
    <bitfield id="long_stream_seg" width="1" begin="12" end="12" description="Received a data streaming segment with a payload size greater than the MTU" rwaccess="RW" />
    <bitfield id="open_stream_context" width="1" begin="11" end="11" description="A start or single data streaming segment was received for an already open segmentation context" rwaccess="RW" />
    <bitfield id="missing_stream_context" width="1" begin="10" end="10" description="A continuation or end data streaming segment was received for a closed or non-existent segmentation context" rwaccess="RW" />
    <bitfield id="no_context_available" width="1" begin="9" end="9" description="No context available for type9 traffic causing the packet to be dropped" rwaccess="RW" />
    <bitfield id="cppi_security_violation" width="1" begin="7" end="7" description="Access to one of the RX queues was blocked and mapping was not possible" rwaccess="RW" />
    <bitfield id="rx_dma_err" width="1" begin="6" end="6" description="DMA access to MAU was blocked" rwaccess="RW" />
    <bitfield id="tx_retry_credit_timeout" width="1" begin="5" end="5" description="If the TXU does not get credit for a retry packet, and times out, this error bit will be set" rwaccess="RW" />
  </register>
  <register id="rio_err_en" offset="0x0c00c" width="32" description="">
    <bitfield id="io_err_resp_en" width="1" begin="31" end="31" description="Enable reporting of an IO error response" rwaccess="RW" />
    <bitfield id="msg_err_resp_en" width="1" begin="30" end="30" description="Enable reporting of a Message error response" rwaccess="RW" />
    <bitfield id="gsm_err_resp_en" width="1" begin="29" end="29" description="Enable reporting of a GSM error response" rwaccess="RW" />
    <bitfield id="msg_fmt_err_en" width="1" begin="28" end="28" description="Enable reporting of a message format error" rwaccess="RW" />
    <bitfield id="ill_trans_decode_en" width="1" begin="27" end="27" description="Enable reporting of an illegal transaction decode error" rwaccess="RW" />
    <bitfield id="ill_trans_tgt_err_en" width="1" begin="26" end="26" description="Enable reporting of an illegal transaction target error" rwaccess="RW" />
    <bitfield id="msg_req_timeout_en" width="1" begin="25" end="25" description="Enable reporting of a Message Request time-out error" rwaccess="RW" />
    <bitfield id="pkt_resp_timeout_en" width="1" begin="24" end="24" description="Enable reporting of a packet response time-out error" rwaccess="RW" />
    <bitfield id="unsolicited_resp_en" width="1" begin="23" end="23" description="Enable reporting of an unsolicited response error" rwaccess="RW" />
    <bitfield id="unsupported_trans_en" width="1" begin="22" end="22" description="Enable reporting of an unsupported transaction error" rwaccess="RW" />
    <bitfield id="pdu_len_err_en" width="1" begin="14" end="14" description="Enable reporting of a reassembled PDU length that differs from the PDU length carried in the end data streaming segment packet header" rwaccess="RW" />
    <bitfield id="short_stream_seg_en" width="1" begin="13" end="13" description="Enable reporting of a start or continuation data streaming segment received with a payload size less that the MTU" rwaccess="RW" />
    <bitfield id="long_stream_seg_en" width="1" begin="12" end="12" description="Enable reporting of a any data streaming segment received with a payload size greater then the MTU" rwaccess="RW" />
    <bitfield id="open_stream_context_en" width="1" begin="11" end="11" description="Enable reporting of a start or single data streaming segment received for an already open segmentation context" rwaccess="RW" />
    <bitfield id="missing_stream_context_en" width="1" begin="10" end="10" description="Enable reporting of a continuation or end data streaming segment received for a closed or non-existent segmentation context" rwaccess="RW" />
    <bitfield id="no_context_available_en" width="1" begin="9" end="9" description="Enable reporting of no context available for type9 traffic causing the packet to be dropped" rwaccess="RW" />
    <bitfield id="cppi_security_violation_en" width="1" begin="7" end="7" description="Enable reporting of attempt at unauthorized access to a RX queue" rwaccess="RW" />
    <bitfield id="rx_dma_err_en" width="1" begin="6" end="6" description="Enable reporting of attempt at unauthorized memory location access" rwaccess="RW" />
    <bitfield id="tx_retry_credit_timeout_en" width="1" begin="5" end="5" description="Enable reporting of if the TXU does not get credit for a retry packet, and times out, this error bit will be set" rwaccess="RW" />
  </register>
  <register id="rio_h_addr_capt" offset="0x0c010" width="32" description="">
    <bitfield id="addr_high" width="32" begin="31" end="0" description="Most Significant 32 bits of the address associated with the error" rwaccess="RW" />
  </register>
  <register id="rio_addr_capt" offset="0x0c014" width="32" description="">
    <bitfield id="addr_low" width="29" begin="31" end="3" description="Least Significant 29 bits of the address associated with the error" rwaccess="RW" />
    <bitfield id="xamsbs" width="2" begin="1" end="0" description="Extended address bits of the address associated with the error" rwaccess="RW" />
  </register>
  <register id="rio_id_capt" offset="0x0c018" width="32" description="">
    <bitfield id="msb_dstid" width="8" begin="31" end="24" description="Most significant byte of the destinationID associated with the error" rwaccess="RW" />
    <bitfield id="dstid" width="8" begin="23" end="16" description="The destinationID associated with the error" rwaccess="RW" />
    <bitfield id="msb_srctid" width="8" begin="15" end="8" description="Most significant byte of the sourceID associated with the error" rwaccess="RW" />
    <bitfield id="srcid" width="8" begin="7" end="0" description="The sourceID associated with the error" rwaccess="RW" />
  </register>
  <register id="rio_ctrl_capt" offset="0x0c01c" width="32" description="">
    <bitfield id="ftype" width="4" begin="31" end="28" description="Format type associated with the error" rwaccess="RW" />
    <bitfield id="ttype" width="4" begin="27" end="24" description="Transaction type associated with the error" rwaccess="RW" />
    <bitfield id="msg_info" width="8" begin="23" end="16" description="Letter, mbox, and msgseg for the last message request received for the mailbox that had an error" rwaccess="RW" />
    <bitfield id="imp_specific" width="16" begin="15" end="0" description="Implementation specific information associated with the error" rwaccess="RW" />
  </register>
  <register id="rio_pw_tgt_id" offset="0x0c028" width="32" description="">
    <bitfield id="deviceid_msb" width="8" begin="31" end="24" description="MSB of the port-write target deviceID" rwaccess="RW" />
    <bitfield id="deviceid" width="8" begin="23" end="16" description="Port-write target deviceID" rwaccess="RW" />
    <bitfield id="id_large" width="1" begin="15" end="15" description="ID size for port write" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_det" offset="0x0c040" width="32" description="(1 of 4, stride 64)">
    <bitfield id="imp_spec" width="1" begin="31" end="31" description="Error implementation specific information" rwaccess="RW" />
    <bitfield id="cs_crc_err" width="1" begin="22" end="22" description="Received control symbol with bad CRC" rwaccess="R" />
    <bitfield id="cs_ill_id" width="1" begin="21" end="21" description="Received ack control symbol with unexpected ack ID" rwaccess="RW" />
    <bitfield id="cs_not_acc" width="1" begin="20" end="20" description="Received packet not accepted control symbol" rwaccess="RW" />
    <bitfield id="pkt_ill_ackid" width="1" begin="19" end="19" description="Received packet with unexpected ack ID" rwaccess="RW" />
    <bitfield id="pkt_crc_err" width="1" begin="18" end="18" description="Received packet with bad CRC" rwaccess="RW" />
    <bitfield id="pkt_ill_size" width="1" begin="17" end="17" description="Received packet exceeds 276 bytes" rwaccess="RW" />
    <bitfield id="dscram_los" width="1" begin="14" end="14" description="Loss of descrambler synchronization" rwaccess="RW" />
    <bitfield id="lr_ackid_ill" width="1" begin="5" end="5" description="Non-outstanding link response ack ID received" rwaccess="RW" />
    <bitfield id="prot_err" width="1" begin="4" end="4" description="Unexpected protocol error received" rwaccess="RW" />
    <bitfield id="delin_err" width="1" begin="2" end="2" description="Delineation error received" rwaccess="R" />
    <bitfield id="cs_ack_ill" width="1" begin="1" end="1" description="Unexpected ack control symbol received" rwaccess="RW" />
    <bitfield id="link_to" width="1" begin="0" end="0" description="Link timeout" rwaccess="RW" />
  </register>
  <register id="rio_sp_rate_en" offset="0x0c044" width="32" description="(1 of 4, stride 64)">
    <bitfield id="imp_spec_en" width="1" begin="31" end="31" description="Implementation on specific error enable" rwaccess="RW" />
    <bitfield id="cs_crc_en" width="1" begin="22" end="22" description="Received control symbol with bad crc enable" rwaccess="RW" />
    <bitfield id="cs_ill_id_en" width="1" begin="21" end="21" description="Received ack control symbol with unexpected ack ID enable" rwaccess="RW" />
    <bitfield id="cs_not_acc_en" width="1" begin="20" end="20" description="Received packet not accepted control symbol enable" rwaccess="RW" />
    <bitfield id="pkt_ill_ackid_en" width="1" begin="19" end="19" description="Received packet not unexpected ackID" rwaccess="RW" />
    <bitfield id="pkt_crc_err_en" width="1" begin="18" end="18" description="Received packet with bad CRC enable" rwaccess="RW" />
    <bitfield id="pkt_ill_size_en" width="1" begin="17" end="17" description="Received packet exceeds 276 bytes enable" rwaccess="RW" />
    <bitfield id="dscram_los_en" width="1" begin="14" end="14" description="Loss of descrambler synchronization enable" rwaccess="RW" />
    <bitfield id="lr_ackid_ill_en" width="1" begin="5" end="5" description="Non-outstanding link response ackID enable" rwaccess="RW" />
    <bitfield id="prot_err_en" width="1" begin="4" end="4" description="Error rate counting of protocol errors enable" rwaccess="RW" />
    <bitfield id="delin_err_en" width="1" begin="2" end="2" description="Error rate counting of delineation errors enable" rwaccess="RW" />
    <bitfield id="cs_ack_ill_en" width="1" begin="1" end="1" description="Received unexpected ack control symbol enable" rwaccess="RW" />
    <bitfield id="link_to_en" width="1" begin="0" end="0" description="Link timeout enable" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_attr_capt" offset="0x0c048" width="32" description="(1 of 4, stride 64)">
    <bitfield id="info_type" width="3" begin="31" end="29" description="Type of Information logged" rwaccess="RW" />
    <bitfield id="err_type" width="5" begin="28" end="24" description="Error type" rwaccess="RW" />
    <bitfield id="impl_dep" width="20" begin="23" end="4" description="Implementation dependant error info" rwaccess="RW" />
    <bitfield id="val_capt" width="1" begin="0" end="0" description="Capture registers contain valid info" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_capt_0" offset="0x0c04c" width="32" description="(1 of 4, stride 64)">
    <bitfield id="capt_0" width="32" begin="31" end="0" description="Character and control symbol or bytes 0 to 3 of packet header" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_capt_1" offset="0x0c050" width="32" description="(1 of 4, stride 64)">
    <bitfield id="capt_1" width="32" begin="31" end="0" description="Bytes 4 to 7 of packet header" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_capt_2" offset="0x0c054" width="32" description="(1 of 4, stride 64)">
    <bitfield id="capt_2" width="32" begin="31" end="0" description="Bytes 8 to 11 of packet header" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_capt_3" offset="0x0c058" width="32" description="(1 of 4, stride 64)">
    <bitfield id="capt_3" width="32" begin="31" end="0" description="Bytes 12 to 15 of packet header" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_rate" offset="0x0c068" width="32" description="(1 of 4, stride 64)">
    <bitfield id="err_rb" width="8" begin="31" end="24" description="Error rate bias" rwaccess="RW" />
    <bitfield id="err_rr" width="2" begin="17" end="16" description="Error rate recovery" rwaccess="RW" />
    <bitfield id="err_peak" width="8" begin="15" end="8" description="Peak error rate" rwaccess="RW" />
    <bitfield id="err_rate_cnt" width="8" begin="7" end="0" description="Error rate counter" rwaccess="RW" />
  </register>
  <register id="rio_sp_err_thresh" offset="0x0c06c" width="32" description="(1 of 4, stride 64)">
    <bitfield id="err_rft" width="8" begin="31" end="24" description="Error rate failed threshold trigger" rwaccess="RW" />
    <bitfield id="err_rdt" width="8" begin="23" end="16" description="Error rate degraded threshold trigger" rwaccess="RW" />
  </register>
  <register id="rio_per_lane_bh" offset="0x0e000" width="32" description="">
    <bitfield id="ef_ptr" width="16" begin="31" end="16" description="Extended features pointer" rwaccess="R" />
    <bitfield id="ef_id" width="16" begin="15" end="0" description="Extended features ID" rwaccess="R" />
  </register>
  <register id="rio_lane_stat0" offset="0x0e010" width="32" description="(1 of 4, stride 32)">
    <bitfield id="port_num" width="8" begin="31" end="24" description="Port number associated with this lane" rwaccess="R" />
    <bitfield id="lane_num" width="4" begin="23" end="20" description="Lane within the port that this lane is associated with" rwaccess="R" />
    <bitfield id="tx_type" width="1" begin="19" end="19" description="Transmitter type" rwaccess="RW" />
    <bitfield id="tx_mode" width="1" begin="18" end="18" description="Transmitter mode" rwaccess="R" />
    <bitfield id="rx_type" width="2" begin="17" end="16" description="Receiver type" rwaccess="RW" />
    <bitfield id="rx_inv" width="1" begin="15" end="15" description="Receiver input inverted" rwaccess="R" />
    <bitfield id="rx_trn" width="1" begin="14" end="14" description="Receiver trained" rwaccess="R" />
    <bitfield id="rx_sync" width="1" begin="13" end="13" description="Receiver synchronization" rwaccess="R" />
    <bitfield id="rx_rdy" width="1" begin="12" end="12" description="Receiver ready" rwaccess="R" />
    <bitfield id="err_cnt" width="4" begin="11" end="8" description="Decoding error count" rwaccess="R" />
    <bitfield id="chg_sync" width="1" begin="7" end="7" description="Change in RX_SYNC state" rwaccess="R" />
    <bitfield id="chg_trn" width="1" begin="6" end="6" description="Change in RX_TRN value" rwaccess="R" />
    <bitfield id="stat1" width="1" begin="3" end="3" description="Stat1 register exists" rwaccess="RW" />
    <bitfield id="stat2_7" width="3" begin="2" end="0" description="Stat2" rwaccess="RW" />
  </register>
  <register id="rio_lane_stat1" offset="0x0e014" width="32" description="(1 of 4, stride 32)">
    <bitfield id="idle2" width="1" begin="31" end="31" description="Indicates IDLE2 sequence received" rwaccess="W" />
    <bitfield id="info_ok" width="1" begin="30" end="30" description="Indicates IDLE2 information current" rwaccess="R" />
    <bitfield id="chg" width="1" begin="29" end="29" description="Other register bits changed" rwaccess="R" />
    <bitfield id="impl_spec" width="1" begin="28" end="28" description="Implementation specific meaning" rwaccess="R" />
    <bitfield id="lp_rx_trn" width="1" begin="27" end="27" description="Link partner receiver trained" rwaccess="R" />
    <bitfield id="lp_width" width="3" begin="26" end="24" description="Link partner port width" rwaccess="R" />
    <bitfield id="lp_lane_num" width="4" begin="23" end="20" description="Link partner lane number status" rwaccess="R" />
    <bitfield id="lp_tap_m1" width="2" begin="19" end="18" description="Link partner tap minus 1 status" rwaccess="R" />
    <bitfield id="lp_tap_p1" width="2" begin="17" end="16" description="Link partner tap plus 1 status" rwaccess="R" />
    <bitfield id="lp_scrm" width="1" begin="15" end="15" description="Link partner data scramble/descramble setting" rwaccess="R" />
  </register>
  <register id="rio_plm_bh" offset="0x1b000" width="32" description="">
    <bitfield id="next_blk_ptr" width="16" begin="31" end="16" description="Pointer to the next register block" rwaccess="R" />
    <bitfield id="blk_rev" width="4" begin="15" end="12" description="Block type revision" rwaccess="R" />
    <bitfield id="blk_type" width="12" begin="11" end="0" description="Block type" rwaccess="R" />
  </register>
  <register id="rio_plm_sp_imp_spec_ctl" offset="0x1b080" width="32" description="(1 of 4, stride 128)">
    <bitfield id="payl_cap" width="1" begin="31" end="31" description="Payload capture" rwaccess="RW" />
    <bitfield id="use_idle2" width="1" begin="30" end="30" description="Allows use of the IDLE2 sequence below 5.5 Gbaud" rwaccess="RW" />
    <bitfield id="use_idle1" width="1" begin="29" end="29" description="Allows use of the IDLE1 sequence above 5.5 Gbaud" rwaccess="RW" />
    <bitfield id="dlb_en" width="1" begin="28" end="28" description="Digital equipment loopback mode for port" rwaccess="RW" />
    <bitfield id="force_reinit" width="1" begin="26" end="26" description="Force Link Re-initialization Process" rwaccess="RW" />
    <bitfield id="soft_rst_port" width="1" begin="25" end="25" description="Software reset control for this port" rwaccess="RW" />
    <bitfield id="tx_bypass" width="1" begin="24" end="24" description="Bypass the transmitter clock crossing FIFO" rwaccess="RW" />
    <bitfield id="llb_en" width="1" begin="23" end="23" description="Line loopback mode for port" rwaccess="RW" />
    <bitfield id="port_self_rst" width="1" begin="21" end="21" description="Port self reset" rwaccess="RW" />
    <bitfield id="self_rst" width="1" begin="20" end="20" description="Self reset" rwaccess="RW" />
    <bitfield id="swap_tx" width="2" begin="19" end="18" description="Transmitter lane swap functionality" rwaccess="RW" />
    <bitfield id="swap_rx" width="2" begin="17" end="16" description="Receiver lane swap functionality" rwaccess="RW" />
    <bitfield id="dlt_thresh" width="16" begin="15" end="0" description="Sets threshold for the dead link timer" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_pwdn_ctl" offset="0x1b084" width="32" description="(1 of 4, stride 128)">
    <bitfield id="pwdn_port" width="1" begin="0" end="0" description="Power down port" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_status" offset="0x1b090" width="32" description="(1 of 4, stride 128)">
    <bitfield id="max_denial" width="1" begin="31" end="31" description="Maximum denial error" rwaccess="W" />
    <bitfield id="link_init" width="1" begin="28" end="28" description="Link initialization notification" rwaccess="W" />
    <bitfield id="dlt" width="1" begin="27" end="27" description="Dead link timer event" rwaccess="W" />
    <bitfield id="port_err" width="1" begin="26" end="26" description="Port error" rwaccess="W" />
    <bitfield id="output_fail" width="1" begin="25" end="25" description="Output fail" rwaccess="W" />
    <bitfield id="output_degr" width="1" begin="24" end="24" description="Output degradation" rwaccess="W" />
    <bitfield id="rst_req" width="1" begin="16" end="16" description="Inbound reset request received" rwaccess="W" />
    <bitfield id="pbm_pw" width="1" begin="15" end="15" description="Physical buffer module detected a port-write" rwaccess="R" />
    <bitfield id="tlm_pw" width="1" begin="14" end="14" description="Transport layer module detected a port-write" rwaccess="R" />
    <bitfield id="mecs" width="1" begin="12" end="12" description="Inbound MECS received" rwaccess="W" />
    <bitfield id="pbm_int" width="1" begin="11" end="11" description="Physical buffer module detected an interrupt" rwaccess="R" />
    <bitfield id="tlm_int" width="1" begin="10" end="10" description="Transport layer module detected an interrupt" rwaccess="R" />
  </register>
  <register id="rio_plm_sp_int_enable" offset="0x1b094" width="32" description="(1 of 4, stride 128)">
    <bitfield id="max_denial" width="1" begin="31" end="31" description="Maximum denial error enable" rwaccess="RW" />
    <bitfield id="link_init" width="1" begin="28" end="28" description="Link initialization notification enable" rwaccess="RW" />
    <bitfield id="dlt" width="1" begin="27" end="27" description="Dead link timer event enable" rwaccess="RW" />
    <bitfield id="port_err" width="1" begin="26" end="26" description="Port error enable" rwaccess="RW" />
    <bitfield id="output_fail" width="1" begin="25" end="25" description="Output fail enable" rwaccess="RW" />
    <bitfield id="output_degr" width="1" begin="24" end="24" description="Output degradation enable" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_pw_enable" offset="0x1b098" width="32" description="(1 of 4, stride 128)">
    <bitfield id="max_denial" width="1" begin="31" end="31" description="Port-write maximum denial error enable" rwaccess="RW" />
    <bitfield id="link_init" width="1" begin="28" end="28" description="Port-write link initialization notification enable" rwaccess="RW" />
    <bitfield id="dlt" width="1" begin="27" end="27" description="Port-write dead link timer event enable" rwaccess="RW" />
    <bitfield id="port_err" width="1" begin="26" end="26" description="Port-write port error enable" rwaccess="RW" />
    <bitfield id="output_fail" width="1" begin="25" end="25" description="Port-write output fail enable" rwaccess="RW" />
    <bitfield id="output_degr" width="1" begin="24" end="24" description="Port-write output degradation enable" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_event_gen" offset="0x1b09c" width="32" description="(1 of 4, stride 128)">
    <bitfield id="max_denial" width="1" begin="31" end="31" description="Create maximum denial event" rwaccess="RW" />
    <bitfield id="link_init" width="1" begin="28" end="28" description="Create link initialization event" rwaccess="RW" />
    <bitfield id="dlt" width="1" begin="27" end="27" description="Create dead link timer event" rwaccess="RW" />
    <bitfield id="port_err" width="1" begin="26" end="26" description="Create port error event" rwaccess="RW" />
    <bitfield id="output_fail" width="1" begin="25" end="25" description="Create output fail event" rwaccess="RW" />
    <bitfield id="output_degr" width="1" begin="24" end="24" description="Create output degradation event" rwaccess="RW" />
    <bitfield id="rst_req" width="1" begin="16" end="16" description="Create inbound reset request" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_all_int_en" offset="0x1b0a0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="irq_en" width="1" begin="0" end="0" description="Interrupt error reporting" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_all_pw_en" offset="0x1b0a4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="pw_en" width="1" begin="0" end="0" description="Port-write error reporting enable" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_path_ctl" offset="0x1b0b0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="path_id" width="5" begin="20" end="16" description="Path in which this port resides" rwaccess="R" />
    <bitfield id="path_configuration" width="3" begin="10" end="8" description="Path configuration" rwaccess="R" />
    <bitfield id="path_mode" width="3" begin="2" end="0" description="Path mode" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_discovery_timer" offset="0x1b0b4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="discovery_timer" width="4" begin="31" end="28" description="Port 0" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_silence_timer" offset="0x1b0b8" width="32" description="(1 of 4, stride 128)">
    <bitfield id="silence_timer" width="4" begin="31" end="28" description="Silence timer" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_vmin_exp" offset="0x1b0bc" width="32" description="(1 of 4, stride 128)">
    <bitfield id="vmin_exp" width="5" begin="28" end="24" description="Number of VALID code groups required for synchronization" rwaccess="RW" />
    <bitfield id="imax" width="4" begin="19" end="16" description="Maximum threshold for Icounter" rwaccess="RW" />
    <bitfield id="mmax" width="4" begin="11" end="8" description="Maximum threshold for Mcounter" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_pol_ctl" offset="0x1b0c0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="tx3_pol" width="1" begin="19" end="19" description="TX3 polarity" rwaccess="RW" />
    <bitfield id="tx2_pol" width="1" begin="18" end="18" description="TX2 polarity" rwaccess="RW" />
    <bitfield id="tx1_pol" width="1" begin="17" end="17" description="TX1 polarity" rwaccess="RW" />
    <bitfield id="tx0_pol" width="1" begin="16" end="16" description="TX0 polarity" rwaccess="RW" />
    <bitfield id="rx3_pol" width="1" begin="3" end="3" description="RX3 polarity" rwaccess="RW" />
    <bitfield id="rx2_pol" width="1" begin="2" end="2" description="RX2 polarity" rwaccess="RW" />
    <bitfield id="rx1_pol" width="1" begin="1" end="1" description="RX1 polarity" rwaccess="RW" />
    <bitfield id="rx0_pol" width="1" begin="0" end="0" description="RX0 polarity" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_denial_ctl" offset="0x1b0c8" width="32" description="(1 of 4, stride 128)">
    <bitfield id="cnt_pna" width="1" begin="29" end="29" description="Packet-not-accepted control" rwaccess="RW" />
    <bitfield id="cnt_rty" width="1" begin="28" end="28" description="Count retry" rwaccess="RW" />
    <bitfield id="denial_thresh" width="8" begin="7" end="0" description="Denial threshold" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_rcvd_mecs" offset="0x1b0d0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="cmd_stat" width="8" begin="7" end="0" description="MECS commands received" rwaccess="W" />
  </register>
  <register id="rio_plm_sp_mecs_fwd" offset="0x1b0d8" width="32" description="(1 of 4, stride 128)">
    <bitfield id="subscription" width="7" begin="7" end="1" description="Specifies which MECS command values the port should forward to its link" rwaccess="RW" />
    <bitfield id="mult_cs" width="1" begin="0" end="0" description="This bit is mapped to RapidIO Port 0..3 Control CSR" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_long_cs_tx1" offset="0x1b0e0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="stype_0" width="3" begin="30" end="28" description="Encoding for control symbol" rwaccess="RW" />
    <bitfield id="par_0" width="6" begin="25" end="20" description="Used in conjunction with stype0 encoding" rwaccess="RW" />
    <bitfield id="par_1" width="6" begin="17" end="12" description="Used in conjunction with stype0 encoding" rwaccess="RW" />
    <bitfield id="cs_emb" width="1" begin="8" end="8" description="Embed control symbol into data stream" rwaccess="RW" />
    <bitfield id="stype_1" width="3" begin="6" end="4" description="Encoding for the control symbol that uses the CMD parameter" rwaccess="RW" />
    <bitfield id="cmd" width="3" begin="2" end="0" description="Used with stype1 encoding to define the link maintenance commands" rwaccess="RW" />
  </register>
  <register id="rio_plm_sp_long_cs_tx2" offset="0x1b0e4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="stype_2" width="3" begin="30" end="28" description="Stype 2 encoding" rwaccess="RW" />
    <bitfield id="parm" width="11" begin="26" end="16" description="Used in conjunction with stype2 encoding" rwaccess="RW" />
  </register>
  <register id="rio_tlm_bh" offset="0x1b300" width="32" description="">
    <bitfield id="nxt_blk_ptr" width="16" begin="31" end="16" description="Pointer to the next register block" rwaccess="R" />
    <bitfield id="blk_rev" width="4" begin="15" end="12" description="Block type revision" rwaccess="R" />
    <bitfield id="blk_type" width="12" begin="11" end="0" description="Block type" rwaccess="R" />
  </register>
  <register id="rio_tlm_sp_control" offset="0x1b380" width="32" description="(1 of 4, stride 128)">
    <bitfield id="portgroup_select" width="1" begin="30" end="30" description="Port group configurator" rwaccess="RW" />
    <bitfield id="voq_select" width="2" begin="29" end="28" description="VOQ configurator" rwaccess="RW" />
    <bitfield id="tgt_id_dis" width="1" begin="21" end="21" description="Promiscuous mode configurator used with mtc_tgt_id_dis" rwaccess="RW" />
    <bitfield id="mtc_tgt_id_dis" width="1" begin="20" end="20" description="Promiscuous mode configurator used with tgt_id_dis" rwaccess="RW" />
    <bitfield id="length" width="4" begin="15" end="12" description="Sets number of data nodes" rwaccess="R" />
  </register>
  <register id="rio_tlm_sp_status" offset="0x1b390" width="32" description="(1 of 4, stride 128)">
    <bitfield id="ig_bad_vc" width="1" begin="31" end="31" description="Inbound packet with VC bit set" rwaccess="W" />
    <bitfield id="ig_brr_filter" width="1" begin="20" end="20" description="Discarded inbound transaction based on BRR" rwaccess="W" />
  </register>
  <register id="rio_tlm_sp_int_enable" offset="0x1b394" width="32" description="(1 of 4, stride 128)">
    <bitfield id="ig_bad_vc" width="1" begin="31" end="31" description="Enable ig_bad_vc to contribute to ports IRQ" rwaccess="RW" />
    <bitfield id="ig_brr_filter" width="1" begin="20" end="20" description="Enable ig_brr_filter to contribute to ports IRQ" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_pw_enable" offset="0x1b398" width="32" description="(1 of 4, stride 128)">
    <bitfield id="ig_bad_vc" width="1" begin="31" end="31" description="Enable ig_bad_vc to contribute to port-write request" rwaccess="RW" />
    <bitfield id="ig_brr_filter" width="1" begin="20" end="20" description="Enable ig_brr_filter to contribute to port-write request" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_event_gen" offset="0x1b39c" width="32" description="(1 of 4, stride 128)">
    <bitfield id="ig_bad_vc" width="1" begin="31" end="31" description="Enable ig_bad_vc in port 0" rwaccess="RW" />
    <bitfield id="ig_brr_filter" width="1" begin="20" end="20" description="Enable ig_brr_filter in port 0" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_0_ctl" offset="0x1b3a0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="enable" width="1" begin="31" end="31" description="Enable the base routing register" rwaccess="RW" />
    <bitfield id="route_mr_to_llm" width="1" begin="26" end="26" description="Route MR to LLM when set" rwaccess="RW" />
    <bitfield id="private" width="1" begin="24" end="24" description="Configures BRR to be used by its port or all ports" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_0_pattern_match" offset="0x1b3a4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="pattern" width="16" begin="31" end="16" description="16 bits that are compared against the inbound dest ID" rwaccess="RW" />
    <bitfield id="match" width="16" begin="15" end="0" description="16 bits of inbound dest ID compared against pattern" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_1_ctl" offset="0x1b3b0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="enable" width="1" begin="31" end="31" description="Enable the base routing register" rwaccess="RW" />
    <bitfield id="route_mr_to_llm" width="1" begin="26" end="26" description="Route BRR to LLM when set" rwaccess="RW" />
    <bitfield id="private" width="1" begin="24" end="24" description="Configures BRR to be used by its port or all ports" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_1_pattern_match" offset="0x1b3b4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="pattern" width="16" begin="31" end="16" description="16 bits that are compared against the inbound dest ID" rwaccess="RW" />
    <bitfield id="match" width="16" begin="15" end="0" description="16 bits of inbound dest ID compared against pattern" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_2_ctl" offset="0x1b3c0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="enable" width="1" begin="31" end="31" description="Enable the base routing register" rwaccess="RW" />
    <bitfield id="route_mr_to_llm" width="1" begin="26" end="26" description="Route BRR to LLM when set" rwaccess="RW" />
    <bitfield id="private" width="1" begin="24" end="24" description="Configures BRR to be used by its port or all ports" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_2_pattern_match" offset="0x1b3c4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="pattern" width="16" begin="31" end="16" description="16 bits that are compared against the inbound dest ID" rwaccess="RW" />
    <bitfield id="match" width="16" begin="15" end="0" description="16 bits of inbound dest ID compared against pattern" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_3_ctl" offset="0x1b3d0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="enable" width="1" begin="31" end="31" description="Enable the base routing register" rwaccess="RW" />
    <bitfield id="route_mr_to_llm" width="1" begin="26" end="26" description="Route BRR to LLM when set" rwaccess="RW" />
    <bitfield id="private" width="1" begin="24" end="24" description="Configures BRR to be used by its port or all ports" rwaccess="RW" />
  </register>
  <register id="rio_tlm_sp_brr_3_pattern_match" offset="0x1b3d4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="pattern" width="16" begin="31" end="16" description="16 bits that are compared against the inbound dest ID" rwaccess="RW" />
    <bitfield id="match" width="16" begin="15" end="0" description="16 bits of inbound dest ID compared against pattern" rwaccess="RW" />
  </register>
  <register id="rio_pbm_bh" offset="0x1b600" width="32" description="">
    <bitfield id="next_blk_ptr" width="16" begin="31" end="16" description="Pointer to the next register block" rwaccess="R" />
    <bitfield id="blk_rev" width="4" begin="15" end="12" description="Block type revision" rwaccess="R" />
    <bitfield id="blk_type" width="12" begin="11" end="0" description="Block type" rwaccess="R" />
  </register>
  <register id="rio_pbm_sp_control" offset="0x1b680" width="32" description="(1 of 4, stride 128)">
    <bitfield id="eg_reorder_mode" width="2" begin="5" end="4" description="Selects the reorder action" rwaccess="RW" />
    <bitfield id="eg_reorder_stick" width="3" begin="2" end="0" description="Selects the number of repeat times the CRQ is reordered after each reorder event" rwaccess="RW" />
  </register>
  <register id="rio_pbm_sp_status" offset="0x1b690" width="32" description="(1 of 4, stride 128)">
    <bitfield id="ig_empty" width="1" begin="16" end="16" description="The PBMi has no packets enqueued" rwaccess="R" />
    <bitfield id="eg_empty" width="1" begin="15" end="15" description="The PBMe has no packets enqueued" rwaccess="R" />
    <bitfield id="eg_data_overflow" width="1" begin="4" end="4" description="EG data overflow" rwaccess="W" />
    <bitfield id="eg_crq_overflow" width="1" begin="3" end="3" description="EG CRQ overflow" rwaccess="W" />
    <bitfield id="eg_bad_channel" width="1" begin="1" end="1" description="PBMe received a request to enqueue a packet on a channel enqueue interface which should be unused for the path's mode" rwaccess="W" />
    <bitfield id="eg_babble_packet" width="1" begin="0" end="0" description="PBMe detected a packet that exceeded 276 bytes on its enqueue interface" rwaccess="W" />
  </register>
  <register id="rio_pbm_sp_int_enable" offset="0x1b694" width="32" description="(1 of 4, stride 128)">
    <bitfield id="eg_data_overflow" width="1" begin="4" end="4" description="Enable eg_data_overflow to contribute to ports IRQ" rwaccess="RW" />
    <bitfield id="eg_crq_overflow" width="1" begin="3" end="3" description="Enable eg_crq_overflow to contribute to ports IRQ" rwaccess="RW" />
    <bitfield id="eg_bad_channel" width="1" begin="1" end="1" description="Enable eg_bad_channel to contribute to ports IRQ" rwaccess="RW" />
    <bitfield id="eg_babble_packet" width="1" begin="0" end="0" description="Enable eg_babble_packet to contribute to ports IRQ" rwaccess="RW" />
  </register>
  <register id="rio_pbm_sp_pw_enable" offset="0x1b698" width="32" description="(1 of 4, stride 128)">
    <bitfield id="eg_data_overflow" width="1" begin="4" end="4" description="Enable eg_data_overflow to contribute to port-write" rwaccess="RW" />
    <bitfield id="eg_crq_overflow" width="1" begin="3" end="3" description="Enable eg_crq_overflow to contribute to port-write" rwaccess="RW" />
    <bitfield id="eg_bad_channel" width="1" begin="1" end="1" description="Enable eg_bad_channel to contribute to port-write" rwaccess="RW" />
    <bitfield id="eg_babble_packet" width="1" begin="0" end="0" description="Enable eg_babble_packet to contribute to port-write" rwaccess="RW" />
  </register>
  <register id="rio_pbm_sp_event_gen" offset="0x1b69c" width="32" description="(1 of 4, stride 128)">
    <bitfield id="eg_data_overflow" width="1" begin="4" end="4" description="Enable eg_data_overflow in port 0" rwaccess="RW" />
    <bitfield id="eg_crq_overflow" width="1" begin="3" end="3" description="Enable eg_crq_overflow in port 0" rwaccess="RW" />
    <bitfield id="eg_bad_channel" width="1" begin="1" end="1" description="Enable eg_bad_channel in port 0" rwaccess="RW" />
    <bitfield id="eg_babble_packet" width="1" begin="0" end="0" description="Enable eg_babble_packet in port 0" rwaccess="RW" />
  </register>
  <register id="rio_pbm_sp_ig_resources" offset="0x1b6a0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="datanodes" width="10" begin="25" end="16" description="Number of data nodes implemented in PBMi" rwaccess="R" />
    <bitfield id="tags" width="10" begin="9" end="0" description="Number of tags implemented in PBMi" rwaccess="R" />
  </register>
  <register id="rio_pbm_sp_eg_resources" offset="0x1b6a4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="datanodes" width="10" begin="25" end="16" description="Number of data nodes implemented in PBMe" rwaccess="R" />
    <bitfield id="crq_entries" width="7" begin="6" end="0" description="Number of crq entries implemented in PBMe" rwaccess="R" />
  </register>
  <register id="rio_pbm_sp_ig_watermark0" offset="0x1b6b0" width="32" description="(1 of 4, stride 128)">
    <bitfield id="prio0crf_wm" width="10" begin="25" end="16" description="Priority 0 CRF watermarks" rwaccess="RW" />
    <bitfield id="prio0_wm" width="10" begin="9" end="0" description="Priority 0 watermarks" rwaccess="RW" />
  </register>
  <register id="rio_pbm_sp_ig_watermark1" offset="0x1b6b4" width="32" description="(1 of 4, stride 128)">
    <bitfield id="prio1crf_wm" width="10" begin="25" end="16" description="Priority 1 CRF watermarks" rwaccess="RW" />
    <bitfield id="prio1_wm" width="10" begin="9" end="0" description="Priority 1 watermarks" rwaccess="RW" />
  </register>
  <register id="rio_pbm_sp_ig_watermark2" offset="0x1b6b8" width="32" description="(1 of 4, stride 128)">
    <bitfield id="prio2crf_wm" width="10" begin="25" end="16" description="Priority 2 CRF watermarks" rwaccess="RW" />
    <bitfield id="prio2_wm" width="10" begin="9" end="0" description="Priority 2 watermarks" rwaccess="RW" />
  </register>
  <register id="rio_pbm_sp_ig_watermark3" offset="0x1b6bc" width="32" description="(1 of 4, stride 128)">
    <bitfield id="prio3crf_wm" width="10" begin="25" end="16" description="Priority 3 CRF watermarks" rwaccess="RW" />
    <bitfield id="prio3_wm" width="10" begin="9" end="0" description="Priority 3 watermarks" rwaccess="RW" />
  </register>
  <register id="rio_em_bh" offset="0x1b900" width="32" description="">
    <bitfield id="next_blk_ptr" width="16" begin="31" end="16" description="Pointer to the next register block" rwaccess="R" />
    <bitfield id="blk_rev" width="4" begin="15" end="12" description="Tundra defined revision of the block type" rwaccess="R" />
    <bitfield id="blk_type" width="12" begin="11" end="0" description="Tundra defined identifier for register block type" rwaccess="R" />
  </register>
  <register id="rio_em_int_stat" offset="0x1b910" width="32" description="">
    <bitfield id="port" width="1" begin="29" end="29" description="Port-specific event detected" rwaccess="R" />
    <bitfield id="log" width="1" begin="28" end="28" description="Logical layer event detected" rwaccess="R" />
    <bitfield id="rcs" width="1" begin="27" end="27" description="Reset request detected" rwaccess="R" />
    <bitfield id="mecs" width="1" begin="26" end="26" description="A MECS with an enabled cmd field received" rwaccess="R" />
    <bitfield id="pw_rx" width="1" begin="16" end="16" description="Port-write received" rwaccess="R" />
    <bitfield id="localog" width="1" begin="8" end="8" description="Implementation-specific Logical/Transport layer error" rwaccess="R" />
  </register>
  <register id="rio_em_int_enable" offset="0x1b914" width="32" description="">
    <bitfield id="log" width="1" begin="28" end="28" description="Enable logical layer event to cause interrupt" rwaccess="RW" />
    <bitfield id="mecs" width="1" begin="26" end="26" description="Enables an interrupt to be raised upon reception of an MECS" rwaccess="RW" />
    <bitfield id="pw_rx" width="1" begin="16" end="16" description="Enables the reception of a port-write to cause an interrupt" rwaccess="RW" />
    <bitfield id="localog" width="1" begin="8" end="8" description="Enables an implementation-specific Logical/Transport Layer Error to cause an interrupt" rwaccess="RW" />
  </register>
  <register id="rio_em_int_port_stat" offset="0x1b918" width="32" description="">
    <bitfield id="irq_pending" width="4" begin="3" end="0" description="Per-port interrupt pending status" rwaccess="R" />
  </register>
  <register id="rio_em_pw_stat" offset="0x1b920" width="32" description="">
    <bitfield id="port" width="1" begin="29" end="29" description="Port-specific event detected" rwaccess="R" />
    <bitfield id="log" width="1" begin="28" end="28" description="Logical layer event detected" rwaccess="R" />
    <bitfield id="rcs" width="1" begin="27" end="27" description="Reset request detected" rwaccess="R" />
    <bitfield id="multiport_err" width="1" begin="9" end="9" description="Multiple ports have detected errors which use port-write notification" rwaccess="R" />
    <bitfield id="localog" width="1" begin="8" end="8" description="Implementation-specific local Logical/Transport Layer Error" rwaccess="R" />
  </register>
  <register id="rio_em_pw_en" offset="0x1b924" width="32" description="">
    <bitfield id="log" width="1" begin="28" end="28" description="Enable logical layer event sends port-write when set" rwaccess="RW" />
    <bitfield id="localog" width="1" begin="8" end="8" description="Enables an implementation-specific Logical/Transport Layer Error to cause a port-write to be sent" rwaccess="RW" />
  </register>
  <register id="rio_em_pw_port_stat" offset="0x1b928" width="32" description="">
    <bitfield id="pw_pending" width="4" begin="3" end="0" description="Per-port port-write pending status" rwaccess="R" />
  </register>
  <register id="rio_em_dev_int_en" offset="0x1b930" width="32" description="">
    <bitfield id="int_en" width="1" begin="0" end="0" description="Controls whether the device interrupt line can be asserted" rwaccess="RW" />
  </register>
  <register id="rio_em_dev_pw_en" offset="0x1b934" width="32" description="">
    <bitfield id="pw_en" width="1" begin="0" end="0" description="Enable port-write" rwaccess="RW" />
  </register>
  <register id="rio_em_mecs_stat" offset="0x1b93c" width="32" description="">
    <bitfield id="cmd_stat" width="8" begin="7" end="0" description="MECS command status" rwaccess="W" />
  </register>
  <register id="rio_em_mecs_int_en" offset="0x1b940" width="32" description="">
    <bitfield id="cmd_en" width="8" begin="7" end="0" description="Enables MECS with set cmd to raise an interrupt request" rwaccess="RW" />
  </register>
  <register id="rio_em_mecs_cap_en" offset="0x1b944" width="32" description="">
    <bitfield id="cmd_en" width="8" begin="7" end="0" description="Enables the associated bit of mecs_captured_out to toggle" rwaccess="RW" />
  </register>
  <register id="rio_em_mecs_trig_en" offset="0x1b948" width="32" description="">
    <bitfield id="cmd_stat" width="8" begin="15" end="8" description="A bit is set whenever an edge is detected on corresponding mecs_trigger_in pin" rwaccess="W" />
    <bitfield id="cmd_en" width="8" begin="7" end="0" description="Enables the associated bit of mecs_trigger_in to trigger a MECS request to all SRIO ports" rwaccess="RW" />
  </register>
  <register id="rio_em_mecs_req" offset="0x1b94c" width="32" description="">
    <bitfield id="send" width="1" begin="8" end="8" description="Initiates a MECS request for each cmd value that is set in the CMD field" rwaccess="RW" />
    <bitfield id="cmd" width="8" begin="7" end="0" description="Indicates which MECS commands to be requested" rwaccess="RW" />
  </register>
  <register id="rio_em_mecs_port_stat" offset="0x1b950" width="32" description="">
    <bitfield id="port" width="4" begin="3" end="0" description="MECS received status" rwaccess="W" />
  </register>
  <register id="rio_em_mecs_event_gen" offset="0x1b95c" width="32" description="">
    <bitfield id="cmd_stat" width="8" begin="7" end="0" description="MECS event generation" rwaccess="RW" />
  </register>
  <register id="rio_em_rst_port_stat" offset="0x1b960" width="32" description="">
    <bitfield id="rst_req" width="8" begin="7" end="0" description="Per-port reset control symbol event received status" rwaccess="W" />
  </register>
  <register id="rio_em_rst_int_en" offset="0x1b968" width="32" description="">
    <bitfield id="rst_int_en" width="4" begin="3" end="0" description="Per-port reset request event interrupt enable" rwaccess="RW" />
  </register>
  <register id="rio_em_rst_pw_en" offset="0x1b970" width="32" description="">
    <bitfield id="rst_pw_en" width="4" begin="3" end="0" description="Per-port reset request port-write enable" rwaccess="RW" />
  </register>
  <register id="rio_pw_bh" offset="0x1ba00" width="32" description="">
    <bitfield id="next_blk_ptr" width="16" begin="31" end="16" description="Pointer to the next register block" rwaccess="R" />
    <bitfield id="blk_rev" width="4" begin="15" end="12" description="Tundra defined revision of the block type" rwaccess="R" />
    <bitfield id="blk_type" width="12" begin="11" end="0" description="Tundra defined identifier for register block type" rwaccess="R" />
  </register>
  <register id="rio_pw_ctl" offset="0x1ba04" width="32" description="">
    <bitfield id="pw_timer" width="4" begin="31" end="28" description="Port-write timer" rwaccess="RW" />
    <bitfield id="pwc_mode" width="1" begin="24" end="24" description="Port-write capture mode" rwaccess="RW" />
  </register>
  <register id="rio_pw_route" offset="0x1ba08" width="32" description="">
    <bitfield id="port" width="4" begin="3" end="0" description="Indicates if a port-write should be sent to this port" rwaccess="RW" />
  </register>
  <register id="rio_pw_rx_stat" offset="0x1ba10" width="32" description="">
    <bitfield id="wr_size" width="4" begin="15" end="12" description="Port-write maximum size" rwaccess="RW" />
    <bitfield id="wdptr" width="1" begin="8" end="8" description="Port-write maximum size" rwaccess="RW" />
    <bitfield id="pw_short" width="1" begin="3" end="3" description="Port-write short" rwaccess="RW" />
    <bitfield id="pw_trunc" width="1" begin="2" end="2" description="Port-write truncation" rwaccess="RW" />
    <bitfield id="pw_disc" width="1" begin="1" end="1" description="Port-write discarded" rwaccess="W" />
    <bitfield id="pw_val" width="1" begin="0" end="0" description="Port-write data registers contain valid data" rwaccess="W" />
  </register>
  <register id="rio_pw_rx_event_gen" offset="0x1ba14" width="32" description="">
    <bitfield id="pw_disc" width="1" begin="1" end="1" description="Port-write discarded" rwaccess="RW" />
    <bitfield id="pw_val" width="1" begin="0" end="0" description="Port-write data registers contain valid data" rwaccess="RW" />
  </register>
  <register id="rio_pw_rx_capt" offset="0x1ba20" width="32" description="(1 of 4, stride 4)">
    <bitfield id="pw_capt" width="32" begin="31" end="0" description="Port-write payload" rwaccess="RW" />
  </register>
  <register id="rio_llm_bh" offset="0x1bd00" width="32" description="">
    <bitfield id="next_blk_ptr" width="16" begin="31" end="16" description="Pointer to the next register block" rwaccess="R" />
    <bitfield id="blk_rev" width="4" begin="15" end="12" description="Tundra defined revision of the block type" rwaccess="R" />
    <bitfield id="blk_type" width="12" begin="11" end="0" description="Tundra defined identifier for register block type" rwaccess="R" />
  </register>
  <register id="rio_whiteboard" offset="0x1bd24" width="32" description="">
    <bitfield id="scratch" width="32" begin="31" end="0" description="May be read and written with any value" rwaccess="RW" />
  </register>
  <register id="rio_port_number" offset="0x1bd28" width="32" description="">
    <bitfield id="port_total" width="8" begin="15" end="8" description="Port total" rwaccess="R" />
    <bitfield id="port_num" width="8" begin="7" end="0" description="Port number" rwaccess="R" />
  </register>
  <register id="rio_prescalar_srv_clk" offset="0x1bd30" width="32" description="">
    <bitfield id="prescalar_srv_clk" width="8" begin="7" end="0" description="RIO prescalar srv_clk" rwaccess="RW" />
  </register>
  <register id="rio_reg_rst_ctl" offset="0x1bd34" width="32" description="">
    <bitfield id="clear_sticky" width="1" begin="0" end="0" description="Allow self_rst and pwdn_port to clear sticky register bits" rwaccess="RW" />
  </register>
  <register id="rio_local_err_det" offset="0x1bd48" width="32" description="">
    <bitfield id="ill_id" width="1" begin="26" end="26" description="Illegal transaction target error" rwaccess="RW" />
    <bitfield id="ill_type" width="1" begin="22" end="22" description="Unsupported transaction" rwaccess="RW" />
  </register>
  <register id="rio_local_err_en" offset="0x1bd4c" width="32" description="">
    <bitfield id="ill_id_en" width="1" begin="26" end="26" description="Enable reporting of illegal transaction target errors" rwaccess="RW" />
    <bitfield id="ill_type_en" width="1" begin="22" end="22" description="Enable reporting of unsupported transaction error enable" rwaccess="RW" />
  </register>
  <register id="rio_local_h_addr_capt" offset="0x1bd50" width="32" description="">
    <bitfield id="addr" width="32" begin="31" end="0" description="Most significant bits of address associated with the error" rwaccess="RW" />
  </register>
  <register id="rio_local_addr_capt" offset="0x1bd54" width="32" description="">
    <bitfield id="addr" width="29" begin="31" end="3" description="Least significant 29 bits of address associated with the error" rwaccess="RW" />
    <bitfield id="xamsbs" width="2" begin="1" end="0" description="Extended address bits of the address associated with the error" rwaccess="RW" />
  </register>
  <register id="rio_local_id_capt" offset="0x1bd58" width="32" description="">
    <bitfield id="msb_dest_id" width="8" begin="31" end="24" description="Most significant byte of destID associated with the error" rwaccess="RW" />
    <bitfield id="dest_id" width="8" begin="23" end="16" description="destID associated with the error" rwaccess="RW" />
    <bitfield id="msb_src_id" width="8" begin="15" end="8" description="Most significant byte of srcID associated with the error" rwaccess="RW" />
    <bitfield id="src_id" width="8" begin="7" end="0" description="srcID associated with the error" rwaccess="RW" />
  </register>
  <register id="rio_local_ctrl_capt" offset="0x1bd5c" width="32" description="">
    <bitfield id="ftype" width="4" begin="31" end="28" description="FType associated with the error" rwaccess="RW" />
    <bitfield id="ttype" width="4" begin="27" end="24" description="TType associated with the error" rwaccess="RW" />
    <bitfield id="message_info" width="8" begin="23" end="16" description="Message information" rwaccess="RW" />
  </register>
  <register id="rio_fabric_bh" offset="0x1be00" width="32" description="">
    <bitfield id="next_blk_ptr" width="16" begin="31" end="16" description="Pointer to the next register block" rwaccess="R" />
    <bitfield id="blk_rev" width="4" begin="15" end="12" description="Tundra defined revision of the block type" rwaccess="R" />
    <bitfield id="blk_type" width="12" begin="11" end="0" description="Tundra defined identifier for register block type" rwaccess="R" />
  </register>
  <register id="rio_fabric_csr" offset="0x1be10" width="32" description="">
    <bitfield id="ig_llm_backpressure" width="1" begin="27" end="27" description="Ingress LLM backpressure indication" rwaccess="R" />
    <bitfield id="ig_uc_backpressure" width="1" begin="26" end="26" description="Ingress user core backpressure indication" rwaccess="R" />
  </register>
  <register id="rio_sp_fabric_status" offset="0x1be40" width="32" description="(1 of 4, stride 4)">
    <bitfield id="ig_pkt_enable_status" width="4" begin="23" end="20" description="PBMi packet enable indication" rwaccess="R" />
    <bitfield id="eg_pkt_enable_status" width="4" begin="19" end="16" description="PBMe packet enable indication" rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
