.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000011000001
000000000001110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001100
000000000000001100
000011111000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 5 0
000001111001000010
000111010000000000
000000000000000000
000011110000000001
000000000001100001
000000000001110000
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000001111000000110
000000000001011000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 6 0
000010111000000010
000101111000000000
000001110000000000
000000000000000001
000000000010001101
000011010011010000
001100111000000000
000000000000000000
000000000000000000
000000000000000000
100000000010001110
010000000001011100
000001010000000000
000000001000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000010000000000000
000001110000000001
000000000001101101
000000000001111100
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000001010000000100
000000001000001000
000000000000000000
000000000000001000
000010000000000000
000000010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000100010
000100000000000000
000010000001100000
000010110000011001
000000000001110001
000000000001010000
001100000000000000
000000000000001000
000000000000000000
000100110000000000
000000000000000100
000000000000001000
000001111000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 0
000010000000000000
000110110000100000
000000000000000000
000000000000000001
000001010000000000
000000001000000000
001101010000000000
000000001000001000
000000000000000000
000000000000000000
000000000000011110
000000000001111000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000001100001
000000000011110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000011111000000000
100001111000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
001100000001000000
010000000000000000
100000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
100000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000111000010001000000000000000
000000000000000000000010010001001101000000
111000000000000000000000001001000000000000
000000000000001001000000000011101000000000
110000000000000111100000001000000000000000
110000000000001001100000001011000000000000
000000000000000001000010001000000000000000
000000000000000111000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000010011101000000000000
000000000000000001000000000101000000000000
000000000000001001000010000101000000000000
000000000000000000000111001000000000000000
000000000000000000000100000101000000000000
110000000000000000000000000000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
100000000000001101100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
111000000000000000000111000000000000000000100100000000
100000000000000000000100000000001000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001011011111000000000010000000
000000000000000000000000001001001100000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000000001000000000010000000000000
000000000000000001000000000000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
010000000000000101000000000000000000000000100100000001
100000000000000000000000000000001110000000000000000000

.logic_tile 6 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011100011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000010010000000000000000001111000000000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000100000000101100000010000011000000011110000000000
000001000000000000000010100000010000000011110000000000
000000000000000000000110000111000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 7 1
000000000000001000000110000000000000001111000110000000
000000000000000001000000000000001000001111000000000000
001000000000011000000000000000001010000100000100000000
100000000000101111000011110000000000000000000000000000
110000000000000111100000000000001000000100000100000000
110000000000000000100011110000010000000000000000000000
000000000000001000000000011000000001011001100000000000
000000000000000111000011101101001010100110010000000001
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011001000000001011001100100000000
000000000000000000000000001001001000100110010000000000
010000000000000000000000000000000000000000000101000001
100000000000000000000000001101000000000010000000000000

.logic_tile 8 1
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100001111000001100111000000000
000000000000001101000110110000010000110011000000100100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000100
000000000000111000000000000000001000001100111000000001
000000000010111011000010110000001111110011000000000000
000000000000000000000000000000001000001100111000000100
000000000000000000000000000000001110110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000001001000000000000001100110011000000000001
000000000000000111000000000001101000001100111000000000
000000000000000000000010000000100000110011000000000010
000010100000000000000000000000001001001100111000000010
000001000000000000000000000000001010110011000000000010

.logic_tile 9 1
000000000100000111000000000111000000000000001000000000
000000000000000000100010110000000000000000000000001000
000010000000010000000000000001001100001100111010000000
000001000000100000000010110000100000110011000010000000
000010100000000000000010100101101000001100111000000000
000000100000000000000111000000000000110011000011000001
000000000000000000000000000101001000001100111000000000
000000000000001101000000000000100000110011000011000000
000000001010001000000000000000001001001100111010000000
000000000100001111000000000000001001110011000000000000
000010000000000000000000000000001000001100111010000000
000001000000000000000000000000001011110011000000000000
000001000000101111000000000001001000001100111000000000
000010101010001111000000000000000000110011000001000001
000000000000000000000000000111001000001100111010000000
000000001110000000000000000000000000110011000010000101

.ramb_tile 10 1
000000000000001000000011111000000000000000
000000000110000111000011110011001101000000
111000000000101011100000010001000001010000
000000000001011111100011101001001000000000
010000000000000011100000000000000000000000
010000000000000000000000000101000000000000
000000001110000000000000011000000000000000
000000000000000000000011111111000000000000
000000000000010000000010010000000000000000
000000000001001011000111010011000000000000
000000000000000000000000000011100000000000
000000000000000011000010001011100000010000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
010000000000000000000000001000000000000000
010000000000000000000010001101000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001100000000000000100000000
100000000000001101000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001110000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000011011110000000100000000
000000000000000000000000000000011010110000000010000000
111000000000000000000000000101011011101100010000000000
000000000000000000000000000000111111101100010001000000
010001000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000111000010110101111110101000000100000001
000000000000000000000110000000010000101000000000000000
000000000000001000000000000111000001100000010100000000
000000000000000001000000000000001010100000010010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001000000001100000010110000000
000000000000000011000000000101001100010000100000000000
110000000000000000000110000011011010101000000100000000
000000000000000000000011110000000000101000000010000000

.logic_tile 2 2
100000000000000001100000000001011011100000000000000000
000000000000000000000000000111011010110000010000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000010000001100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000011100000000111100000000000000100000000
000000000000000101100010100000000000000001000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000101000110001101101111101000010000000000
000000000000000000000000000101001101000000010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000100000000
100000000000000000000000001101000000000010000000000000

.ramt_tile 3 2
000000010000001000000000011000000001000000
000010100000001111000011111111001101000000
001000010000000111000111101111000001000000
100000000000000000000000000001101100000000
110000000000000000000000001000000000000000
010000000110000000000011101101000000000000
000000000000000011100111010000000000000000
000000000000000000100111101101000000000000
000000000100000000000000010000000000000000
000010100000000000000011010001000000000000
000000000000000011100000001111100000000000
000010100000000000100011101001000000000000
000000100000000000000110100000000000000000
000001000000000000000000001001000000000000
010000000000000101100111001000000000000000
110000000000000000000100001101000000000000

.logic_tile 4 2
000010100000000001100000011011111010101000000000000000
000000000000000000000011111101000000111101010010000000
111000000000000000000000000011100001100000010100000000
000000000000000000000000000000001010100000010000000000
010010000000000000000000001001000001111001110010000000
010000000000000000000000001101001010100000010000000000
000000000000000111100111101101111110111101010000000000
000000000000001101000111111111100000010100000000000000
000001000000000000000000001000011110101000000100000000
000010000000000000000000000011010000010100000000000000
000000000000000111100000001101100001100000010000000000
000000000000001111100000001101101110110110110000000000
000000000000000000000000000001000001100000010100000000
000000000000000000000000000000001100100000010000000000
010000000000001111100000011011100000101001010100000000
000000000000000001000010000111000000000000000000000000

.logic_tile 5 2
100000000000000000000000000101011110111000000000000000
000000000000100000000000000111011010010000000000000100
111000000000000000000000010000011010000100000100000000
100000000000000101000010000000010000000000000000000000
110000000000000101000000000000000000000000000100000000
000000000000000111000000001111000000000010000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000001100000100000100000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000101111001100000000000000001
000000000000000000000000000101011111110000010000000000
000001000000000001100010000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
010000000000000000000000001001101100101001000000000000
100000000000000000000010001111011010010000000000100000

.logic_tile 6 2
100000100000000101000010101001001111101011010000000000
000010000000000000000100001001101010001011100000000000
111000000000101000000000010000011100000100000100000000
000000000001011001000011100000000000000000000000000000
000001100000000000000000000000000001000000100100000000
000000000000100000000000000000001000000000000000000000
000001000000100101000110000011100001110110110000100000
000000100001000000100000001011101110010110100000000000
000000000000000001100010100001000000000000000100000000
000010000000100000000000000000000000000001000000000001
000000000000001000000000000111011010010101010000000000
000000000000000101000010000000110000010101010000000000
000000100000001000000110100000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000101000000000000001100000000000000000000

.logic_tile 7 2
000000000000000000000000011000000000011001100000000001
000000000000000000000011100001001011100110010000000000
001000000000001001100000010011011010100101100010000000
100000000000001001100010010000011010100101100000000000
110000000000000001100110010000000000000000100110000000
010000000001010001100110010000001001000000000010000000
000000000000001000000110000001100001011001100000000000
000000000000000101000100000000001000011001100010000000
000000000000001000000011110000001101001100110100000000
000000000000000101000011000000011111001100110000000000
000000000000010000000000000101111001100101100010000000
000000000000100000000000000000111010100101100000000000
000001000000000000000000000000011001001100110000000000
000010000000010000000000000000001001001100110010000000
010000001110000000000111000000001010001100110000000000
100000000000000000000100000000001011001100110000000001

.logic_tile 8 2
100000100000100000000110000101001000001100111000000000
000001001000000000000110100000100000110011000010010000
111010000000001001100000000111101000001100110000100000
000001001110001001100010100000000000110011000000000000
110001000000000101000010101001100000110000110000000000
010010000000000000000011110001001100001111000000000000
000010100001001000000000000001001010010101010000000000
000000000000101001000000000000110000010101010011000000
000000000000000000000000000000000000000000100100000010
000000000000000111000011100000001010000000000000000100
000000000000000000000000000000000001011001100000000000
000000000000000000000000001001001010100110010000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
010000000000000001000000010000011000000100000100000100
100000000000000000000010000000010000000000000000000000

.logic_tile 9 2
000001000000000101000000000000001000001100111000000000
000010000000000000000010010000001110110011000001010000
001000000000000000000010101000001000001100110010000000
100000000000000000000010100111000000110011000001100000
010000000000000000000010100001000000000000000100000000
010000000000000000000010100000000000000001000000000001
000000000000000101000000000101000000000000000100000000
000000000000000101000010100000100000000001000000000000
000001000000100000000000000101000000000000000100000100
000010100011010000000000000000100000000001000000000000
000000000000000000000010001001100001110000110000000000
000000000000000000000000001011101001001111000000000000
000000001100000011100000000000011010000100000100000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000001000011010010101010000000001
100000000000001111000000001101000000101010100000000001

.ramt_tile 10 2
000010110000000000000000001000000000000000
000001000000000000000000001011001011000000
001000010000000111100000010111000001000000
100000000000000000000011010111101111100000
110000000110000000000011101000000000000000
010000000000000000000000000111000000000000
000000001110100000000000000000000000000000
000000000000010000000011111111000000000000
000011100000001000000000010000000000000000
000011000000001111000011000111000000000000
000000000000100000000000011011000000000000
000000000001010001000011010001000000100000
000000000000000011100011101000000000000000
000000000000000001000110011001000000000000
110000001000000001000000001000000000000000
010001000000000000000011101101000000000000

.logic_tile 11 2
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000010000000000011110000001101000000000000000000
110010100000000111100000000000001110000100000100000000
110001000000000000100000000000000000000000000001000100
000000000000000000000000000011100000000000000100000000
000000000000000000000000000111100000111111110000000000
000000000000000000000111100000000001000000100100000000
000000100000000000000100000000001001000000000000000000
000000000000000000000000000000000000000000100110000001
000000000000000000000011110000001111000000000000000100
000000000000011000000111010000000000000000000100000000
000000000000100111000011100101000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000001010110000000000000000
000000001010001011000000000000001101110000000000000100
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001101010101000000000000010
000000000000000000000000000000000000101000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000110000000001010101000000100000000
000000000000000000000000001101000000010100000010000000
111000000000001001100010100000011101111001000000000000
000000000000000001000100001001001010110110000000000001
010000000000001000000010100101111000110100010010000000
100000000000001011000000000000001100110100010000000000
000000000000000000000000001000000000100000010100000000
000000000000000111000000000001001010010000100000000000
000000000001011000000000000101001000101000000100000000
000000000000001011000000000000010000101000000010000000
000000000000001000000110001000000000100000010100000000
000000000000000011000000001011001010010000100000000000
000100000000000000000000000101000001100000010110000000
000000000000000000000000000000001000100000010000000000
110000000000000000000000000000000001100000010100000000
000000000000000000000000000101001001010000100000000000

.logic_tile 2 3
100000100000000101000010100000011000111101010110000000
000000000000000101100010110001000000111110100000000000
111000000000000101000110100001111100111101010100000001
100000000000001101100110110000110000111101010000000000
110000000000000000000010101001000000101001010110000000
010000000000001101000100000101000000111111110000000000
000000000000000101000110010000011111110001010000000000
000000000000000101000011100111011101110010100000000000
000000000000000000000000010000000001111001110100000000
000000000000000000000011111001001011110110110010000000
000000000000000000000011111000000000111001110110000000
000000000000000000000010001101001010110110110000000000
000000001100100000000111100001101000101000000000000000
000000000000001101000000001111111011010000100000000000
000000000000000000000010001001101111101000000000000000
000000000000000000000100000101011001011000000000000000

.ramb_tile 3 3
010010000001000111100000001000000000000000
001000000000000000100010011101001101000000
111000000000000000000000000101000001000000
000000000000001001000000000001001100000000
010000000000000111000111000000000000000000
111000000010000001000100001111000000000000
000000000000000000000010001000000000000000
001000001100000000000010001111000000000000
000000000110000000000000001000000000000000
001000000110100000000010000001000000000000
000000000110010111000000000011100000000000
001000000000100001000010000101100000000000
000000000101010000000010000000000000000000
001000000000000000000100001001000000000000
110000000000000000000000001000000000000000
011000000000000000000011101101000000000000

.logic_tile 4 3
000011000000010000000000000101011111111000100000000001
000000000000100000000000000000011110111000100000000000
111000000000000000000000000000000001100000010100000000
000000000000000000000000001011001011010000100000000000
110010000000000001100000010101100000100000010100000000
110000000100000111000011110000101010100000010000000000
000000000000010000000010110101000001111001110000000000
000000000000100000000010110101001100100000010010000000
000000100000000000000111010101111100101000000100000000
000001001010000000000010000000110000101000000000000000
000000000000000111100111000000011010111001000010000000
000000000000000000100100001111011010110110000000000000
000010000100000000000111110101100001100000010100000000
000001000100000000000011100000101011100000010000000000
010000000000000111100000010011000000111001110000000000
000000000001010000000010000101101011100000010010000000

.logic_tile 5 3
000000000101001000000000000000000000000000100100000001
000000000000001111000000000000001111000000000001000010
001000000000000000000000010111001110010101010000000000
100000000000000000000011110000010000010101010000000000
010000000001100000000110001000000000000000000100000010
110000000000000000000000001011000000000010000000000000
000001000000000000000010011011100000111111110000000100
000000000000000101000011100111000000101001010001000100
000000000000000001100000001000000000000000000100000001
000000000000010000000000001001000000000010000000000000
000010100000000000000000000000000000000000000100000001
000001000000000101000010100011000000000010000000000000
000010000001010001000010001101111010101001000000000000
000001001000100000100100001101101000100000000000000000
010000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 6 3
100000000000000000000000010000000000000000000000000000
000010000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000100000000
000000000000010000000010101001000000000010000000000000
000000001110001000000000000000000000000000100100000000
000001000000001011000000000000001011000000000010100000
000000100000010001000000010000000000000000000000000000
000000000000100000100010000000000000000000000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000001100000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000010000001

.logic_tile 7 3
100000000000000111000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
111000000000001101110000000000001101110011000000000000
100000000000000001000010100000001000110011000000000000
000000100000101000000000001001011011110011000000000000
000000100000001101000000001001011011000000000000000000
000000001110001001100010110001100000000000000110000001
000000000000001001100010101011000000111111110001100000
000000000000000000000110000000000001001111000110100000
000010100000000101000000000000001000001111000011000100
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100100000000000001011101010101110000000000000
000000001010010000000000000101101001011110100000000000
010001000000100000000000001011000001110000110000000000
100000100000010000000000001101001010000000000000000000

.logic_tile 8 3
100000001110000101000010100111011110110011110000000000
000000100000000101000110101101111100100001010000000000
111000000000000001100000011111101000000011000000000000
000000001010000000100011001101111010000000110000000000
000000000000001101000010111001011011000110010000000000
000000000000001001100010101001001101100010010000000000
000000000000000101000010001111011011000010000000000000
000000000000000101000010000111101000000110000000000000
000010100000001000000011110011101001101001010100000000
000000000000001001000010000101011100110110101010000001
000000000000001001100000010000001100100000000000000000
000000001010000011000011101011011011010000000000000000
000001001000000000000010010101001111100101100000000000
000010000000000001000111100000001011100101100000000000
010000000000100000000010000001000000000000000000000100
100000000001011001000011110001000000111111110000000000

.logic_tile 9 3
000000000100000000000000000000000000000000001000000000
000000001010000000000010100000001001000000000000001000
000000000000000000000000000001101000001100111000000000
000000000000000101000010110000010000110011000000000000
000000001010000000000010100000001000001100111000000000
000000000001000000000010110000001011110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000111000010100000001011110011000000000000
000000000001010000000000000101101000001100111000000000
000000000000010000000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010000101001000001100111000000000
000010100000000000000000000000100000110011000000000001
000001000110000000000000000111001000001100111000000100
000010100000000000000000000000100000110011000000000000

.ramb_tile 10 3
010000000001001111100000000000000000000000
001010100000001111100010010001001101000000
111000000110000000000000001111000000000000
000000000000000000000000001011001010010000
110010100000000000000000001000000000000000
111000000000001111000000000111000000000000
000000000000001111100000000000000000000000
001000001010001111100000000001000000000000
000010100000000000000000011000000000000000
001001000000000000000011100011000000000000
000000000000000000000111010011100000000000
001000000000000011000011100111100000100000
000000000000000111100111100000000000000000
001000000110001111000100001001000000000000
010000000000000011100000001000000000000000
111000000010000000000000000101000000000000

.logic_tile 11 3
000000000000000101000110000000001000000100000101000001
000000000100000000000000000000010000000000000000000001
001000000000000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000000000000
000000000001010000000010100000000000000000100110000001
000000000000100000000000000000001110000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010100000001000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000001001010001100000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000001100000000111100000000000000100000000
000000000000000000000000000000000000000001000000000010

.logic_tile 12 3
100000000000000000000000000101100000010110100010000000
000000000000000000000000000000000000010110100000000100
101000000000001111100111110111111001110000010000000000
101000000010000001000110000000101000110000010000000000
000000000000000000000000011000011001001000000100000000
000000000000000000000010001111011010000100000000000000
000000000000001111100111100101111001000000000000000000
000000000110001011000100001101111000100001010000000000
000000000000000001100110000001111001100000000100000000
000000000000000000000000000000011001100000000000000000
000000000000000000000000000101111000010111100000000000
000000000000000000000000000000111011010111100000000000
000000000000000011000000000011001100111110100100000000
000000000000000000000000000000100000111110100000000000
000000000000000000000110000001111011000000010100000000
000000000000000000000000000000001001000000010000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000101000110001001000000101001010100100000
001000000000000000100000000111100000000000000000000000
111000000000000101000000000011111010110001010000000000
000000000000000000100000000000001000110001010001000000
010000000000000000000010101011100000100000010010000000
101000000000000000000100000101001011111001110000000000
000000000000000111100000001111100000101001010100000000
001000000000000000100000000111000000000000000000000000
000000000000000000000000000111100001100000010100000000
001000000000000000000000000000101110100000010000000000
000000000000001001100110000011111110101000000100000000
001000000000000001000000000000000000101000000000000000
000000000000000000000000000001111101101100010000000000
001001000000000000000000000000011010101100010000000010
110000000000001011100000010000011111110000000100000000
001000000000001011100011000000001100110000000000000000

.logic_tile 2 4
110000000000000101000000000011011001000100000000000000
001000000000000000100000000011101111010100100000000000
111000000000000101000000001111011110001001000000000000
100000000000001101100000000111011101000101000000000000
110000000000000001100110101001001101000001110000000000
001000000000000000100010111111011100000000010000000000
000000000000001000000000000000000001000000100100000000
001000000000001111000000000000001100000000000000000000
000000000000000000000010000000000000000000100100000000
001000000000001011000000000000001010000000000000000000
000000000000000101100000010111111100001101000000000000
001000000000000011000011011101111101000100000000000000
000000000000001011100000001011011111010000000000000000
001000000000000011000000000001111111010110000000000000
010000000000000000000010000101000001101001010000000000
101000000000000111000011000111101010011001100000000000

.ramt_tile 3 4
000000010000000111100111101000000001000000
000000000000000000100111101111001001000000
001000010000001011100000000101100001000000
100000000000000111100011100001101000001000
010000000000000000000011000000000000000000
110000001110000000000000001001000000000000
000000000000000000000110101000000000000000
000000000000000000000000001111000000000000
000000000000001000000111001000000000000000
000000000000000111000000000001000000000000
000000000000000000000000000111000000000000
000000000000000000000000001001100000000000
000000000000000000000110000000000000000000
000000000010100000000100000011000000000000
110000000001010011100011100000000000000000
110000000000100000100111101011000000000000

.logic_tile 4 4
110000100000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
111000000000001000000000010101011011001000000000000000
100000000000000011000011110111111011001101000010000000
110010100001000000000110000000000000000000000000000000
001001000110100000000000000000000000000000000000000000
000000000000000000000111010000001110000100000100000000
001000000000000000000111110000010000000000000000000000
000000000000000000000111001111011111010000100000000000
001000000000000000000100001001011101101000000000000000
000000000000100000000000011111111000010000000000000000
001000000001010000000010001101101110101001000000000000
000000000000000101000011100011000000000000000100000000
001000000000000111100000000000100000000001000000000000
010000000000000000000110000111000000000000000100000000
101000000000000000000010000000000000000001000000000000

.logic_tile 5 4
110000000000001101000111101000000000111001110100000000
001000000000001011100011100101001000110110110010000000
111000000000001111100111100101011000111101010100000001
100000000000000101100010100000100000111101010000000000
010000001100000101000010011101111001101011010000000000
011000000000000000000010001011101110001011100000000000
000000000000001101100111110001100001111001110100000000
001000000000000001000111010000101001111001110010000000
000000000000000000000011111011101000001000000000000000
001000000000000000000010100011111101000010000000000000
000000001100101000000010001111101110110011110000000000
001000000001010101000110101111001000100001010000000000
000000000000000011000111000101101010100000000000000000
001000000000010000100100000101011111001000000000000000
000001000000000011100000000000011010000000110100000000
001000100000000000100010100000011101000000110000000000

.logic_tile 6 4
010001000100001000000010100000000000000000100100000000
001000000000000001000100000000001010000000000000000000
001000001100000000000111100101100000000000000100000000
100000000000000000000100000000100000000001000000000000
000000000000100001100010000011100001100110010000000000
001000000001010000000100000000101110100110010000000000
000000000100000000000110100000000001000000100100000001
001000000100000000000000000000001001000000000000000000
000000000000001000000000000001000000000000000000100001
001000000000001001000000000101101000000110000011000000
000001000000000101000010101011000000100000010000000000
001010100000000000100100000011001111001001000000000000
000000001110000000000110010000011110001100110000000000
001000000000000000000011010000001011001100110000000000
010000000000001101100000000000001110000100000100000001
101000000000000011000000000000010000000000000000000000

.logic_tile 7 4
010000000000000001100010101111100000000000000000000000
001000000000000000100111110001100000111111110010000000
001000000000001000000010101101001000000100000000000000
100000000000000011000010101001011001001001000000000000
000000000000000101000110000000000000110110110010000100
001000000000000001000100001111001100111001110010000000
000000000000000000000000010000011110000100000100000000
001000000000000000000010010000010000000000000010000000
000000001100000000000111001111001010000000000000000000
001000000000001101000100001011000000000011110000000000
000000000000000000000110110000000000000000000100000000
001000000000000000000010011011000000000010000000000100
000000000000001000000110100001011011000000010000000000
001000000000000101000100001101011001000000000000000000
000000000000100000000110001000000000000000000100000000
001000000000000000000010001011000000000010000000000000

.logic_tile 8 4
110000000000000101100000000000000000000000000100000000
001000000000000101000011100101000000000010000000000010
111000001110001111100010100001111100100000000000000000
000000000000000001000010110001111010000000000000000000
010000000000000011100011110000000001000000100100100000
011000000000001101000111110000001010000000000000000000
000000000000000011100011100001000001100000010000000000
001000000000000000000010001011001001001001000000000000
000000000000000001100011110000011010000100000100000001
001000000000000000100010000000010000000000000000100000
000000001100100000000000011011011000001011010000000000
001000000001000000000010000001101011010010110000000000
000000000000000000000000011011001110011110000000000000
001000000000000000000010000111011011000111100000000000
010000000100000111000000000000011010000100000100000000
101000000000000000100000000000010000000000000000000000

.logic_tile 9 4
010010000000000101000010100011001000001100110000000000
001011100000000000000010110000000000110011000000010000
001000000000000011100111100000001000011010010000000000
100000000000000101100000001101011001100101100000000000
010000000000010111100010000000000000000000000100100000
111000000000000000100010101011000000000010000000000000
000000000000001101000000001001111010000011110000000000
001000000000000111000010101001000000111100000000000000
000000000000000001000000000001001010000011110000000000
001000100000000001100010000101010000111100000000000000
000000000000001000000000001111011011001000010000000000
001000000000000001000000000101001011100001000000000000
000000100000000001100000000000000000000000100100000000
001000001010000000000000000000001100000000000000100000
010000000110000000000000001001111100001100000000000000
101000000000000000000000000001001001110000000000000000

.ramt_tile 10 4
000000010001010000000000001000000001000000
000000001100100000000000001001001011000000
001000010000000000000000010111100001001000
100000000000001111000011011101101100000000
010010100110001000000111111000000000000000
110001000000000111000011100111000000000000
000000000000000111100111000000000000000000
000000000000000000000100001111000000000000
000001101100000000000000001000000000000000
000010100001010000000011100001000000000000
000000000000000001000000000101100000001000
000000000000001001000000000101000000000000
000010001000100000000000000000000000000000
000001000000010111000010001011000000000000
110000000000000111000011100000000000000000
010000000000000000000000000111000000000000

.logic_tile 11 4
010000000000000111100000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
001000100000100000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010010100000000000000111110000000000000000000000000000
011000000000000000000111110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000001110010101010000000000
001001000000000000000000001101010000101010100000000100
000000000000001000000000000101111100100010000000000000
001000000000000001000000000001101011000100010000000000
000001000000000011100000000000000000000000100110000000
001010001110000000000010000000001110000000000010000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 12 4
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000010100111100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000100000101000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100001000000000000001000000000010110100100000000
001000000000100000000000000001000000101001010001000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100011000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 5
000001110100000010
000100001101000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
001110000100000000
000010010100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000110000011111110101000000100000000
000000000000000001000000000000100000101000000000000000
110000000000000000000110001000000001100000010110100000
111000000000000000000000000001001110010000100000000000
000000000000000000000000000000011110110000000100000000
001000000000000000000000000000001100110000000000000000
000000000000100001100000001000011000101000000100000000
001000000000000000000000000111010000010100000000100000
000000000000000001100000010111101010101000000100000000
001000000000000000000011000000010000101000000000000000
000000000000000000000010100111100000010110100000000000
001000000000000000000000000000000000010110100000000000
010000000000001011000000001000011110101000000100000000
001000000000000111100000000011000000010100000000100000

.logic_tile 2 5
110000000000000000000000000011100000000000000100000000
001000000000000000000000000000100000000001000001000000
111000000000000000000000000000011010000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000001000000000000011110000100000110000000
001000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000000101100010001000000000000000000100000000
001000000000000000000100000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
101000001100000000000100000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000010001000000000000000
001001000000100000000000000001001101000000
111010000000000111100000001011100001000000
000001000000001001100000000001001010000000
110000000001000000000000001000000000000000
111000000000101001000000001011000000000000
000000000000001000000010001000000000000000
001000000000001011000011101101000000000000
000010100000001000000000001000000000000000
001000001000000111000010011101000000000000
000000000001011000000000000011000000000000
001000000000101011000010000101000000000000
000000000001000111000111000000000000000000
001000000010000000100000000111000000000000
110000000000000101100000000000000000000000
111000000000000000100000001001000000000000

.logic_tile 4 5
010000000001010000000000000000000000000000001000000000
001000000000100000000000000000001100000000000000001000
000010100000000000000000000011001100001100111000000000
000001000000000000000000000000100000110011000011000001
000010100000000111100011100000001001001100111000000000
001001000100000000000000000000001100110011000000100101
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001101110011000010000100
000000000000000000000010110000001000001100111000000110
001000001010000101000011010000001011110011000000000000
000000000001011000000000000111101000001100111000000000
001000000000100011000000000000100000110011000000000000
000000100000001000000000000000001000001100111000000110
001011000000000011000000000000001010110011000000000000
000000000000000000000010100000001000001100111000000110
001000000000000000000000000000001110110011000000000000

.logic_tile 5 5
010000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000000100000
001000001110001101000000011000000001011001100000000000
100000000000000001000010011011001111100110010000000000
110000100000000000000000000000011100000100000100000001
011001000000000000000000000000010000000000000000100001
000000000000000000000000001001111111100000000000000000
001000000000001101000000000001101010000000100000000000
000000100000000001100000010000000001001111000110000000
001001001010000000000010110000001000001111000001000000
000000000000000000000010110000000000000000100110000100
001000000000000000000010100000001111000000000001000001
000000000000010101000000000000000001000000100100000000
001000001010100000000010100000001101000000000000000010
010000000000000001000000000000001110000100000110000001
101000000000000000100010100000000000000000000001000011

.logic_tile 6 5
010000000000100111100110100101001110000000000010000000
001000000000010000100000001011110000000010100000000000
001000000000000101100010111111000001010000100000000000
100000000000001101000110011001101011000110000000000000
000000000000000101000010111001011010111001010100000000
001010100001000000100110001001001100110000000010000001
000000000000001101000110101111111100111100010100000000
001000000000000111000010111111111001111100001000100001
000000000010000000000110000001111101000001100000000000
001000000000000001000010000000001011000001100000000000
000000000000101111000010011101111011010110100000000100
001000000001010001000011000011011000000100100000000000
000000000000000000000111000000000001011001100000000000
001000000000010000000110001101001000100110010000000000
010010100001010000000111010101011101000000010000000100
101000000000000000000110011011001101000010000000000000

.logic_tile 7 5
010100000000000101000000001000001100100000100000000000
001000100000000111100010100001011010010000010000000000
001000000000001111000011101000001110010101010000000000
100000000000000011000000000101000000101010100000000000
010100000000000001100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111100000001111011100100001110000000000
001000000000011101000000001001011000000111100000000000
000000000100000001000010000000000000000000000100000000
001000000000100000000000000001000000000010000000000000
000000001110000000000000000000011010000011110100000000
001000000000000001000010100000000000000011110000000000
000000001110000101000000000001101100010101010100000000
001001000000000000000000000000000000010101010000000000
010000000000000000000000000011100001011001100100000000
101000000000000000000000000000001000011001100000000000

.logic_tile 8 5
110000000001001101100111000101011000000000000000000000
001000000000000101000111110001101011100000000000000000
111000000000001101000000011001001100101000000000000001
000000000000000111000011011101110000000001010000000000
000000000000001000000110000101100000000000000110000000
001000000000001101000010110000000000000001000000000000
000000000000001001000111100111011000000000000000000000
001000000000000101000110000101011101100001010000000000
000000000000001000000010100000001111011000000000000000
001000001000001001000110001111001010100100000000000000
000000000000000000000110000000000000000000000000000000
001000001100000001000000000000000000000000000000000000
000000000000001001000110001011111110000010000000000000
001000000000001111000100000011101100000010100000000000
000000000000001000000000000001111010011101000000000000
001000000000001001000000001001011000001011100000000000

.logic_tile 9 5
010100000000000000000010101001100000101001010000000000
001000000000000101000000001101000000000000000001000000
001000000110001101000000000001001100011000100000000000
100000000000000001000000000101001011100110000000000000
000000000000001000000110010000011100000100000110000000
001000000000001111000011000000000000000000000000100000
000000001010001000000010100001001101110100100000000000
001000000000000101000011100111001011011110000000000000
000000000000001001100000011001011010001000010000000000
001000000110001011000011000111111101100001000000000000
000000000000000001000010100101011001000000000000000000
001000000000001101100100000011101010010000000010000000
000000000001000000000000001000000000000000000110000000
001000000000100111000000000011000000000010000000000000
000000000000000001000000001000000000000000000100000000
001000000000000000000000001011000000000010000000000001

.ramb_tile 10 5
010001000100010000000000000000000000000000
001000110000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
001001000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000111000000000000000000000000000000
001000001100100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000100000000000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010010000000000000000000010001101100101000000000000000
001011100000000011000011111111000000000000000001000000
001000000100001101000000000101101001111000000000000000
100000000000000001000000000000011110111000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000001111100000001101111001000110010000000000
001000000000000111000000000011001010010001100000000000
000000000000001001100000000000001010000100000100000000
001000001100000101000000000000000000000000000001000000
000000000000000001000000000001001100111110100000000100
001000000000000000000000000000000000111110100001000000
000010100000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000

.logic_tile 12 5
110000000000000000000000000000001100000011110101000000
001000000000000000000000000000000000000011110000100000
111000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000100000000000000111000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000010101000000001100000010100000000
000000000000000000000100000101001110010000100000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000001011110000000100000000
100000000000000001000000000000001010110000000000000000
000000000000000011100000000101100001100000010100100000
000000000000000000100000000000001100100000010000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000001100000000011011010101000000100000000
000000000000000000000000000000100000101000000000000000
000000000000000000000000011000001110101000000100000000
000000000000000000000010000101010000010100000000100000
110000000000000101000000000101000000101001010000000000
000000000000000000000000001001101100011001100000000010

.logic_tile 2 6
000000000000001001100011101001000000101001010100100000
000000001010000101000100000001100000000000000000000000
111000000000001101000000010000011100101000000100000000
000000000000000001100010001001010000010100000000000000
110001000000001001100000000001000000111001110000000000
110000000000000111000000001011001000100000010000000010
000000000000000000000000000111000000001001000000000000
000000001110000000000000000000001010001001000000100110
000000000000100000000000000000001001110000000100000000
000000000110000000000010000000011001110000000000000000
000000000000000000000000000000000000100000010110000000
000000000000000000000010111001001110010000100000100000
000000000001111001000110000001000000101001010100000000
000000000000000001000000000101100000000000000000000000
010000000000000000000000000011011101111000100000000000
000000000000000000000000000000111000111000100001000000

.ramt_tile 3 6
000000010000001000000000001000000001000000
000000000010001111000011110111001011000000
001010110110000111000000011011000001000010
100001000000000000000011110001001100000000
110010000000000000000000000000000000000000
110000000000000000000000000001000000000000
000000000000001011100111101000000000000000
000000000000001111100011101101000000000000
000000000000000000000000000000000000000000
000001000000101101000000001001000000000000
000000000001000011100000000111100000000000
000000000000100000100000001111100000000001
000000000001000000000111001000000000000000
000000001000000000000111111001000000000000
010000000000000111000010101000000000000000
110000000000100000000100000101000000000000

.logic_tile 4 6
000000000000010000000010100011001000001100111000000010
000000000000100000000010100000100000110011000010010000
001000000000000111100000000011101000001100110000000000
100000000000000101000010110000000000110011000001100101
000010000000000000000000000001101000100001000000000000
000000000010000000000000000000011001100001000000000000
000000000001010101000010100000011000000100000110000000
000000000000101101000010100000010000000000000000000000
000000100000000000000011101101100001100000010000000000
000001000000000000000000000111101011000110000000000000
000010100000000000000000000000011110000100000100000001
000001000000000001000000000000010000000000000000000000
000000000000000000000000001000000001011001100000000100
000000000000000000000000000101001000100110010000000000
000010000001010001000110001000000000000000000100000000
000000000000100000000000000101000000000010000000000000

.logic_tile 5 6
000000000000001001100000000000000000001111000110000001
000000000000010001100011110000001000001111000001000010
111000100000000101100111101011100001110000110000000000
000001000000010000000000001001101000000000000000000000
010000000000000001100000000111100001011001100000000000
010000000000000000000000000000101110011001100000000000
000000000000010001100000000000000000000000000110000001
000000000000000000000000001011000000000010000000000011
000000000000000000000110000001011111010010000000000000
000000000000000101010100000101001010000000000000000000
000000000000001001000110110011000001011001100000000010
000000000000001001100010100000001101011001100000000000
000000000001010000000000000011011101000001100000000000
000000000000000000000000000000101100000001100000000000
010000000001010001100000010000011110000100000110000000
100000000000000011100010010000000000000000000000100000

.logic_tile 6 6
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000101000000010100111111100001100111000000000
000000000000001011000110110000100000110011000000000010
000010000001010000000000000011101000001100111000100000
000000000000000000000000000000000000110011000000000000
000100000000100000000000000001101000001100111000100000
000100000111001101000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000001011001100000000000001001001100111010000000
000000000000001001100000000000001001110011000000000000
000000000000100000000000010000001001001100111000000000
000000000111000000000010010000001001110011000000000000
000001000000000000000110000000001000001100111000000000
000010100110000000000100000000001111110011000000000000

.logic_tile 7 6
100000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
111001000000100101000010100000000000000000100100000001
000000100001010000000010100000001110000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001101000000000000000000
000010000000000000000000000000000001000000100100000000
000001000000000000000000000000001101000000000000000010
000000000000000000010110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000011000000000000000000001000000100100000000
000000000000100001000000000000001001000000000000000000
000010101110000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 8 6
100000000000001000000110110000001010000100000100000000
000000000000000011000011100000010000000000000000000000
111000000000001011100000000001000000000000000100100000
000000000000001011000000000000000000000001000000000000
110000000000000111100111001111101000100010110000000000
010000000000000000100111100001111010010110110000000000
000000000000000000000000000001000000101001010000100000
000000000000000000000000000111101001100000010000000000
000000000000000000000000000111000000010110100100000000
000000000000000000000011100000000000010110100000000000
000000000000000101100000000000001010000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000001000000000000001100000000000000100000000
000000000000001101000000000000000000000001000000000010
010000000000000000000000011001000000000000000100000000
100000000000000000000010000011000000111111110000000000

.logic_tile 9 6
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000001001100000000101011110001100111100000000
101000000000001111000000000000000000110011000000000000
000000000000000001100000010101001000001100110100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000101011001111100010000000000
000000000000000000000000001101001000111101000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000010000000001001111000100000000
000000000000000000000011110000001000001111000000000000
000000000000000001000000001111101110010110100000000000
000000000000001001000000001011000000101010100000100000
010000000000000001100000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
101000000000001001000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000001000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000010100000000000000000000001111010111101010000000000
000000000000000000000000000101010000010100000000000100
111000000000000011100000000001101110101000000100000000
000000000000000000100010010000100000101000000000000000
010000000100000001100110011000000000100000010100000000
110000000000000000000110001101001110010000100000000000
000000000000001001100110000101101110101000000100100000
000000000000000001000010110000000000101000000000000000
000000000000000000000000000000000001100000010100000000
000000000000000000000000000111001100010000100000000000
000000000000000000000000000111000000100000010100000000
000000000000001001000000000000001011100000010000000000
000000000000000011000000000000011010101000000100000000
000000000000000000100000000111000000010100000000000000
010000000000000000000000000111001010101000000100000000
000000000000000000000000000000000000101000000000000000

.logic_tile 2 7
000000000000000111100000001111100000101001010000000000
000000000000000000100000000011001010011001100000000000
111000001000000101100000000000000001100000010100000000
000000000000000101000000000001001110010000100000000000
010010000000000111000000001000011000111001000000000000
100000000000000000000000000111001010110110000000000000
000000000001011000000000000001101011101000110000000000
000000000000100101000010100000001111101000110000000000
000001000000100001100000000001000000100000010100000000
000000000001010111000000000000001100100000010000000000
000000000001011000000000000000000000100000010100000000
000000001110101011000000000001001100010000100000000000
000010100000000000000000010101101110111101010000000000
000000000000000000000010010101110000101000000000000000
110000000000011001100000010000001011110001010000000000
000000000000000001100010010011001010110010100000000000

.ramb_tile 3 7
000000100000000000000000010000000001000000
000000000000000000000010101011001110000000
111000000000001000000000001001000001000000
000000000000000111000010011101101010000000
010010100000000000000111101000000000000000
110000000000000000000100001011000000000000
000010000001011111100000010000000000000000
000001001110101111100011101011000000000000
000100000000000000000011110000000000000000
000100000000000000000110100111000000000000
000000000000010000000011100101100000000100
000000000000000000000110010111000000000000
000000000000001001000000001000000000000000
000000001010100101000000001001000000000000
010010000001010101100000001000000000000000
010001000000100000000000001011000000000000

.logic_tile 4 7
000000000000000101000000000000011010000100000110100000
000000000000000000000010100000010000000000000000000000
111000000000000000000010110111011000000011010000000000
000000000000000101000110010001001010000001110000000000
110000100000000000000000010000011010000100000111100000
110001000000000101000010010000000000000000000000000110
000000000000011001100000001001011000000010000000000001
000000001110101011000011101001111100000000100000000000
000000000000000001000010000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000010100001010000000000000000000000000000100110000000
000001000100100000000000000000001101000000000010100000
000000000000000111000110110000000001001111000100000000
000000000000000000000111010000001010001111000000000000
010000000000000000000000000000000000011001100000000000
100000001100000000000000001101001111100110010000000000

.logic_tile 5 7
000010100000001000000010100000000001000000001000000000
000000000100000101000000000000001010000000000000001000
000000000000000000000000000000011010001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000010100000100000110011000000000000
000001000000010101100010100111101000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000001010000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000101110000000000111000111101000001100111000000000
000001001100000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000111000111000000001001001100111000000000
000000000000000000000100000000001101110011000001000000

.logic_tile 6 7
000000000000000000000000010001101000001100111010000000
000000000001001101000010000000100000110011000000010000
001000000110000101000011100000001001001100110010100000
100000001010000101100110100000001111110011000000000000
010000000000000000000111001101101100010010110000000000
110000000000000000000000001111001000111000010000000000
000000000000001101000000001001011111100000000000100000
000010000100000001000011101101101000000000000000000000
000000000010000011100000000000000001000000100110000101
000000000000000000000000000000001000000000000010000010
000000000000000000000000010011100000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000001010000000000001000000000000000000100000110
000000000000010000000000001001000000000010000000100001
010000000000000011100110010101100000000000000100000001
100010001010000000100011010000000000000001000001100000

.logic_tile 7 7
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001001000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000010000000111101000011100010101010000000001
110000000000100000000000000011000000101010100000000010
000010100000000011100111000101100000000000000100000010
000011100110000000100100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000001001100000010000011010000100000100000000
000000000000001001100010010000010000000000001000000001
000000000000000000000000000011100001011001100000000000
000000000000010000000000000000001101011001100000000000
110000000110000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000001000000000000010000000001000000001000000000
000000000000000000000011000000001011000000000000001000
001000000000001001100000000111000001000010101011000000
100000000001001011000000000000001010000001010011100011
010000000000000111100000000000001000001100110100000000
010000000000000000000000001011001110110011001000000000
000000000000101000000110001011101010101000000000000000
000000000000010001000000000001100000111100000000000100
000000000000000000000000011000011010001100110100000000
000000000000000000000010001101001110110011001000000000
000000000000000000000000001011011010000010100000000000
000000000000000000000010100101110000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000011110100000000
010000000000000000000000000000010000000011110000000001

.logic_tile 9 7
000000000000000101000000000000000000000000000100000000
000000000000000000000010101101000000000010000000100000
001000000000000111000110000000011110000100000100100000
100000000000000000100000000000010000000000000000100000
000000000000000000000110000000011000000100000100000001
000000000000000000000000000000000000000000000000000001
000000000000000101000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000100000000001000000100000
000000000000000001100000010101101000100000000010000000
000000000000000000100010010000011000100000000000000000
000000000000001000000000000111000000000000000100000000
000000000000001001000000000000000000000001000000000010
000000000000000000000010000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.ramb_tile 10 7
000000000000010000000000000000000000000000
000100010000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000100000000100000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110100111101110111100000000000000
000000000000000000000010001111110000111101010001000000
000000000000000000000010011111111101110010100100000000
000000100000000000000010100101101001110000000000100000

.logic_tile 12 7
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000011110000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000001000000000000000011100010100000000000000
000010000000000001000000000011000000101000000001000000
000000000000000001100000010000011100000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
010000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000000110000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000111100001101010101001010000000001
000001000000000000000110100101100000101010100000000000
111000000000000001100010100111000001100000010100000000
000000000000000000000000000000001111100000010000000000
010000000000000001100000000001101010110001010000000001
100000000000000011000000000000001001110001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001000101000000100000000
000000000000000000000000000111010000010100000010000000
000000000000000000000000000111001010101000000100000000
000000000000000000000000000000000000101000000000100000
000000000000000111000000000000011010101000000100000000
000000000000000000000000000111000000010100000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 8
000000000000000111100110101000011000110100010000000000
000000000000001101100110000101001011111000100000000010
111000000000000111100110011001000000100000010000000000
000000000000001101100011111101001011000000000000000000
000000000000000000000010111001011001000100000000000000
000000001000000000000110001101011101101000000000000000
000000000000001111100010110000000000000000000000000000
000000001100001111000111100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001001001100101101000000000000
000000000000000000000010111111101001000111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001111001101001010100000010
100000000000000000000010110011011010111001010000000000

.ramt_tile 3 8
000000010000000000000000001000000001000000
000000000000000000000000000101001011000000
001000010001001011100000001011100001000000
100000000000100111100011100101101000001000
010000000000001000000111001000000000000000
110000000000001111000100001001000000000000
000000000000001111000111111000000000000000
000000000000001111000111101101000000000000
000010100000000000000111001000000000000000
000000000000000000000000000001000000000000
000000000000000000000000010111000000000000
000000000000000000000010010101100000000100
000000000000000101000110000000000000000000
000000000000000000000100000111000000000000
110000000000000001000000000000000000000000
110000000000000000100000001011000000000000

.logic_tile 4 8
100000000001000011100110000111100000101111010000000110
000000000000000000100011100000001001101111010010000001
111000000000000111000010111101111000000011110000000000
100000000000000111000011010101010000111100000000000000
110000000000000101000111001011011011001000010000000001
000000001010000001000100001101011101100001000000000000
000000000000001001100110010000001010001100110000000000
000000000000001001100110010000011000001100110000000001
000000000000001001100000000000000000000000100100000000
000000000000000011000000000000001110000000000000100000
000011100001001001100000011001111100111111000000000000
000011100000101011000011011111001001101001000000000000
000000000000000001100000000001111100000000000000000000
000000000000000000100000000101101100010000000001000000
010000000001010000000000001000000000011001100000000100
100000000100000001000010000001001010100110010000000000

.logic_tile 5 8
000000000001010101000000000111101000001100110001000000
000000000000000000000010100000000000110011000000110000
001000000000000000000111101101011000001000010000000000
100010100000000101000100001011101101010010000000000000
110000000000001001100010100101000000011001100000000000
010000000000001001100000000000001010011001100000000001
000000000010000101000000001000000000000000000100000001
000010000000000000000010101001000000000010000100000000
000000100000000000000010111101111101001000010000000000
000001000000000000000011101011101010010010000000000000
000000000000001011100110010000011100000100000110000000
000000000000001101100010000000000000000000000100000000
000001100000000000000000000111000000001111000000000000
000010100000000101000000001101001001110000110000000000
010000000000101000000000000000001001011010010000000000
100000000001001011000010100001011111100101100000000000

.logic_tile 6 8
000000000000100011100011100001000001011001100000000000
000000000000000000000111110000001000011001100000000000
111000000100001101000111010011101100000010000000100000
000000000000001111000011001101001001000000100000000000
000001000000001000000011111111011011001000100000000000
000000000000000001000110101001001111100010000000000000
000001000110000000000110010011000000010110100000000000
000000001010010101000010010101101111010000100000000000
000000000001011000000111010101100001001001000000000000
000000000000000101000010000000101000001001000000000000
000010000001011001000111001111011011000000010000000000
000000001010000001100100001001111100000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000111000010000000000000000001000000000000
000000000100000000000010100101001001110101110000000000
000010000100000000000100001011111101101111100000000000

.logic_tile 7 8
000000000000000001100000000101001110010100000000000000
000000000000000000000010110000100000010100000000000000
001000000000000000000000000101100000000000000000000000
100000000000100000000000001011100000010110100000000000
110000000000000001000000000000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110100000
000000000000000001000000000101000000000010000111000100
010000001110000000000000000001011010000000100010000000
100000000000000000000000000000101000000000100000000000

.logic_tile 8 8
000000000000000101100000000000000000000000000100000000
000000001000000000000010100011000000000010000010000111
001010000000001000000010100011111011101000110000000000
100001000000000111000100000000011110101000110000000000
110000000000000101000000010011100000000000000000000000
110000000000000000100010010000100000000001000000000000
000000000000000000000010100000000000000000100000000000
000000000000000101000010110000001011000000000000000000
000000000000000000000000001001001010000001010001000000
000000000000001101000000001111011100001001010000000000
000000000000001000000010101001001011000001010000000000
000000000000001011000000000101101011100000010010000000
000000000000000001100111100101000000010110100000000000
000000000000000000000100000000100000010110100010000000
010000001110001000000111001111001001000010100000000000
010000001010000011000100001001011010000010010010000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000010000000000000000000100000000
000000001010001111000010100011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000011010111100110000000000
000000000000000000000000000000001111111100110010000000
110000000000000111100000000000001111000011000000000000
110000000000000000100000000000011010000011000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000001000000000000000000010000001010000100000100000000
000000100000000000000011100000000000000000000000000000
101001000000000000000000000000000000000000000100000000
001010000000000000000000001111000000000010000000000000
010000000000001000000000000000011010000100000000000000
010000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000001001000000000000001110000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000001010000100000000000
000000000000000000000100000011001101100000010011000000
000010100000001000000110110000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 12 8
000000000000001000000110010000000000000000100100000000
000000001100001011000010000000001001000000000000000000
001000000000000111100000000000000000000000000100000000
001000000000000000000000000111000000000010000000000000
010000000000000001100011100001100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000000000000000010000011110000100000100000000
000000001100000000000010000000000000000000000000000000
000001000000000000000000000101100000000000000100000000
000000101110000000000000000000100000000001000000000000
000000000000000000000000000101000000000000000100000000
000000001000000000000000000000000000000001000000000000
000000000000001000000000000000001000000100000100000000
000000001100000001000000000000010000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
100000000000000000
100100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000010000000000000
000000110000000000

.io_tile 0 9
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000101000000110110001011010011000100000000000
000000000001011101000011010101111100011001000000000000
111000000000000111100111111111111110001000000000000000
000000000000000000100011011001101100100000000000000000
010100001100000111000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001101000111110000011000110000000100100000
000000000000001111000110100000011110110000000000000000
000000000000001001000000001001111010000000000000000000
000000000000001011100000000101001110100000000000000000
000000000000000000000000000101101001010100010000000000
000000000000000000000000001001111011100010100000000000
000000000000001001100010000111100001100000010100000000
000000000000000011000000000000101001100000010000100000
010000000001010001100110011001001110101000000000000001
000000000000000001000011010111010000111101010010000100

.ramb_tile 3 9
000000000000000000000000001000000001000000
000000000000000000000000000011001000000000
111010100000000011100000000101000001000000
000001000000001001100000000111001111001000
110000000000000111100111101000000000000000
110000000000001001100000001111000000000000
000000000000000001000111101000000000000000
000000000000000000100000000001000000000000
000000000000000000000111010000000000000000
000000000000000000000110101011000000000000
000010100001010000000000000101100000000000
000001000000000001000000001011100000000100
000000000001000000000011100000000000000000
000000000000000001000100001101000000000000
010000000001000000000110100000000000000000
110000000000100000000010000101000000000000

.logic_tile 4 9
000000000000000000000000001000000000010000100000000000
000000000000000000000000001001001010100000010000000000
111000000000010000000000011000000000000000000000000000
000000000000100111000011101011000000000010000000000000
110000100000001011100011100111100000000000000101100001
110000000000000011100000000000000000000001000000000100
000000000000001000000000000101000000000000000110100000
000000000000001111000000000000100000000001000000000110
000000000000001000000000000000001011001100110100000000
000000001010001101000000000000001000001100110000000000
000000000000000000000010100000011001000101000000000000
000000000000000000000000000101001010001010000000000000
000000000000000000000011100000000000000000100100000000
000000001000000000000000000000001010000000000000000000
010000000000001000000000000011000000000000000110000000
100000000000001101000000000000000000000001000000100010

.logic_tile 5 9
000000000000000000000000000000000000000000000110100000
000000000000010000000000000101000000000010000000000010
001000000000100001100000010001100000000000000100000000
100000000001000000000010100000100000000001000000000000
000010000000000001100010000000000000000000000000000000
000001001010000000000100000000000000000000000000000000
000000001000001011100010100000000000000000000000000000
000000000000000101100100000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000110101011100000000000011011001100110000000000
000000000000000001100000000000011100001100110000000000
000010100000000000000000000111111001111111000000000000
000001000000100000000000001101001010110000000000000010
000000000010000000000000000000011100000100000100000000
000000100000000001000000000000000000000000000000100010

.logic_tile 6 9
000000000100000111000000000000000001000000100100100000
000000000000000000100000000000001000000000000000000000
111000000000001000000110000000000001000000100100000000
000000000000000001000000000000001011000000000001000000
000000000000000000000111001000001100101000000010000000
000000000000000000000100000011000000010100000000000000
000000000000000111000000000000000000000000100110000000
000000000000000000000010100000001000000000000001000000
000010000000000001100000000000000001000000100100000000
000001000000000000100000000000001010000000000000000000
000000000000001000000000001000000000000000000110000000
000000001100001001000000000111000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000001000010
000010000000000000000000000101000000000000000100000000
000000000100001101000000000000100000000001000000000000

.logic_tile 7 9
000001000000001101000110000001011000111101010000000000
000000000000000001100000000000000000111101010000000000
001000000000000101000010100000000001000000100110000000
100010000000000000100100000000001011000000000010000001
110000000001001000000110000001000000000000000000000000
110000000000101101000100001101101000010000100000000000
000000000000000000000010101101100000000000000000000000
000000000000000000000110000001101000010000100000000000
000000001010000000000000000000001010000100000100000100
000000000000000000000010000000000000000000000000000001
000000000001010000000000000001001011000000000000000001
000010000000100000000000000111011001000100000000000010
000000000000000000000011000000000000000000100100000100
000000000000001011000000000000001101000000000000000001
000000000000000000000000001000011010000000100000000000
000000001110000000000000000001011000000000010010000000

.logic_tile 8 9
000000000000001101000010100011100000110110110000000000
000000000000000101100100000000101000110110110000000000
001000000001000101000011100111111011111000100000000000
100000001100100000100100000000111000111000100000000000
010000000000010101100111000001100000000000000100000000
110000000000101101100100000000100000000001000000000100
000010000000000111000010100000001100000100000100000000
000001000000001101100100000000010000000000000010000101
000000100000000000000000000011100001000110000000000000
000000000000000000000010000001101010101001010000000000
000000000000000000000010100101000000000000000100000100
000000000000000000000100000000000000000001000000000001
000000000000000000000000001001001000000010100000000000
000000000010000000000000001111010000010111110000000000
000010000000000000000010001111100000111001110000000000
000001000000000000000000000101101010010000100000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000010000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000010001000000010101100000000000000000000000
000000000000100000000011100000100000000001000000000000
000000000000000000000000000101000000000000000110000111
000000001000001111000000000000000000000001000000100000
010000000000000000000000000001111101101000010000000000
110000000000000000000000000111011100000100000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000100010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000101000000000001100000000000000101000000
000000001110000000000010100000100000000001000001000101
001000000000000000000010100000000000000000100100000000
100000000000000000000000000000001010000000000001000000
010000000000000000000010100000001110000100000100000000
010000000000000101000000000000010000000000000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000010000000000000000000000111000000000010000001000100
000000000000000000000000000101000000000000000100000000
000000000010000000000000000000100000000001000001000000
000000000000000101100000010111100000000000000100000011
000000000000000000000010100000100000000001000001000100
000000000000001000000000010000000000000000000101000000
000000000000000101000010100001000000000010000000000000

.logic_tile 12 9
000000000000000101000000000000000000010110100000100000
000000000000000000000000001101000000101001010000000000
101000000000000000000000000000011000000100000100000000
001000000000000101000010100000000000000000000000000000
110000000000000000000111101000000000000000000100000000
010000000000000000000100000101000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000001101000011100000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000100000
000000000000000000
000000000000000001
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000010
000011010000010000
001100000000000000
000000000000000000
000010000001000000
000110010001000000
000000000000111100
000000000000011100
000001010000000000
000011011000000000
000000000010101010
000000000001000100

.logic_tile 1 10
000000100000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000100000010100000000
100000000000100000000000000011001001010000100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000111100000010110100000000000
110000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 10
100000000000000000000000010000001100000100000100000100
000000000000000000000010100000000000000000000000000000
111000000000000000000010101000000000000000000100000100
100000000000000000000100000011000000000010000000000000
110010000000000000000000000000000001000000100100000100
000000000000000000000000000000001011000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010101000000000001111010101001010000000000
000000000000000000000000001001100000101010100000000001
000000000000000101100000000000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000000101100000000000000000000000100100000000
000000000000100000000010010000001110000000000000100000
010000000000000101000000000000011110000100000100000000
100000000000000000000000000000000000000000000000100000

.ramt_tile 3 10
000000010001001111100000001000000001000000
000000000000001011100011111011001011000000
001010110000001111000000001101000001000000
100001000000001111000011110001101100000000
010000100000000000000111010000000000000000
010000001000000111000111101111000000000000
000000000001010000000111100000000000000000
000000000001100000000100000101000000000000
000000100000000000000000001000000000000000
000001000000000000000000000001000000000000
000000000000000111000000000001000000000000
000000000000000000000011100001000000000000
000000100000000000000010001000000000000000
000000000000000000000000001001000000000000
110000000000000001000000000000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 10
000000000000000000000000000001111010010110000000100000
000000000000000101000011101001011101000110100000000000
111000000000000101000000000001011010000010000000000000
000000000000000000000000001101011111000100000000000001
000000000000000000000110000000000001000000100110100000
000000000000000000000010110000001111000000000000000000
000000000000000001000110010000001110000100000100000000
000000000000000000000011000000010000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010000101000000000010000000000000
000000100000001000000000000011000000000000000100000000
000001000000000001000000000000000000000001000001000000
000000000000000000000110111000000000000000000100000000
000000000000000000000010100011000000000010000000100010
000000000000000000000111000101000000000000000100000000
000000000000000000000100000000100000000001000000100000

.logic_tile 5 10
000100000000000000000000001000000000010110100100000000
000100000000000111000011101111000000101001010000000000
001000000000000000000000000000001000000100000100000001
100000000000000000000000000000010000000000000011000011
010000000000001000000111001101000000000000000000000000
110000000000001001000100000111000000101001010000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000001111000000000010000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000101000010000001000000000000000110000000
100000000000000000100000000000000000000001000001000110

.logic_tile 6 10
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000100010000000000000000000001000000100000000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000011100001011000010010100000000000
000000000000000000000000001011101110010100100000000010
010001000100000000000000010011100001101001010100000000
100000000000000000000010100101101101100110010101000000

.logic_tile 7 10
000000000000001000000010100001000001000000000000000000
000000000000001001000010100001101010010000100000000000
001000000000000000000010100000000000000000000100000000
100000000000010000000000000101000000000010000000000000
010000000000001001100110100011100001000000000010000001
110000000000000001000000000101001111001001000000000010
000000000100100111100011100101100001000110000000000000
000000000001000000000000000000001001000110000000000000
000000000000000000000000001001000001100000010000000010
000000000000000000000000000111101010000000000010000100
000000000001010001100011000000011011111000100100000000
000000000000100000000000000101011001110100010000000000
000000000000000000000110010111011100000111110000000000
000000000000000000000010001001111111101011110000000000
010000000000000011100110000111000000000000000100000000
100000000000000000100000000000100000000001000000000010

.logic_tile 8 10
000000000000000101100000000000001010000100000100000000
000000001000000000100000000000000000000000000000000000
001000000001010000000011100000000000000000000100000000
100000000000000000000000001011000000000010000000000000
010000000000000000000111000001100000000000000100100000
110000000000000111000011100000100000000001000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000100000000000001110000000000000000000
000000000000000000000011000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011000111000000000000000100000000
000000000000000000000100000000000000000001000000000000
000100000000000011000000000001000000000000000100000000
000000000000000000100000000000000000000001000000100000
010000000001000000000000000000000001000000100100000000
110000000000100001000000000000001101000000000000000000

.logic_tile 9 10
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000110000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001111000000000000000000000000000000000000000
000000001010010111000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000101000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000101000010100000011000000100000100000001
000000000000000000000000000000000000000000000001000100
001000000000000101000010101000000000000000000100000001
100000000001000000000000001001000000000010000010000110
010000000000000000000111100001000000000000000111000000
110000000000000000000000000000000000000001000001100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000100000000001000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000011010000100000100000000
000000000000100000000000000000000000000000000000100000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
100100000000000000
100000000000000000
000000000000010000
000001110000000000
100000000000000000
101100000000000000
000000000000000000
001000000000101000
000100000000000100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000010100001000000000110000000000000
000000000000000000000110011101101101101001010000000001
111000000000001101100000001000011000000001010000000000
000000000000000101000000000001000000000010100000000000
010000000000000001100110001000000000101111010100100000
010000000000000000000000001101001101011111100110000000
000000000000000000000110001011011001010010100000000000
000000000000000000000000000001101100010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000011101000010111110000000010
000000000000000000000000001011011010010010100000000000
010000000000000000000000000011001011001000000000000000
100000000000000000000000000000101100001000000000000000

.logic_tile 2 11
000000000000000111000000000000001111110000000100100000
000000000000000000000000000000011101110000000000000000
111000000000000101100000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
010000000000001111000111011001001110101000000000000000
110000000000000001000110101001010000111110100000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000000101011000000000000000000000
000000100000001111000011110011101101000010000010000000
000000000100000000000010010101000001111001110000000000
000000000000000000000111010101001010010000100000000000
000000000000000000000000011001011100101000000000000000
000000000000000000000011010001010000111110100000000000
010000000000000000000000000011100001100000010100000000
000000000000000000000000000000101101100000010000100000

.ramb_tile 3 11
010000000000000111100111010000000000000000
001000000000000000100110100101001101000000
111010100000001000000000001001000000000000
000000000000000011000000000101101000000000
010000000000000011100111100000000000000000
111000000000000000100100001111000000000000
000000000000001101100000001000000000000000
001000000000000111000000001111000000000000
000000000000000000000000001000000000000000
001000000000000000000010000011000000000000
000000000000000000000000000101100000000000
001000000000010001000010001001000000000000
000000000000001000000010001000000000000000
001000000000000101000100001011000000000000
010000000000000000000000000000000000000000
011000000000000000000011110111000000000000

.logic_tile 4 11
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001011000000000000000011
111000000000000111000000000000011110000100000100000000
000000000000000000000011100000000000000000000000000000
110000000000000000000111001000000000011001100000000000
110000000000000000000110001111001101100110010000000000
000000000000000000000011100101111110010101010100000000
000000000000000000000000000000110000010101010000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010111101000000000010000000000000
000000000000000000000000000001100001011001100000000000
000000000000000000000000000000101000011001100000000000
000000000000000000000011010101000000000000000100000000
000000000000000000000010000000100000000001000000000000
010000000000000001100110100000000000000000000100000000
100000000000000000000100001111000000000010000000000000

.logic_tile 5 11
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
001000000000001001100000010000000000000000100100000100
100000000000000101000010100000001110000000000000000010
000000000000001101100000000001100000000000000100100000
000000000000000101000000000000000000000001000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000001000000001000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000010
000000100000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100010

.logic_tile 6 11
000000000000000101100000000000000001100000010000000001
000000000000000000000000001111001110010000100000100000
111000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100101011100111000100100000000
110000000000001101000000000000011100111000100100100000
000000000100000000000000000111111100000000000000000000
000000000000000000000000000111101000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000011101000000000000000000000000000000000000
010000000000000101000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 7 11
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
001000000000000000000111001111111010001000000000000000
100000000000000000000100000011111010000000000010000000
110000000100001000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000010100000000101000011101001011010001000000000100000
000001000000000000100100001111111111000000000000000000
000000000100000000000000001111001000100000000010000000
000000000010000000000010101011111101000000000000000000
000000000000010001000000001011100000110110110010000000
000000000000100000000010001111101111111111110010000100
000000000000000000000111001000011000111110100100000000
000000000010000000000010000101010000111101010100000001
010000000000000000000010100000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 8 11
000000000000001111000000000000001100100000000000100000
000000000000001011000011100101011000010000000000000000
001000000000000111000000000001101111101000000000000000
100000000000001111000010111111111010010000000000000010
110000000001000111100011101000000000000000000100000001
010000000000100000100110110001000000000010000000000000
000000100000011000000000001000001011010000000000000000
000001000000100001000000001011011010100000000000000000
000000000000000000000110010000001010001100000000000000
000000001010000000000110100000011001001100000010000000
000000100001010000000010000000000001000000100100000001
000001000000100000000000000000001000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000101000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000

.logic_tile 9 11
000000000000000111100111101000000000000000000100000001
000000000000000000100100001011000000000010000110000000
001000000000000000000000010000000000000000100100000001
100000000000001101000011110000001101000000000110000001
110000000000000111000000001111100000101001010000100000
110000000000000000000000000001000000000000000000000001
000010100000000000000000001101001100000000000000000000
000001000000000111000000000101011111001000000000000000
000010100000000000000011100001000000000000000110000000
000001000000000000000011100000100000000001000100000000
000000100000000000000000000000000000000000000000000000
000001000010000000000010010000000000000000000000000000
000010001110000000000110010000000001000000100100000001
000000000000000000000011100000001001000000000110000011
010000000001011000000000000000000000000000100100000001
100000000000001011000000000000001000000000000100000100

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000101000000001011001110100001010000000000
000000000000001001000000000011011100101001010000000000
001000100000000000000000000000000000000000000100000000
100001000000000000000000000001000000000010000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000011100000011000000000000000000100000000
000000000100001111000011101111000000000010000000000100
000000000000101000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001101000000001001000000000000
000000000000000000000011110111001000000000000001000001
000000000000000111100111000000000001000000100100000000
000010000000000000100000000000001010000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000010010000000000000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000001000100100000000000000011000000000000000100000000
000010000000000000000000000000000000000001000000000000
000000000000001001100000010000000000000000000000000000
000000000000001001100010010000000000000000000000000000
000001000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
100100000000000000
000000000000000000
000000000000000001
000000011000100010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000010010
100000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100011000
000100000100000000
100000000100011000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000010000000000100
000010110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000010000000000000000001000000000
001000000000000000000010000000001100000000000000001000
111000000000001101000110000001101101001000011100000000
000000000000000001000000001101001010010010000100000000
110000000000000000000000001101001000100001000100000000
111000000000000000000010101101101001001000010100000000
000000000000001000000011100111001001100000000000000000
001000000000001011000000000000011001100000000000000000
000000000000001000000000000000000000010110100000000000
001000000000000101000000000111000000101001010000000000
000000000000000000000000001001001111110000110000000000
001000000000000000000000000001101001010000110000000000
000000000000000001100011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000001100000000000011110000000110100000000
101000000000000000000000000000001011000000110100000000

.logic_tile 2 12
010000000000000000000110100000000001001111000000000000
001000000010000000000011110000001011001111000000000000
111000000000000000000000000111100000110110110000000000
000000000000000000000000000000001111110110110000000010
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000011000000000000000100000000
001000000000000000100000000000000000000001000000100000
000000000000000000000011100000011110100000000000000100
001000000000000000000100001001001111010000000000000000
000000000000000000000000010000011101101100010100000000
001000000000000000000010011001011010011100100010000000
000100000000000001100000000000000000000000000000000000
001100000000000000100000000000000000000000000000000000

.ramt_tile 3 12
000000010000000111100011110000000001000000
000000000000000000100011001101001001000000
001000010000001111000000010011100001000000
100000000000001111000011101101101000000100
010000000000000111000111111000000000000000
010000000000000000000111110101000000000000
000000000000001011100000000000000000000000
000000000000000111100000001001000000000000
000000000000001000000000001000000000000000
000000000000000011000000000001000000000000
000000100000000000000000011101000000000000
000001000000000000000010010101000000000100
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
110000000000000011100000000000000000000000
110000000000000000100000000001000000000000

.logic_tile 4 12
010000000000000000000000000000011111110000000100100000
001000000000000000000000000000001100110000000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000001000010000000000000000000000000000000000000000
001000000000101001000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000001000000100100100100
001000000000000000000000000000001001000000000000000000
001000000000000000000000010000000001000000100100000000
100000000000000000000010000000001100000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000001110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000110001000000000000000000100000000
001000000000000000000100001111000000000010000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000001010000100000100000000
001000000000000000000000000000010000000000000100000000
001000000010000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010000000000000001000111100000000000000000000000000000
111000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000100100000000
001010000000000000000000000000001101000000000100000000
000000000000000001000010000011000000000000000100000000
001000000000000001000010000000000000000001000100000000
000001000100000000000000000000001100000100000100000000
001000000000000000000000000000010000000000000100000000
000000000000100000000000000000000000000000100100000000
001000000001010000000000000000001100000000000100000000
010000000000000000000000000101000000000000000100000000
101010000000000000000000000000000000000001000100000000

.logic_tile 7 12
010000000000001000000000000000000000000000100100000000
001000000010000111000010110000001000000000000000000000
001000000000000000000011111001101100101000000000000001
100000000000000000000010001001110000000000000000100000
010000000000000000000010001000011000101000000000000000
011000000000000001000000000101010000010100000000000000
000000000001010011100010001011000000000000000000000000
001000000000000000100000001001101010100000010000000000
000001000001000000000000000000000000000000000000000000
001010100000000000000010100000000000000000000000000000
000000000001000000000000000101101010000000010000000000
001000000000100000000000000000111111000000010000000000
000000000000000000000000011111011110011101000000000000
001000000010100000000010101101111011101100000000000000
000000100000000000000000010101101011011111010000000101
001001000000000000000010101111111111001001010000000000

.logic_tile 8 12
010000000000001101000010100001011010100001010000000000
001000000000000101000010010000011011100001010000000001
001000000000000000000010101011111010111110110100000000
100000000000000000000100000111011001111001110000000100
010000000000000011100111000001101010000000100000000000
011000000000001101000000000000101010000000100000000000
000000000000000001100011101000001011100000000000000000
001000001100000101000110001111011011010000000000000001
000000000000000000000110000011101100000111010000000000
001000000000000000000000000001011111101011010000000000
000000000000001001100000001000001011000111000000000000
001000000000000101100000001111011010001011000000000000
000000000000000000000010000101011000000010000000000000
001000000000000000000000000000011010000010000000000000
010000000100001000000000011000001011000000010000000000
111000000001000001000010001101011111000000100000000001

.logic_tile 9 12
010000000000000101100010110001111000000001010000000000
001000000000000101100111000000010000000001010010000000
001000000000000101100110100011011000111111010100000000
100000000000000101000011111011101001011111100000000001
110000000001000101000110111101101110111111110100000000
111000000000000000000011101111111000101001111000000000
000000000000000011100010111001101001100000010000000000
001000000000000000000111101111111110100000100000000000
000000000000100000000110000111100000101001010000000100
001000000001000000000011101001000000000000000000000100
000000000000000001100000001011101000100001010000000000
001000000000000001000010000111011011010000000000000000
000000000000000000000011101111011100111110100100000000
001000000000000000000011101101101010111101110000000001
010000000000001000000110011011101010000110100000000000
111000000000001001000011011001111000001111110000000000

.ramt_tile 10 12
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000001110000001010000000000
001000000000000101000010010001000000000010100000100001
001000000000000111100111101101101011001000010100000000
100000000000000000000100000101111000101101110001000100
010000000000000101000111100000000000000000000000000000
011000000000001101000100000000000000000000000000000000
000000000000001111000010100101111101101000000000000000
001010000000010001100000000101001111011000000001000000
000000000000001000000000000001101110000010100000000000
001000000000000111000000000000100000000010100000000000
000000000000100000000000001101001101110100010100100000
001001000000001001000000000101101000111110100001000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000100000000000001000001011011101000110000000
001000000001010000000010000101001000101110000001000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000111000011100000000000000000000100000000
111000000000000000000000000101000000000010000000100000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100101000000
001000000000000000000000000000001000000000000000000000

.io_tile 13 12
100000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
000000000100000000
000001010100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 13
100000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
010000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000010000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000101000000000011000000000000001000000000
001000000000000000100000000000100000000000000000001000
111000000000000101100110000101101011001000011100000000
000000000000000000000010110001111001010010000100000000
110000000000001101000110010101001001100001000100000000
111000000000000101100010000101101011000100100100000000
000000000000000000000111000011100000010110100000000000
001000000000000000000000000000000000010110100000000000
000000000000000000000110001001011101001100000100000000
001000000000000000000000000011001001101101010100000000
000000000100001001100000000111011100100000000000000000
001000000000000001000000000001001011000000000000000000
000000000000000001100111000001101011010110100000000000
001000000000000000000000000101001001101000010000000010
010000000000000000000000000000001110000011110000000000
101000000000000000000000000000000000000011110000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000101100000000011001101000000000000000000
001000000000000000000000000011101111000001000010000000
000000000000001101000000010000000000000000000000000000
001000000000001111100011100000000000000000000000000000
000000000000000000000000001101101100100010110100000000
001000000000000000000000001111011110000011110000100000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000001100000011110100000000
001000000000000000000010110000000000000011110000000010

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000001100000100000100000000
001000000100000000000000000000000000000000000000000010
111000000000000000000000000000011110000100000100100100
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000110000000000000000000100100000000
001000000000000000000000000000001110000000000000000000

.logic_tile 6 13
010000000000000000000000010001100000101001010100000000
001000000000000000000011011001000000000000000100000001
001000000000000001100000001101100000101001010100000000
100000000000000101100010100001100000000000000100000100
110000000000000000000010100000011001110000000100000000
111000000000000101000000000000001000110000000100000000
000000000000000101000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000001100000101001010100000000
001001000000000000000000001101000000000000000100000001
000000000000000000000000001000011000101000000100000000
001000000000000000000000000001010000010100000100000001
000000000000000000000111100101011000101000000100000001
001000000000000000000000000000000000101000000100000000
010000000000000000000000001000011010101000000100000000
101000000000000000000000000001000000010100000100000010

.logic_tile 7 13
010010000000001000000000001001101010110000000000000000
001000000000000111000010111101111111100000000010000000
001000000000000000000110000101100000000000000100000000
100000000000000000000100000000000000000001000010000000
110010000000001101000000000000000000000000000000000000
011000000000011011100010100001000000000010000000000000
000010100000000111000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100011001110000000100000000000
001000000000000000000010001001111010000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000010110000001010000100000100000000
001000000000000000000010100000000000000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000011100010110000000000000000000100000000
001000000000000000000011001101000000000010000000000000
001000000000001000000000001101111000010111100000000000
100000000000000101000011100101101011000111010000000000
010000000000000011100111010000000000000000000100000000
011000000000000000100010011111000000000010000000000000
000000000000000000000111000101001100000010100000000100
001000000000001101000100000000000000000010100000000000
000000000000000101000000001011001000001000000001000000
001000000000000001100000001001011110000000000000000000
000000000000000000000000000000001110000100000000000000
001000000000000000000000000000010000000000000000000000
000000000000000001000110000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000010000000000000000001000000000000000000000

.logic_tile 9 13
010000001110000000000000000000011010101000000010000000
001000000000000111000000001111010000010100000001000001
001000000000000111100111100001011101000000010010000000
100000000000000000000000001011001101000000000000000000
010001000000000000000110100000000000000000000000000000
111000100000000000000100000000000000000000000000000000
000000000000000000000000010011001111010111100000000000
001000000000000000000010000011111101000111010000000000
000000000000000111000010100001100000000000000100000010
001000000000000000100111110000000000000001000100000010
000000000000001111000110000000000000000000000000000000
001000000000001101100100000000000000000000000000000000
000000000000000001000110001011101100000000000000000001
001000000000000000000100000011011000100000000000100000
010000000000000000000000001111001111010111100000000000
101000000000000000000000001001011101001011100000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000001000000000011101101010010001110100000000
001000000100000011000011111001001010111000100000000000
001000001010000001100000010111011001000101010100000001
100000000000000101000011110101001110001001010000000100
010000000000001101000111100000000000000000000000000000
111000000000001111100000000000000000000000000000000000
000000000000000101000000001101100001010000100100000000
001000000000000101100000000001001010101001010000100000
000000000000000000000011101000000000000110000000000000
001000000000000000000100001001001001001001000000000000
000000000000000000000000001001101000001000000000000000
001000001100000000000000000101111010000000100000000000
000000000000100111000000001101011110111001110100000001
001000000001010000100000000001001000110100010000000000
000000000000001000000000000000011001110001110100000000
001000000000000001000000001011001000110010110010100000

.logic_tile 12 13
010000001010001000000000000000000001000000100110000000
001000000000000011000000000000001001000000000101000000
001001000000000000000000000001000000000000000110000000
100000000000010000000011100000000000000001000101000000
010000000000000000000011100000000000000000000000000000
111010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000001110100000000
000000001100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101000000010111100000101111010100000100
000000000000000000000010000000001100101111010100000010
010000000000000000000011000000011100000001010000000000
110000000000000000000100000011000000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000001011000000001010000000000
000000000000000000100000000011110000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000100000000
010000000000000001100000000001101001011111000000000000
100000000000000000000000000011111000010110000000100000

.logic_tile 2 14
000000000000000000000000000000000001101111010000000000
000000000000000000000010010101001001011111100000000001
111000000000000000000000011001101100000001010100000000
000000000000000000000010100011110000000000000100000010
010000000000000101100010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011100111100110000100000
000000000000000000000000000000001011111100110000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000101000000001101100001101111010100000000
000000000000000000100000000101001001001111000000000000
001000000000000000000000000101011010111110100100000000
100000000000000000000010110101100000101001010000000000
110000000000000000000010000000000000000000000000000000
110000000000001101000010100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000111111010101111000100000000
000000000000000000000000000000101000101111000000000000

.logic_tile 7 14
000000000000100000000000001111000001010110100000000000
000000000001000000000000000011001011000110000000000000
001000000000000111000000011000000001010000100100000000
100000000000000101000011110001001011100000010000100000
110000000000010101100000000001111010101000000100000000
110001000010000000000000000000010000101000000000000000
000000000000000001100110110000000000000000000000000000
000000000000000101100011010000000000000000000000000000
000000000000000011000110100111101110000010100000000000
000000000000000000000110000101000000000011110000000000
000000000000001000000000000001111001000110100000000000
000000001100000101000000000011011110001111110000000000
000000000010001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000001000000000000011011101010111100000000000
110000000000000101000000001011101010000111010000000000

.logic_tile 8 14
000000000000000101100110010101001000000000000000000000
000000000000000000000010101001111010000010000000000000
001000000000000111000111100011000001010000100010000000
100000000000000000000100000000101001010000100000000010
010000000000000101100011100001001010111001010000000000
110000000000000111000010101001111010111100110000000000
000000000000000000000000000000000001010000100100100000
000000000000000000000000000101001000100000010000000010
000001001100100000000000010001001010000000000000000000
000010100001000000000010001111011001000010000000000000
000000000000000000000000000101001000000110100000000000
000000000000000000000000001101011001000001000000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000111110000000000000000000000000000
000000000000001111000111100000000000000000000000000000
001001000000001101100111001001111110111000100100000000
001000000000000101000100000001001111101000010000000000
010000000000001000000111010000000000000000000000000000
110000000000000101000011110000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001101000000000000000000000000
000000000000000001000000001101101100100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001100000001001101000010111100000000000
000000000000000000100011111101111001000111010000000000
000000000000000001000000001111011010110110110100000000
000000000000000000000000000001001010111110110000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000000000001000000100100000000
100000000000000000100000000000001000000000000000000000
010000001110000000000111100000000000000000000000000000
110000000000001101000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000001110000000010
000100000000001000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000000110000100000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000001100000001010100000010
000000000000000000000000001101000000000010100100000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000001011101101010111100000000000
000000000000000000000011110101011011000111010000000000
001000000000000000000111101111111010010111100000000000
100000000000000000000100001001111101000111010000000000
010000000000001000000110000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000001100111100000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000001100000000000000001111101100010111100000000000
000000000000000001000000001101011011000111010000000000
000000000000000001000110000000011110000100000100000000
000000000000000101000000000000000000000000000000000000

.logic_tile 7 15
000000000000001011100111100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
101000000000000101000111101001011011111011110100000000
101000000000000101000100001011011001101011110000000000
110000000000000111000011101001001010000011110100000000
010000000110000101000000000101000000101011110000000000
000000000000001001100010100001111011010110110100000000
000000000000001001100000000000001110010110110000000000
000000000000000000000000000101101111101001000100000000
000000000000000000000011100101001010101110000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000101001000000001001011011101001000100000000
000000001001011001000000000011101010011101000000000000
000000000000001000000000001000001011011111000100000000
000000000000001001000000001011011000101111000000000000

.logic_tile 8 15
000000000000000101100110110000000000000000100100000100
000000000000000000000010100000001001000000000000000000
001000000000001000000110010000000000000000000100100000
100000000000000101000110100001000000000010000000000000
010000000000000001100111000000000000000000000100100000
110000000000000000100000000101000000000010000000000000
000000000000000000000110100000011000000100000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000001000000100000100000010
000000000000000000000000000000010000000000000010000000
000000000000000000000000000101100000000000000100000010
000000000000000000000000000000100000000001000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001010000011100111100000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000000000000001101111011101011110100000000
000000000000000000000000000101011011111011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000100000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000111000000000
000001011000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000001000000000000000000000001111000100000000
000000000000000001000000000000001000001111000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000110000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 5 17
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000

.io_tile 7 17
100000000000000000
101000000000000001
010000000000000000
011000000000000001
000000000000000100
000000000000001000
001100000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000001010
000000000000001000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2 r_counter_$glb_clk
.sym 3 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 6 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 7 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 47 w_rx_09_fifo_data[25]
.sym 48 rx_fifo.mem_i.0.1_WDATA_2
.sym 50 w_rx_09_fifo_data[29]
.sym 51 w_rx_09_fifo_data[21]
.sym 53 w_rx_09_fifo_data[23]
.sym 54 w_rx_09_fifo_data[27]
.sym 177 w_rx_09_fifo_data[31]
.sym 178 rx_fifo.mem_i.0.2_WDATA_2
.sym 179 rx_fifo.mem_i.0.2_WDATA_3
.sym 180 w_rx_09_fifo_data[26]
.sym 181 w_rx_09_fifo_data[28]
.sym 182 w_rx_09_fifo_data[24]
.sym 183 w_rx_09_fifo_data[30]
.sym 184 w_rx_09_fifo_data[22]
.sym 218 w_rx_09_fifo_data[23]
.sym 220 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 225 rx_fifo.mem_i.0.1_WDATA_2
.sym 232 w_rx_09_fifo_data[27]
.sym 291 w_rx_09_fifo_data[19]
.sym 292 rx_fifo.mem_i.0.0_WDATA_3
.sym 293 rx_fifo.mem_i.0.0_WDATA_2
.sym 294 w_rx_09_fifo_data[17]
.sym 295 w_rx_09_fifo_data[16]
.sym 296 w_rx_09_fifo_data[18]
.sym 297 rx_fifo.mem_i.0.1_WDATA_3
.sym 298 w_rx_09_fifo_data[20]
.sym 316 smi_ctrl_ins.int_cnt_rx[3]
.sym 326 smi_ctrl_ins.int_cnt_rx[4]
.sym 332 w_rx_09_fifo_data[30]
.sym 333 i_rst_b$SB_IO_IN
.sym 335 w_smi_data_output[6]
.sym 370 rx_fifo.mem_i.0.2_WDATA_3
.sym 406 w_rx_24_fifo_data[16]
.sym 407 w_rx_24_fifo_data[26]
.sym 408 w_rx_24_fifo_data[18]
.sym 409 w_rx_24_fifo_data[24]
.sym 410 w_rx_24_fifo_data[20]
.sym 411 o_iq_tx_clk_n$SB_IO_OUT
.sym 412 w_rx_24_fifo_data[22]
.sym 431 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 453 rx_fifo.mem_i.0.0_WDATA_3
.sym 483 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 484 rx_fifo.mem_i.0.0_WDATA_2
.sym 492 o_iq_tx_clk_n$SB_IO_OUT
.sym 497 o_iq_tx_clk_p$SB_IO_OUT
.sym 504 o_iq_tx_clk_p$SB_IO_OUT
.sym 509 o_iq_tx_clk_n$SB_IO_OUT
.sym 519 w_rx_09_fifo_data[11]
.sym 521 w_rx_09_fifo_data[13]
.sym 522 w_rx_09_fifo_data[14]
.sym 524 w_rx_09_fifo_data[12]
.sym 525 w_rx_09_fifo_data[15]
.sym 526 rx_fifo.mem_q.0.3_WDATA_2
.sym 569 o_iq_tx_clk_p$SB_IO_OUT
.sym 597 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 598 w_rx_24_fifo_data[26]
.sym 599 o_iq_tx_clk_p$SB_IO_OUT
.sym 633 rx_fifo.mem_q.0.1_WDATA_2
.sym 634 w_rx_24_fifo_data[6]
.sym 635 w_rx_24_fifo_data[10]
.sym 636 w_rx_24_fifo_data[14]
.sym 637 w_rx_24_fifo_data[7]
.sym 638 w_rx_24_fifo_data[12]
.sym 639 w_rx_24_fifo_data[9]
.sym 640 w_rx_24_fifo_data[8]
.sym 669 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 677 w_rx_24_fifo_data[19]
.sym 680 rx_fifo.mem_q.0.2_WDATA_1
.sym 746 rx_fifo.mem_q.0.2_WDATA_3
.sym 747 w_rx_09_fifo_data[8]
.sym 748 rx_fifo.mem_q.0.2_WDATA_2
.sym 750 w_rx_09_fifo_data[4]
.sym 751 w_rx_09_fifo_data[10]
.sym 752 w_rx_09_fifo_data[6]
.sym 772 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 796 $PACKER_VCC_NET
.sym 826 $PACKER_VCC_NET
.sym 827 $PACKER_VCC_NET
.sym 830 o_iq_tx_clk_p$SB_IO_OUT
.sym 856 o_iq_tx_clk_p$SB_IO_OUT
.sym 860 rx_fifo.rd_addr_gray_wr[9]
.sym 863 rx_fifo.rd_addr_gray_wr_r[0]
.sym 866 rx_fifo.rd_addr_gray_wr_r[9]
.sym 889 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 936 w_rx_09_fifo_data[2]
.sym 940 w_lvds_rx_09_d0
.sym 941 w_lvds_rx_09_d1
.sym 944 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 972 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 974 $PACKER_GND_NET
.sym 976 w_rx_09_fifo_data[3]
.sym 980 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 1000 rx_fifo.wr_addr[6]
.sym 1054 o_iq_tx_clk_p$SB_IO_OUT
.sym 1061 $PACKER_GND_NET
.sym 1062 $PACKER_GND_NET
.sym 1066 $PACKER_VCC_NET
.sym 1067 $PACKER_VCC_NET
.sym 1069 $PACKER_VCC_NET
.sym 1071 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1072 $PACKER_GND_NET
.sym 1076 $PACKER_VCC_NET
.sym 1080 $PACKER_GND_NET
.sym 1084 $PACKER_VCC_NET
.sym 1085 $PACKER_VCC_NET
.sym 1088 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_E
.sym 1089 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 1090 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 1091 w_lvds_rx_09_d0_SB_LUT4_I0_O[1]
.sym 1093 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 1094 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 1095 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_D[1]
.sym 1128 i_rst_b$SB_IO_IN
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1191 $PACKER_VCC_NET
.sym 1203 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 1204 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 1205 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 1206 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 1207 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_2_D_SB_LUT4_O_I3[1]
.sym 1209 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 1234 w_lvds_rx_09_d0
.sym 1246 w_lvds_rx_09_d1
.sym 1248 $PACKER_VCC_NET
.sym 1259 $PACKER_VCC_NET
.sym 1287 o_iq_tx_clk_p$SB_IO_OUT
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1317 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 1318 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 1319 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[3]
.sym 1320 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 1321 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 1322 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1323 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[1]
.sym 1349 w_lvds_rx_09_d0
.sym 1350 $PACKER_VCC_NET
.sym 1393 w_lvds_rx_09_d1
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 1424 $PACKER_VCC_NET
.sym 1431 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 1432 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.sym 1435 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_D[1]
.sym 1436 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 1437 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O
.sym 1464 w_lvds_rx_24_d1
.sym 1470 w_lvds_rx_24_d0
.sym 1499 $PACKER_VCC_NET
.sym 1560 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O
.sym 1883 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 1885 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 1911 w_smi_data_direction
.sym 1941 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 1946 w_rx_09_fifo_data[19]
.sym 1954 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2063 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 2064 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 2066 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 2067 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 2068 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[1]
.sym 2070 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 2104 smi_ctrl_ins.int_cnt_rx[4]
.sym 2115 w_rx_09_fifo_data[29]
.sym 2140 w_rx_24_fifo_data[26]
.sym 2144 w_rx_24_fifo_data[24]
.sym 2163 w_rx_24_fifo_data[22]
.sym 2165 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2166 w_rx_09_fifo_data[23]
.sym 2167 w_rx_09_fifo_data[22]
.sym 2168 w_rx_09_fifo_data[25]
.sym 2172 w_rx_09_fifo_data[21]
.sym 2176 w_rx_09_fifo_data[19]
.sym 2182 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2183 w_rx_09_fifo_data[27]
.sym 2187 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2188 w_rx_09_fifo_data[23]
.sym 2192 w_rx_24_fifo_data[22]
.sym 2193 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2194 w_rx_09_fifo_data[22]
.sym 2204 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2206 w_rx_09_fifo_data[27]
.sym 2210 w_rx_09_fifo_data[19]
.sym 2211 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2221 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2223 w_rx_09_fifo_data[21]
.sym 2228 w_rx_09_fifo_data[25]
.sym 2230 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2231 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2232 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2233 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2234 w_smi_data_output[2]
.sym 2235 w_smi_data_output[3]
.sym 2236 w_smi_data_output[1]
.sym 2237 rx_fifo.mem_i.0.0_WDATA
.sym 2238 w_smi_data_output[0]
.sym 2239 w_smi_data_output[6]
.sym 2240 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 2241 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[1]
.sym 2246 w_rx_09_fifo_data[25]
.sym 2251 w_rx_24_fifo_data[22]
.sym 2256 w_rx_09_fifo_data[21]
.sym 2259 rx_fifo.mem_i.0.1_WDATA_3
.sym 2268 rx_fifo.mem_i.0.2_WDATA_2
.sym 2272 w_rx_24_fifo_data[22]
.sym 2277 w_rx_09_fifo_data[14]
.sym 2290 w_rx_09_fifo_data[26]
.sym 2291 w_rx_09_fifo_data[28]
.sym 2292 w_rx_09_fifo_data[24]
.sym 2294 w_rx_09_fifo_data[20]
.sym 2295 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2298 w_rx_09_fifo_data[29]
.sym 2299 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2303 w_rx_24_fifo_data[24]
.sym 2307 w_rx_24_fifo_data[26]
.sym 2310 w_rx_09_fifo_data[22]
.sym 2320 w_rx_09_fifo_data[29]
.sym 2323 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2326 w_rx_09_fifo_data[26]
.sym 2328 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2329 w_rx_24_fifo_data[26]
.sym 2333 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2334 w_rx_24_fifo_data[24]
.sym 2335 w_rx_09_fifo_data[24]
.sym 2338 w_rx_09_fifo_data[24]
.sym 2340 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2345 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2347 w_rx_09_fifo_data[26]
.sym 2350 w_rx_09_fifo_data[22]
.sym 2352 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2357 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2358 w_rx_09_fifo_data[28]
.sym 2362 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2364 w_rx_09_fifo_data[20]
.sym 2366 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2367 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2368 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2369 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 2370 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[0]
.sym 2371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 2372 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 2373 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 2374 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 2375 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 2376 rx_fifo.mem_i.0.0_WDATA_1
.sym 2378 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2379 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2381 w_rx_09_fifo_data[31]
.sym 2386 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 2388 w_smi_data_output[2]
.sym 2391 w_rx_09_fifo_data[28]
.sym 2392 w_smi_data_output[1]
.sym 2393 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 2394 w_rx_24_fifo_data[17]
.sym 2399 rx_fifo.rd_addr[8]
.sym 2403 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2404 w_rx_24_fifo_data[19]
.sym 2405 w_rx_09_fifo_data[15]
.sym 2406 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2412 w_rx_24_fifo_data[14]
.sym 2423 w_rx_24_fifo_data[16]
.sym 2425 w_rx_09_fifo_data[17]
.sym 2427 w_rx_24_fifo_data[20]
.sym 2433 w_rx_24_fifo_data[18]
.sym 2435 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2442 w_rx_09_fifo_data[16]
.sym 2443 w_rx_09_fifo_data[18]
.sym 2445 w_rx_09_fifo_data[20]
.sym 2450 w_rx_09_fifo_data[15]
.sym 2451 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2452 w_rx_09_fifo_data[14]
.sym 2455 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2456 w_rx_09_fifo_data[17]
.sym 2462 w_rx_09_fifo_data[16]
.sym 2463 w_rx_24_fifo_data[16]
.sym 2464 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2467 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2468 w_rx_09_fifo_data[18]
.sym 2469 w_rx_24_fifo_data[18]
.sym 2473 w_rx_09_fifo_data[15]
.sym 2474 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2480 w_rx_09_fifo_data[14]
.sym 2481 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2486 w_rx_09_fifo_data[16]
.sym 2488 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2492 w_rx_24_fifo_data[20]
.sym 2493 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2494 w_rx_09_fifo_data[20]
.sym 2499 w_rx_09_fifo_data[18]
.sym 2500 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2501 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2502 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2503 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2504 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 2505 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 2506 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 2507 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 2508 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 2509 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 2525 rx_fifo.rd_addr[2]
.sym 2526 rx_fifo.rd_addr[8]
.sym 2527 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2530 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 2531 rx_fifo.mem_q.0.3_WDATA_2
.sym 2536 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 2538 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2541 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2551 w_rx_09_fifo_data[10]
.sym 2561 w_rx_24_fifo_data[24]
.sym 2564 w_rx_24_fifo_data[22]
.sym 2568 w_rx_24_fifo_data[18]
.sym 2574 w_rx_24_fifo_data[16]
.sym 2578 w_rx_24_fifo_data[20]
.sym 2579 w_rx_24_fifo_data[14]
.sym 2584 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2585 o_iq_tx_clk_p$SB_IO_OUT
.sym 2586 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2597 w_rx_24_fifo_data[14]
.sym 2599 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2602 w_rx_24_fifo_data[24]
.sym 2604 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2610 w_rx_24_fifo_data[16]
.sym 2611 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2614 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2617 w_rx_24_fifo_data[22]
.sym 2621 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2623 w_rx_24_fifo_data[18]
.sym 2627 o_iq_tx_clk_p$SB_IO_OUT
.sym 2632 w_rx_24_fifo_data[20]
.sym 2635 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2637 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2638 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2639 w_rx_24_fifo_data[17]
.sym 2640 w_rx_24_fifo_data[11]
.sym 2641 rx_fifo.mem_q.0.2_WDATA
.sym 2642 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2643 w_rx_24_fifo_data[15]
.sym 2644 w_rx_24_fifo_data[19]
.sym 2645 w_rx_24_fifo_data[13]
.sym 2646 rx_fifo.mem_q.0.2_WDATA_1
.sym 2650 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 2652 rx_fifo.wr_addr[8]
.sym 2654 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 2661 rx_fifo.mem_q.0.1_WDATA_2
.sym 2668 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2684 rx_fifo.mem_q.0.1_WDATA_2
.sym 2695 w_rx_24_fifo_data[14]
.sym 2700 w_rx_09_fifo_data[11]
.sym 2703 w_rx_09_fifo_data[14]
.sym 2705 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2709 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2710 w_rx_09_fifo_data[10]
.sym 2713 w_rx_09_fifo_data[12]
.sym 2718 w_rx_09_fifo_data[13]
.sym 2721 w_rx_09_fifo_data[9]
.sym 2725 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2727 w_rx_09_fifo_data[9]
.sym 2739 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2740 w_rx_09_fifo_data[11]
.sym 2744 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2745 w_rx_09_fifo_data[12]
.sym 2756 w_rx_09_fifo_data[10]
.sym 2758 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2761 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2764 w_rx_09_fifo_data[13]
.sym 2767 w_rx_24_fifo_data[14]
.sym 2768 w_rx_09_fifo_data[14]
.sym 2769 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2771 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2773 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2774 rx_fifo.mem_q.0.1_WDATA_1
.sym 2775 w_rx_09_fifo_data[7]
.sym 2776 rx_fifo.mem_q.0.3_WDATA_3
.sym 2777 rx_fifo.mem_q.0.3_WDATA
.sym 2778 w_rx_09_fifo_data[5]
.sym 2779 w_rx_09_fifo_data[9]
.sym 2780 rx_fifo.mem_q.0.3_WDATA_1
.sym 2781 rx_fifo.mem_q.0.1_WDATA
.sym 2790 rx_fifo.rd_addr[7]
.sym 2800 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2803 rx_fifo.mem_q.0.2_WDATA_3
.sym 2805 w_rx_24_fifo_data[4]
.sym 2807 rx_fifo.mem_q.0.2_WDATA_2
.sym 2809 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 2811 rx_fifo.rd_addr_gray_wr[0]
.sym 2814 rx_fifo.rd_addr[9]
.sym 2832 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2833 w_rx_24_fifo_data[4]
.sym 2836 w_rx_24_fifo_data[6]
.sym 2837 w_rx_24_fifo_data[10]
.sym 2838 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2839 w_rx_24_fifo_data[7]
.sym 2840 w_rx_24_fifo_data[12]
.sym 2841 w_rx_09_fifo_data[6]
.sym 2842 w_rx_24_fifo_data[8]
.sym 2847 w_rx_24_fifo_data[5]
.sym 2852 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2860 w_rx_24_fifo_data[6]
.sym 2861 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2863 w_rx_09_fifo_data[6]
.sym 2867 w_rx_24_fifo_data[4]
.sym 2869 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2872 w_rx_24_fifo_data[8]
.sym 2874 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2879 w_rx_24_fifo_data[12]
.sym 2881 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2884 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2886 w_rx_24_fifo_data[5]
.sym 2891 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2892 w_rx_24_fifo_data[10]
.sym 2896 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2899 w_rx_24_fifo_data[7]
.sym 2903 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2905 w_rx_24_fifo_data[6]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 2907 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 2908 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2909 rx_fifo.mem_q.0.1_WDATA_3
.sym 2910 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 2911 rx_fifo.full_o_SB_LUT4_I0_O[1]
.sym 2914 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 2916 w_rx_fifo_full
.sym 2926 rx_fifo.wr_addr[5]
.sym 2927 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2930 rx_fifo.wr_addr[9]
.sym 2933 w_rx_24_fifo_data[5]
.sym 2935 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 2937 w_rx_09_fifo_data[3]
.sym 2938 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 2942 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 2943 rx_fifo.rd_addr[8]
.sym 2944 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 2950 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2964 w_rx_24_fifo_data[10]
.sym 2965 w_rx_09_fifo_data[2]
.sym 2967 w_rx_09_fifo_data[10]
.sym 2969 w_rx_24_fifo_data[8]
.sym 2970 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 2971 w_rx_09_fifo_data[8]
.sym 2974 w_rx_09_fifo_data[4]
.sym 2987 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 2992 w_rx_09_fifo_data[6]
.sym 2995 w_rx_09_fifo_data[8]
.sym 2996 w_rx_24_fifo_data[8]
.sym 2998 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 3002 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3003 w_rx_09_fifo_data[6]
.sym 3008 w_rx_09_fifo_data[10]
.sym 3009 w_rx_24_fifo_data[10]
.sym 3010 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 3019 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3022 w_rx_09_fifo_data[2]
.sym 3026 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3028 w_rx_09_fifo_data[8]
.sym 3031 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3034 w_rx_09_fifo_data[4]
.sym 3041 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3042 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3043 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 3044 rx_fifo.full_o_SB_LUT4_I0_O[2]
.sym 3045 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 3047 w_rx_24_fifo_data[4]
.sym 3048 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 3049 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 3050 w_rx_24_fifo_data[5]
.sym 3051 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 3052 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 3056 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 3059 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 3061 rx_fifo.full_o_SB_LUT4_I0_O[0]
.sym 3062 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 3066 w_rx_09_fifo_data[4]
.sym 3067 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 3068 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 3069 w_rx_24_fifo_data[2]
.sym 3070 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 3072 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 3074 $PACKER_VCC_NET
.sym 3075 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 3077 rx_fifo.wr_addr[1]
.sym 3078 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 3097 rx_fifo.rd_addr[9]
.sym 3110 rx_fifo.rd_addr_gray_wr[0]
.sym 3121 rx_fifo.rd_addr_gray_wr[9]
.sym 3130 rx_fifo.rd_addr[9]
.sym 3149 rx_fifo.rd_addr_gray_wr[0]
.sym 3167 rx_fifo.rd_addr_gray_wr[9]
.sym 3177 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3179 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 3180 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 3181 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 3183 rx_fifo.mem_q.0.0_WDATA
.sym 3184 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 3185 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 3186 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 3193 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 3195 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 3196 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 3197 $PACKER_VCC_NET
.sym 3200 $PACKER_VCC_NET
.sym 3201 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 3202 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 3203 w_rx_09_fifo_data[2]
.sym 3205 w_rx_24_fifo_data[3]
.sym 3208 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 3212 w_rx_09_fifo_data[1]
.sym 3215 $PACKER_VCC_NET
.sym 3221 $PACKER_VCC_NET
.sym 3226 $PACKER_VCC_NET
.sym 3234 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3235 w_lvds_rx_09_d0_SB_LUT4_I0_O[1]
.sym 3248 w_rx_09_fifo_data[1]
.sym 3261 i_rst_b$SB_IO_IN
.sym 3277 w_rx_09_fifo_data[1]
.sym 3279 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3301 i_rst_b$SB_IO_IN
.sym 3302 w_lvds_rx_09_d0_SB_LUT4_I0_O[1]
.sym 3311 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3312 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3313 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 3314 w_rx_24_fifo_data[2]
.sym 3316 rx_fifo.mem_q.0.0_WDATA_3
.sym 3318 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_E
.sym 3319 rx_fifo.mem_q.0.0_WDATA_2
.sym 3320 rx_fifo.mem_q.0.0_WDATA_1
.sym 3321 w_rx_24_fifo_data[3]
.sym 3333 rx_fifo.rd_addr[9]
.sym 3335 rx_fifo.rd_addr_gray_wr[0]
.sym 3346 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_E
.sym 3348 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 3349 w_rx_24_fifo_data[0]
.sym 3369 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_E
.sym 3370 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 3371 w_lvds_rx_09_d0
.sym 3372 w_lvds_rx_09_d1
.sym 3376 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3378 w_lvds_rx_09_d0_SB_LUT4_I0_O[1]
.sym 3382 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_D[1]
.sym 3385 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3388 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3400 w_lvds_rx_09_d0_SB_LUT4_I0_O[1]
.sym 3401 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 3402 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3406 w_lvds_rx_09_d1
.sym 3409 w_lvds_rx_09_d0
.sym 3412 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_D[1]
.sym 3414 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3418 w_lvds_rx_09_d1
.sym 3419 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3420 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3421 w_lvds_rx_09_d0
.sym 3431 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_D[1]
.sym 3436 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3437 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3438 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3439 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 3443 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3444 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3445 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3446 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_E
.sym 3447 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3448 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3449 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 3450 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_E
.sym 3453 w_rx_09_fifo_data[1]
.sym 3454 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 3455 w_rx_09_fifo_data[0]
.sym 3467 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3469 rx_fifo.wr_addr[5]
.sym 3474 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3475 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3487 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O
.sym 3504 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 3506 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 3507 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3509 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 3512 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3514 $PACKER_VCC_NET
.sym 3517 $PACKER_VCC_NET
.sym 3518 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 3527 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 3529 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 3531 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_2_D_SB_LUT4_O_I3[1]
.sym 3534 $nextpnr_ICESTORM_LC_1$O
.sym 3537 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 3540 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 3541 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3542 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 3543 $PACKER_VCC_NET
.sym 3544 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 3547 $PACKER_VCC_NET
.sym 3548 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3549 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 3550 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 3554 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 3555 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 3556 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 3559 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 3565 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3566 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 3567 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 3568 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 3579 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 3580 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_2_D_SB_LUT4_O_I3[1]
.sym 3581 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_E
.sym 3582 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3583 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3587 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 3589 w_rx_24_fifo_data[0]
.sym 3591 w_rx_24_fifo_data[1]
.sym 3597 w_rx_09_fifo_data[0]
.sym 3614 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 3638 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3642 w_lvds_rx_24_d1
.sym 3643 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 3644 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[1]
.sym 3645 w_lvds_rx_24_d0
.sym 3646 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3647 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 3648 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[3]
.sym 3652 $PACKER_VCC_NET
.sym 3656 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[3]
.sym 3657 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 3658 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 3662 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 3664 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O
.sym 3669 $nextpnr_ICESTORM_LC_0$O
.sym 3671 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[3]
.sym 3675 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_D_SB_LUT4_O_I3
.sym 3676 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3677 $PACKER_VCC_NET
.sym 3678 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[1]
.sym 3679 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[3]
.sym 3682 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3683 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 3684 $PACKER_VCC_NET
.sym 3685 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_D_SB_LUT4_O_I3
.sym 3689 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 3694 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 3695 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3696 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 3697 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 3700 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3701 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 3702 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 3703 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 3706 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3707 w_lvds_rx_24_d1
.sym 3708 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 3709 w_lvds_rx_24_d0
.sym 3715 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 3716 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O
.sym 3717 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3718 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3719 rx_fifo.full_o_SB_LUT4_I1_O_SB_DFFER_D_E
.sym 3720 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[2]
.sym 3725 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O
.sym 3774 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.sym 3777 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 3778 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 3783 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O
.sym 3788 w_lvds_rx_24_d0
.sym 3789 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3793 w_lvds_rx_24_d1
.sym 3801 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_D[1]
.sym 3812 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_D[1]
.sym 3813 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3817 w_lvds_rx_24_d0
.sym 3820 w_lvds_rx_24_d1
.sym 3835 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3836 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.sym 3838 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 3841 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_D[1]
.sym 3847 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 3848 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 3849 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 3850 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.sym 3851 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O
.sym 3852 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 3853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3860 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[0]
.sym 4238 w_rx_fifo_pulled_data[24]
.sym 4242 w_rx_fifo_pulled_data[26]
.sym 4256 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 4259 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 4261 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 4300 w_rx_fifo_pulled_data[26]
.sym 4304 w_rx_fifo_pulled_data[25]
.sym 4336 w_rx_fifo_pulled_data[25]
.sym 4349 w_rx_fifo_pulled_data[26]
.sym 4358 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 4359 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4360 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4366 w_rx_fifo_pulled_data[25]
.sym 4370 w_rx_fifo_pulled_data[27]
.sym 4383 rx_fifo.mem_i.0.2_WDATA_2
.sym 4384 rx_fifo.mem_i.0.1_WDATA_3
.sym 4398 rx_fifo.wr_addr[0]
.sym 4402 rx_fifo.wr_addr[5]
.sym 4406 $PACKER_VCC_NET
.sym 4408 rx_fifo.rd_addr[4]
.sym 4410 smi_ctrl_ins.int_cnt_rx[3]
.sym 4414 rx_fifo.rd_addr[5]
.sym 4415 rx_fifo.rd_addr[3]
.sym 4418 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 4422 w_rx_fifo_pulled_data[17]
.sym 4425 rx_fifo.mem_i.0.0_WDATA_3
.sym 4427 w_smi_data_output[3]
.sym 4430 smi_ctrl_ins.int_cnt_rx[4]
.sym 4431 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 4443 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 4451 w_rx_fifo_pulled_data[24]
.sym 4452 w_rx_fifo_pulled_data[17]
.sym 4454 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 4455 smi_ctrl_ins.int_cnt_rx[4]
.sym 4456 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 4463 w_rx_fifo_pulled_data[18]
.sym 4465 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 4467 smi_ctrl_ins.int_cnt_rx[3]
.sym 4471 w_rx_fifo_pulled_data[27]
.sym 4475 smi_ctrl_ins.int_cnt_rx[3]
.sym 4476 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 4477 smi_ctrl_ins.int_cnt_rx[4]
.sym 4478 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 4481 w_rx_fifo_pulled_data[18]
.sym 4494 w_rx_fifo_pulled_data[27]
.sym 4499 w_rx_fifo_pulled_data[24]
.sym 4505 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 4506 smi_ctrl_ins.int_cnt_rx[4]
.sym 4507 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 4508 smi_ctrl_ins.int_cnt_rx[3]
.sym 4517 w_rx_fifo_pulled_data[17]
.sym 4521 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 4522 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4523 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4525 w_rx_fifo_pulled_data[16]
.sym 4529 w_rx_fifo_pulled_data[18]
.sym 4540 rx_fifo.rd_addr[7]
.sym 4541 rx_fifo.rd_addr[9]
.sym 4542 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 4543 rx_fifo.rd_addr[6]
.sym 4545 rx_fifo.rd_addr[8]
.sym 4549 rx_fifo.rd_addr[0]
.sym 4551 rx_fifo.rd_addr[2]
.sym 4552 w_rx_fifo_pulled_data[8]
.sym 4554 rx_fifo.rd_addr[4]
.sym 4555 w_rx_fifo_pulled_data[10]
.sym 4558 rx_fifo.rd_addr[1]
.sym 4559 smi_ctrl_ins.int_cnt_rx[3]
.sym 4565 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 4566 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[0]
.sym 4567 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 4568 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 4569 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 4570 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4571 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4572 smi_ctrl_ins.int_cnt_rx[3]
.sym 4573 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 4576 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 4577 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 4578 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[1]
.sym 4579 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 4580 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[1]
.sym 4583 i_rst_b$SB_IO_IN
.sym 4587 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 4588 w_rx_24_fifo_data[19]
.sym 4589 w_rx_09_fifo_data[19]
.sym 4592 smi_ctrl_ins.int_cnt_rx[4]
.sym 4596 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 4598 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 4601 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 4605 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 4607 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 4610 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[1]
.sym 4611 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[0]
.sym 4616 w_rx_09_fifo_data[19]
.sym 4618 w_rx_24_fifo_data[19]
.sym 4619 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 4622 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 4624 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[1]
.sym 4628 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 4630 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 4634 smi_ctrl_ins.int_cnt_rx[4]
.sym 4635 smi_ctrl_ins.int_cnt_rx[3]
.sym 4636 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 4637 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 4640 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 4641 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 4642 smi_ctrl_ins.int_cnt_rx[3]
.sym 4643 smi_ctrl_ins.int_cnt_rx[4]
.sym 4644 i_rst_b$SB_IO_IN
.sym 4645 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4648 w_rx_fifo_pulled_data[17]
.sym 4652 w_rx_fifo_pulled_data[19]
.sym 4657 w_rx_fifo_full
.sym 4661 w_rx_09_fifo_data[29]
.sym 4662 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4663 rx_fifo.mem_i.0.3_WDATA_1
.sym 4664 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 4665 rx_fifo.wr_addr[3]
.sym 4668 smi_ctrl_ins.int_cnt_rx[4]
.sym 4669 w_smi_data_output[0]
.sym 4671 rx_fifo.wr_addr[0]
.sym 4673 rx_fifo.rd_addr[9]
.sym 4675 rx_fifo.mem_q.0.2_WDATA
.sym 4677 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4678 rx_fifo.wr_addr[5]
.sym 4680 rx_fifo.wr_addr[0]
.sym 4681 rx_fifo.wr_addr[5]
.sym 4682 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 4689 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 4692 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 4693 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 4697 w_rx_fifo_pulled_data[16]
.sym 4698 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 4699 w_rx_09_fifo_data[17]
.sym 4700 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 4704 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 4707 smi_ctrl_ins.int_cnt_rx[4]
.sym 4708 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 4709 w_rx_fifo_pulled_data[19]
.sym 4710 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 4712 w_rx_24_fifo_data[17]
.sym 4713 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 4716 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 4718 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 4719 smi_ctrl_ins.int_cnt_rx[3]
.sym 4721 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 4722 smi_ctrl_ins.int_cnt_rx[4]
.sym 4723 smi_ctrl_ins.int_cnt_rx[3]
.sym 4724 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 4727 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 4728 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 4729 smi_ctrl_ins.int_cnt_rx[4]
.sym 4730 smi_ctrl_ins.int_cnt_rx[3]
.sym 4733 smi_ctrl_ins.int_cnt_rx[3]
.sym 4734 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 4735 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 4736 smi_ctrl_ins.int_cnt_rx[4]
.sym 4741 w_rx_fifo_pulled_data[19]
.sym 4747 w_rx_fifo_pulled_data[16]
.sym 4751 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 4752 smi_ctrl_ins.int_cnt_rx[3]
.sym 4753 smi_ctrl_ins.int_cnt_rx[4]
.sym 4754 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 4757 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 4758 smi_ctrl_ins.int_cnt_rx[4]
.sym 4759 smi_ctrl_ins.int_cnt_rx[3]
.sym 4760 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 4763 w_rx_24_fifo_data[17]
.sym 4764 w_rx_09_fifo_data[17]
.sym 4765 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 4767 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 4768 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4769 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4771 w_rx_fifo_pulled_data[4]
.sym 4775 w_rx_fifo_pulled_data[6]
.sym 4783 rx_fifo.rd_addr[6]
.sym 4788 rx_fifo.rd_addr[3]
.sym 4790 rx_fifo.rd_addr[7]
.sym 4795 $PACKER_VCC_NET
.sym 4796 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 4799 i_rst_b$SB_IO_IN
.sym 4803 rx_fifo.rd_addr[3]
.sym 4804 rx_fifo.rd_addr[5]
.sym 4805 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 4824 w_rx_fifo_pulled_data[8]
.sym 4825 w_rx_fifo_pulled_data[10]
.sym 4832 w_rx_fifo_pulled_data[6]
.sym 4834 w_rx_fifo_pulled_data[13]
.sym 4838 w_rx_fifo_pulled_data[3]
.sym 4842 w_rx_fifo_pulled_data[15]
.sym 4845 w_rx_fifo_pulled_data[13]
.sym 4853 w_rx_fifo_pulled_data[8]
.sym 4859 w_rx_fifo_pulled_data[10]
.sym 4865 w_rx_fifo_pulled_data[15]
.sym 4868 w_rx_fifo_pulled_data[3]
.sym 4874 w_rx_fifo_pulled_data[6]
.sym 4890 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 4891 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4892 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4894 w_rx_fifo_pulled_data[5]
.sym 4898 w_rx_fifo_pulled_data[7]
.sym 4907 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 4908 rx_fifo.rd_addr[1]
.sym 4912 rx_fifo.rd_addr[0]
.sym 4914 rx_fifo.rd_addr[2]
.sym 4915 rx_fifo.wr_addr[3]
.sym 4917 rx_fifo.mem_q.0.1_WDATA_3
.sym 4920 w_rx_fifo_pulled_data[13]
.sym 4924 w_rx_fifo_pulled_data[3]
.sym 4927 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 4928 w_rx_fifo_pulled_data[15]
.sym 4934 w_rx_09_fifo_data[11]
.sym 4935 w_rx_24_fifo_data[11]
.sym 4937 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 4938 w_rx_24_fifo_data[15]
.sym 4939 w_rx_09_fifo_data[9]
.sym 4940 w_rx_24_fifo_data[13]
.sym 4942 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 4943 w_rx_24_fifo_data[11]
.sym 4952 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 4956 w_rx_24_fifo_data[9]
.sym 4958 w_rx_24_fifo_data[17]
.sym 4959 i_rst_b$SB_IO_IN
.sym 4961 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 4967 w_rx_24_fifo_data[15]
.sym 4968 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 4973 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 4976 w_rx_24_fifo_data[9]
.sym 4979 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 4980 w_rx_24_fifo_data[11]
.sym 4981 w_rx_09_fifo_data[11]
.sym 4986 i_rst_b$SB_IO_IN
.sym 4987 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 4993 w_rx_24_fifo_data[13]
.sym 4994 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 4997 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 4999 w_rx_24_fifo_data[17]
.sym 5003 w_rx_24_fifo_data[11]
.sym 5004 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5010 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5011 w_rx_09_fifo_data[9]
.sym 5012 w_rx_24_fifo_data[9]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5014 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5015 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5017 w_rx_fifo_pulled_data[12]
.sym 5021 w_rx_fifo_pulled_data[14]
.sym 5030 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 5031 rx_fifo.rd_addr[8]
.sym 5032 rx_fifo.rd_addr[1]
.sym 5033 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5035 rx_fifo.rd_addr[4]
.sym 5038 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5039 rx_fifo.rd_addr[9]
.sym 5041 rx_fifo.rd_addr[0]
.sym 5043 w_rx_fifo_pulled_data[8]
.sym 5049 rx_fifo.rd_addr[2]
.sym 5050 rx_fifo.rd_addr[4]
.sym 5051 w_rx_fifo_pulled_data[10]
.sym 5058 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5061 w_rx_24_fifo_data[15]
.sym 5062 w_rx_24_fifo_data[12]
.sym 5066 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5069 w_rx_24_fifo_data[7]
.sym 5071 w_rx_24_fifo_data[13]
.sym 5073 w_rx_09_fifo_data[3]
.sym 5074 w_rx_09_fifo_data[7]
.sym 5077 w_rx_24_fifo_data[5]
.sym 5083 w_rx_09_fifo_data[13]
.sym 5085 w_rx_09_fifo_data[5]
.sym 5086 w_rx_09_fifo_data[12]
.sym 5087 w_rx_09_fifo_data[15]
.sym 5090 w_rx_24_fifo_data[5]
.sym 5091 w_rx_09_fifo_data[5]
.sym 5092 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5096 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5098 w_rx_09_fifo_data[5]
.sym 5102 w_rx_09_fifo_data[12]
.sym 5104 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5105 w_rx_24_fifo_data[12]
.sym 5109 w_rx_24_fifo_data[15]
.sym 5110 w_rx_09_fifo_data[15]
.sym 5111 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5115 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5116 w_rx_09_fifo_data[3]
.sym 5120 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5122 w_rx_09_fifo_data[7]
.sym 5126 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5127 w_rx_24_fifo_data[13]
.sym 5129 w_rx_09_fifo_data[13]
.sym 5132 w_rx_09_fifo_data[7]
.sym 5134 w_rx_24_fifo_data[7]
.sym 5135 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5136 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5138 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5140 w_rx_fifo_pulled_data[13]
.sym 5144 w_rx_fifo_pulled_data[15]
.sym 5152 $PACKER_VCC_NET
.sym 5154 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 5155 rx_fifo.wr_addr[1]
.sym 5156 rx_fifo.wr_addr[3]
.sym 5159 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 5161 rx_fifo.mem_q.0.3_WDATA_2
.sym 5162 rx_fifo.wr_addr[0]
.sym 5164 rx_fifo.wr_addr[5]
.sym 5165 rx_fifo.rd_addr[9]
.sym 5166 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5168 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5169 w_rx_fifo_pulled_data[14]
.sym 5170 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[2]
.sym 5171 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5172 rx_fifo.mem_q.0.2_WDATA
.sym 5173 rx_fifo.mem_q.0.2_WDATA_1
.sym 5180 rx_fifo.full_o_SB_LUT4_I0_O[2]
.sym 5181 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 5182 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5183 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 5184 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5185 w_rx_09_fifo_data[4]
.sym 5186 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5187 w_rx_fifo_full
.sym 5190 rx_fifo.full_o_SB_LUT4_I0_O[1]
.sym 5191 w_rx_24_fifo_data[4]
.sym 5192 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5193 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5194 rx_fifo.full_o_SB_LUT4_I0_O[0]
.sym 5195 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 5196 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 5197 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 5202 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5210 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5213 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5215 w_rx_24_fifo_data[4]
.sym 5216 w_rx_09_fifo_data[4]
.sym 5219 rx_fifo.full_o_SB_LUT4_I0_O[0]
.sym 5220 rx_fifo.full_o_SB_LUT4_I0_O[2]
.sym 5221 rx_fifo.full_o_SB_LUT4_I0_O[1]
.sym 5225 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 5226 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 5227 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5228 w_rx_fifo_full
.sym 5243 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5244 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5245 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 5246 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 5255 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 5256 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5257 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5258 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5260 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5261 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5263 w_rx_fifo_pulled_data[8]
.sym 5267 w_rx_fifo_pulled_data[10]
.sym 5275 rx_fifo.rd_addr[6]
.sym 5276 rx_fifo.rd_addr[1]
.sym 5279 rx_fifo.rd_addr[5]
.sym 5280 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5281 rx_fifo.rd_addr[7]
.sym 5285 rx_fifo.rd_addr[3]
.sym 5288 $PACKER_VCC_NET
.sym 5290 rx_fifo.rd_addr[5]
.sym 5291 $PACKER_VCC_NET
.sym 5292 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 5294 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 5295 rx_fifo.rd_addr[3]
.sym 5296 rx_fifo.wr_addr[7]
.sym 5303 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[0]
.sym 5305 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 5306 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5308 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 5309 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5310 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 5312 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 5314 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5315 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 5316 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 5317 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5318 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 5319 rx_fifo.wr_addr[1]
.sym 5320 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 5327 w_rx_24_fifo_data[2]
.sym 5328 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 5330 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[2]
.sym 5331 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5332 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 5333 w_rx_24_fifo_data[3]
.sym 5334 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 5336 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 5337 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5338 rx_fifo.wr_addr[1]
.sym 5339 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5342 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 5343 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 5344 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 5345 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 5356 w_rx_24_fifo_data[2]
.sym 5357 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5360 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 5361 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 5362 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 5363 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 5366 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5367 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 5368 rx_fifo.rd_addr_gray_wr_r[9]
.sym 5369 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 5373 w_rx_24_fifo_data[3]
.sym 5374 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5378 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5379 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[0]
.sym 5381 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[2]
.sym 5382 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5383 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5384 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5386 w_rx_fifo_pulled_data[9]
.sym 5390 w_rx_fifo_pulled_data[11]
.sym 5393 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[0]
.sym 5396 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[0]
.sym 5401 rx_fifo.mem_q.0.2_WDATA_2
.sym 5403 rx_fifo.mem_q.0.2_WDATA_3
.sym 5405 rx_fifo.wr_addr[4]
.sym 5411 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_E
.sym 5412 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 5420 w_rx_fifo_pulled_data[3]
.sym 5428 w_rx_09_fifo_data[3]
.sym 5433 w_rx_24_fifo_data[3]
.sym 5438 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5441 w_rx_fifo_pulled_data[14]
.sym 5443 w_rx_fifo_pulled_data[0]
.sym 5447 w_rx_fifo_pulled_data[11]
.sym 5451 w_rx_fifo_pulled_data[9]
.sym 5452 w_rx_fifo_pulled_data[1]
.sym 5455 w_rx_fifo_pulled_data[2]
.sym 5462 w_rx_fifo_pulled_data[0]
.sym 5465 w_rx_fifo_pulled_data[11]
.sym 5473 w_rx_fifo_pulled_data[14]
.sym 5483 w_rx_09_fifo_data[3]
.sym 5484 w_rx_24_fifo_data[3]
.sym 5486 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5489 w_rx_fifo_pulled_data[1]
.sym 5497 w_rx_fifo_pulled_data[9]
.sym 5504 w_rx_fifo_pulled_data[2]
.sym 5505 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 5506 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5507 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5509 w_rx_fifo_pulled_data[0]
.sym 5513 w_rx_fifo_pulled_data[2]
.sym 5522 rx_fifo.rd_addr[1]
.sym 5523 rx_fifo.rd_addr[8]
.sym 5526 rx_fifo.rd_addr[7]
.sym 5531 rx_fifo.rd_addr[6]
.sym 5533 rx_fifo.rd_addr[4]
.sym 5537 rx_fifo.mem_q.0.0_WDATA
.sym 5538 w_rx_fifo_pulled_data[1]
.sym 5539 rx_fifo.rd_addr[5]
.sym 5541 rx_fifo.rd_addr[0]
.sym 5542 rx_fifo.rd_addr[2]
.sym 5550 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5553 w_rx_09_fifo_data[1]
.sym 5554 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5555 w_rx_09_fifo_data[0]
.sym 5557 w_rx_24_fifo_data[2]
.sym 5558 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5559 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5560 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5561 w_rx_09_fifo_data[2]
.sym 5565 w_lvds_rx_09_d0
.sym 5567 w_lvds_rx_09_d1
.sym 5571 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5572 w_rx_24_fifo_data[1]
.sym 5575 w_rx_24_fifo_data[0]
.sym 5584 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5585 w_rx_24_fifo_data[0]
.sym 5594 w_rx_09_fifo_data[0]
.sym 5595 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5597 w_rx_24_fifo_data[0]
.sym 5606 w_lvds_rx_09_d0
.sym 5607 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5608 w_lvds_rx_09_d1
.sym 5609 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5612 w_rx_24_fifo_data[2]
.sym 5613 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5614 w_rx_09_fifo_data[2]
.sym 5618 w_rx_09_fifo_data[1]
.sym 5619 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 5621 w_rx_24_fifo_data[1]
.sym 5625 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5626 w_rx_24_fifo_data[1]
.sym 5628 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5629 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5630 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5632 w_rx_fifo_pulled_data[1]
.sym 5636 w_rx_fifo_pulled_data[3]
.sym 5644 rx_fifo.wr_addr[3]
.sym 5649 rx_fifo.wr_addr[0]
.sym 5651 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 5653 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_E
.sym 5656 rx_fifo.rd_addr[8]
.sym 5657 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[2]
.sym 5658 w_rx_24_fifo_data[1]
.sym 5659 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 5674 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 5675 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 5685 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 5687 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 5689 w_lvds_rx_09_d0
.sym 5695 w_lvds_rx_09_d1
.sym 5698 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5701 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5707 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 5712 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5713 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5730 w_lvds_rx_09_d0
.sym 5735 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 5737 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 5738 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5741 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 5743 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 5744 w_lvds_rx_09_d1
.sym 5751 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5752 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5763 o_shdn_tx_lna$SB_IO_OUT
.sym 5764 o_shdn_tx_lna$SB_IO_OUT
.sym 5767 rx_fifo.rd_addr[7]
.sym 5770 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 5771 rx_fifo.rd_addr[1]
.sym 5772 rx_fifo.rd_addr[9]
.sym 5774 rx_fifo.rd_addr[2]
.sym 5775 rx_fifo.rd_addr[3]
.sym 5776 w_rx_09_fifo_data[2]
.sym 5777 rx_fifo.rd_addr[6]
.sym 5779 $PACKER_VCC_NET
.sym 5806 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5808 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 5811 w_lvds_rx_24_d0
.sym 5812 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5813 w_lvds_rx_24_d1
.sym 5819 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 5825 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 5846 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5847 w_lvds_rx_24_d1
.sym 5848 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 5849 w_lvds_rx_24_d0
.sym 5858 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 5859 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 5860 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 5861 w_lvds_rx_24_d1
.sym 5873 w_lvds_rx_24_d0
.sym 5874 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 5875 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5897 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 5908 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_E
.sym 5909 rx_fifo.full_o_SB_LUT4_I1_O_SB_DFFER_D_E
.sym 5920 rx_fifo.full_o_SB_LUT4_I1_O_SB_DFFER_D_E
.sym 5924 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 5927 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5929 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 5936 w_rx_fifo_full
.sym 5939 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 5951 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 5953 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 5957 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 5958 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 5960 w_rx_fifo_full
.sym 5989 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 5990 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 5997 rx_fifo.full_o_SB_LUT4_I1_O_SB_DFFER_D_E
.sym 5998 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 5999 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6056 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 6058 w_rx_fifo_full
.sym 6068 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_E
.sym 6110 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 6113 w_rx_fifo_full
.sym 6120 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_E
.sym 6121 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6122 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6314 o_shdn_tx_lna$SB_IO_OUT
.sym 6359 $PACKER_VCC_NET
.sym 6381 w_smi_data_output[3]
.sym 6387 rx_fifo.wr_addr[0]
.sym 6388 rx_fifo.mem_i.0.2_WDATA_3
.sym 6389 rx_fifo.wr_addr[9]
.sym 6390 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6394 rx_fifo.wr_addr[7]
.sym 6395 rx_fifo.mem_i.0.2_WDATA_2
.sym 6398 rx_fifo.wr_addr[5]
.sym 6399 rx_fifo.wr_addr[8]
.sym 6401 rx_fifo.wr_addr[6]
.sym 6404 rx_fifo.wr_addr[1]
.sym 6406 $PACKER_VCC_NET
.sym 6407 rx_fifo.wr_addr[3]
.sym 6408 rx_fifo.wr_addr[4]
.sym 6413 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 6422 rx_fifo.mem_i.0.1_WDATA_1
.sym 6423 w_rx_24_fifo_data[23]
.sym 6424 rx_fifo.mem_i.0.1_WDATA
.sym 6425 rx_fifo.mem_i.0.2_WDATA_1
.sym 6426 w_rx_24_fifo_data[27]
.sym 6427 rx_fifo.mem_i.0.2_WDATA
.sym 6428 w_rx_24_fifo_data[25]
.sym 6429 w_rx_24_fifo_data[29]
.sym 6438 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6439 rx_fifo.wr_addr[3]
.sym 6441 rx_fifo.wr_addr[4]
.sym 6442 rx_fifo.wr_addr[5]
.sym 6443 rx_fifo.wr_addr[6]
.sym 6444 rx_fifo.wr_addr[7]
.sym 6445 rx_fifo.wr_addr[8]
.sym 6446 rx_fifo.wr_addr[9]
.sym 6447 rx_fifo.wr_addr[1]
.sym 6448 rx_fifo.wr_addr[0]
.sym 6449 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6450 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 6452 rx_fifo.mem_i.0.2_WDATA_3
.sym 6456 rx_fifo.mem_i.0.2_WDATA_2
.sym 6459 $PACKER_VCC_NET
.sym 6481 rx_fifo.wr_addr[3]
.sym 6482 rx_fifo.wr_addr[4]
.sym 6493 rx_fifo.wr_addr[7]
.sym 6495 w_smi_data_output[6]
.sym 6496 rx_fifo.wr_addr[9]
.sym 6497 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6500 rx_fifo.wr_addr[9]
.sym 6501 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6503 rx_fifo.mem_i.0.2_WDATA_3
.sym 6504 rx_fifo.wr_addr[1]
.sym 6506 $PACKER_VCC_NET
.sym 6507 $PACKER_VCC_NET
.sym 6508 rx_fifo.mem_i.0.0_WDATA_2
.sym 6511 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 6512 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 6519 rx_fifo.wr_addr[8]
.sym 6521 rx_fifo.wr_addr[6]
.sym 6528 rx_fifo.rd_addr[6]
.sym 6530 rx_fifo.rd_addr[8]
.sym 6533 rx_fifo.rd_addr[3]
.sym 6535 rx_fifo.rd_addr[7]
.sym 6538 rx_fifo.rd_addr[5]
.sym 6541 $PACKER_VCC_NET
.sym 6542 rx_fifo.rd_addr[9]
.sym 6543 rx_fifo.rd_addr[4]
.sym 6546 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 6549 rx_fifo.rd_addr[0]
.sym 6550 rx_fifo.rd_addr[1]
.sym 6555 rx_fifo.mem_i.0.2_WDATA_1
.sym 6557 rx_fifo.mem_i.0.2_WDATA
.sym 6559 rx_fifo.rd_addr[2]
.sym 6560 rx_fifo.mem_i.0.3_WDATA
.sym 6561 w_rx_24_fifo_data[28]
.sym 6562 w_rx_24_fifo_data[30]
.sym 6563 rx_fifo.mem_i.0.3_WDATA_3
.sym 6564 w_rx_24_fifo_data[21]
.sym 6565 rx_fifo.mem_i.0.3_WDATA_1
.sym 6566 w_rx_24_fifo_data[31]
.sym 6567 rx_fifo.mem_i.0.3_WDATA_2
.sym 6576 rx_fifo.rd_addr[2]
.sym 6577 rx_fifo.rd_addr[3]
.sym 6579 rx_fifo.rd_addr[4]
.sym 6580 rx_fifo.rd_addr[5]
.sym 6581 rx_fifo.rd_addr[6]
.sym 6582 rx_fifo.rd_addr[7]
.sym 6583 rx_fifo.rd_addr[8]
.sym 6584 rx_fifo.rd_addr[9]
.sym 6585 rx_fifo.rd_addr[1]
.sym 6586 rx_fifo.rd_addr[0]
.sym 6587 r_counter_$glb_clk
.sym 6588 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 6589 $PACKER_VCC_NET
.sym 6593 rx_fifo.mem_i.0.2_WDATA
.sym 6597 rx_fifo.mem_i.0.2_WDATA_1
.sym 6602 w_rx_09_fifo_data[23]
.sym 6604 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 6610 rx_fifo.mem_i.0.1_WDATA_2
.sym 6611 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 6613 rx_fifo.mem_i.0.1_WDATA
.sym 6616 w_rx_24_fifo_data[26]
.sym 6617 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 6619 rx_fifo.wr_addr[6]
.sym 6620 rx_fifo.wr_addr[6]
.sym 6622 rx_fifo.wr_addr[8]
.sym 6631 rx_fifo.wr_addr[3]
.sym 6632 rx_fifo.wr_addr[8]
.sym 6634 rx_fifo.wr_addr[6]
.sym 6638 rx_fifo.wr_addr[7]
.sym 6639 rx_fifo.mem_i.0.0_WDATA_3
.sym 6641 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 6644 rx_fifo.wr_addr[9]
.sym 6645 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6648 rx_fifo.wr_addr[1]
.sym 6650 $PACKER_VCC_NET
.sym 6651 rx_fifo.wr_addr[0]
.sym 6652 rx_fifo.mem_i.0.0_WDATA_2
.sym 6657 rx_fifo.wr_addr[4]
.sym 6660 rx_fifo.wr_addr[5]
.sym 6663 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[0]
.sym 6665 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 6666 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 6667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[0]
.sym 6668 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 6669 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 6678 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6679 rx_fifo.wr_addr[3]
.sym 6681 rx_fifo.wr_addr[4]
.sym 6682 rx_fifo.wr_addr[5]
.sym 6683 rx_fifo.wr_addr[6]
.sym 6684 rx_fifo.wr_addr[7]
.sym 6685 rx_fifo.wr_addr[8]
.sym 6686 rx_fifo.wr_addr[9]
.sym 6687 rx_fifo.wr_addr[1]
.sym 6688 rx_fifo.wr_addr[0]
.sym 6689 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6690 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 6692 rx_fifo.mem_i.0.0_WDATA_3
.sym 6696 rx_fifo.mem_i.0.0_WDATA_2
.sym 6699 $PACKER_VCC_NET
.sym 6706 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 6707 smi_ctrl_ins.int_cnt_rx[3]
.sym 6709 rx_fifo.mem_i.0.3_WDATA_2
.sym 6710 i_rst_b$SB_IO_IN
.sym 6713 w_rx_09_fifo_data[30]
.sym 6714 rx_fifo.rd_addr[3]
.sym 6715 rx_fifo.rd_addr[4]
.sym 6718 rx_fifo.wr_addr[4]
.sym 6719 w_rx_24_fifo_data[19]
.sym 6721 rx_fifo.wr_addr[3]
.sym 6723 rx_fifo.wr_addr[4]
.sym 6724 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 6726 w_rx_fifo_pulled_data[7]
.sym 6733 rx_fifo.rd_addr[3]
.sym 6734 rx_fifo.rd_addr[4]
.sym 6735 rx_fifo.rd_addr[7]
.sym 6736 rx_fifo.rd_addr[6]
.sym 6737 rx_fifo.rd_addr[0]
.sym 6738 rx_fifo.rd_addr[1]
.sym 6743 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 6747 rx_fifo.mem_i.0.0_WDATA_1
.sym 6748 rx_fifo.rd_addr[8]
.sym 6751 rx_fifo.rd_addr[9]
.sym 6759 rx_fifo.mem_i.0.0_WDATA
.sym 6761 $PACKER_VCC_NET
.sym 6762 rx_fifo.rd_addr[5]
.sym 6763 rx_fifo.rd_addr[2]
.sym 6765 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 6766 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 6767 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 6768 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 6769 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 6770 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 6771 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 6780 rx_fifo.rd_addr[2]
.sym 6781 rx_fifo.rd_addr[3]
.sym 6783 rx_fifo.rd_addr[4]
.sym 6784 rx_fifo.rd_addr[5]
.sym 6785 rx_fifo.rd_addr[6]
.sym 6786 rx_fifo.rd_addr[7]
.sym 6787 rx_fifo.rd_addr[8]
.sym 6788 rx_fifo.rd_addr[9]
.sym 6789 rx_fifo.rd_addr[1]
.sym 6790 rx_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 6793 $PACKER_VCC_NET
.sym 6797 rx_fifo.mem_i.0.0_WDATA
.sym 6801 rx_fifo.mem_i.0.0_WDATA_1
.sym 6809 smi_ctrl_ins.int_cnt_rx[4]
.sym 6813 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 6819 rx_fifo.wr_addr[7]
.sym 6820 rx_fifo.wr_addr[9]
.sym 6822 smi_ctrl_ins.int_cnt_rx[3]
.sym 6823 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6824 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 6825 w_rx_fifo_pulled_data[5]
.sym 6829 rx_fifo.wr_addr[1]
.sym 6837 rx_fifo.wr_addr[9]
.sym 6838 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6839 rx_fifo.wr_addr[3]
.sym 6842 rx_fifo.wr_addr[7]
.sym 6846 rx_fifo.wr_addr[0]
.sym 6848 rx_fifo.wr_addr[5]
.sym 6849 rx_fifo.wr_addr[6]
.sym 6850 rx_fifo.mem_q.0.1_WDATA_2
.sym 6852 rx_fifo.wr_addr[1]
.sym 6854 rx_fifo.mem_q.0.1_WDATA_3
.sym 6856 rx_fifo.wr_addr[4]
.sym 6859 rx_fifo.wr_addr[8]
.sym 6861 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 6863 $PACKER_VCC_NET
.sym 6866 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 6867 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 6868 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 6869 rx_fifo.wr_addr_gray_rd[0]
.sym 6870 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 6871 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 6872 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 6873 rx_fifo.wr_addr_gray_rd[5]
.sym 6882 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6883 rx_fifo.wr_addr[3]
.sym 6885 rx_fifo.wr_addr[4]
.sym 6886 rx_fifo.wr_addr[5]
.sym 6887 rx_fifo.wr_addr[6]
.sym 6888 rx_fifo.wr_addr[7]
.sym 6889 rx_fifo.wr_addr[8]
.sym 6890 rx_fifo.wr_addr[9]
.sym 6891 rx_fifo.wr_addr[1]
.sym 6892 rx_fifo.wr_addr[0]
.sym 6893 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 6894 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 6896 rx_fifo.mem_q.0.1_WDATA_3
.sym 6900 rx_fifo.mem_q.0.1_WDATA_2
.sym 6903 $PACKER_VCC_NET
.sym 6908 rx_fifo.rd_addr[0]
.sym 6912 rx_fifo.rd_addr[2]
.sym 6915 smi_ctrl_ins.int_cnt_rx[3]
.sym 6916 rx_fifo.rd_addr[1]
.sym 6917 rx_fifo.rd_addr[4]
.sym 6920 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 6922 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 6923 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 6924 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 6925 rx_fifo.wr_addr[6]
.sym 6928 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 6929 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 6930 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 6931 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 6936 rx_fifo.rd_addr[4]
.sym 6938 rx_fifo.rd_addr[6]
.sym 6941 rx_fifo.rd_addr[3]
.sym 6942 rx_fifo.rd_addr[8]
.sym 6948 rx_fifo.rd_addr[9]
.sym 6949 $PACKER_VCC_NET
.sym 6950 rx_fifo.rd_addr[5]
.sym 6951 rx_fifo.rd_addr[1]
.sym 6952 rx_fifo.mem_q.0.1_WDATA_1
.sym 6957 rx_fifo.rd_addr[0]
.sym 6962 rx_fifo.rd_addr[7]
.sym 6963 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 6965 rx_fifo.rd_addr[2]
.sym 6967 rx_fifo.mem_q.0.1_WDATA
.sym 6968 rx_fifo.wr_addr[7]
.sym 6969 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 6970 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 6971 rx_fifo.full_o_SB_LUT4_I0_O[0]
.sym 6972 rx_fifo.wr_addr_gray[5]
.sym 6973 rx_fifo.wr_addr[1]
.sym 6974 rx_fifo.wr_addr_gray[0]
.sym 6975 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 6984 rx_fifo.rd_addr[2]
.sym 6985 rx_fifo.rd_addr[3]
.sym 6987 rx_fifo.rd_addr[4]
.sym 6988 rx_fifo.rd_addr[5]
.sym 6989 rx_fifo.rd_addr[6]
.sym 6990 rx_fifo.rd_addr[7]
.sym 6991 rx_fifo.rd_addr[8]
.sym 6992 rx_fifo.rd_addr[9]
.sym 6993 rx_fifo.rd_addr[1]
.sym 6994 rx_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 6997 $PACKER_VCC_NET
.sym 7001 rx_fifo.mem_q.0.1_WDATA
.sym 7005 rx_fifo.mem_q.0.1_WDATA_1
.sym 7010 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 7012 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 7013 rx_fifo.wr_addr_gray_rd[0]
.sym 7014 rx_fifo.rd_addr[6]
.sym 7018 rx_fifo.wr_addr[5]
.sym 7020 rx_fifo.wr_addr[0]
.sym 7023 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 7024 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 7027 rx_fifo.wr_addr[6]
.sym 7028 i_rst_b$SB_IO_IN
.sym 7029 rx_fifo.wr_addr[8]
.sym 7030 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 7031 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 7033 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 7040 rx_fifo.mem_q.0.3_WDATA_3
.sym 7042 $PACKER_VCC_NET
.sym 7044 rx_fifo.wr_addr[8]
.sym 7049 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 7050 rx_fifo.wr_addr[0]
.sym 7051 rx_fifo.mem_q.0.3_WDATA_2
.sym 7052 rx_fifo.wr_addr[3]
.sym 7056 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7057 rx_fifo.wr_addr[5]
.sym 7060 rx_fifo.wr_addr[4]
.sym 7061 rx_fifo.wr_addr[9]
.sym 7062 rx_fifo.wr_addr[7]
.sym 7063 rx_fifo.wr_addr[6]
.sym 7067 rx_fifo.wr_addr[1]
.sym 7070 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 7071 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 7072 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 7073 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 7074 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 7075 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 7076 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 7077 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 7086 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7087 rx_fifo.wr_addr[3]
.sym 7089 rx_fifo.wr_addr[4]
.sym 7090 rx_fifo.wr_addr[5]
.sym 7091 rx_fifo.wr_addr[6]
.sym 7092 rx_fifo.wr_addr[7]
.sym 7093 rx_fifo.wr_addr[8]
.sym 7094 rx_fifo.wr_addr[9]
.sym 7095 rx_fifo.wr_addr[1]
.sym 7096 rx_fifo.wr_addr[0]
.sym 7097 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7098 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 7100 rx_fifo.mem_q.0.3_WDATA_3
.sym 7104 rx_fifo.mem_q.0.3_WDATA_2
.sym 7107 $PACKER_VCC_NET
.sym 7109 $PACKER_VCC_NET
.sym 7114 $PACKER_VCC_NET
.sym 7115 rx_fifo.rd_addr[5]
.sym 7117 $PACKER_VCC_NET
.sym 7119 rx_fifo.wr_addr[7]
.sym 7121 $PACKER_VCC_NET
.sym 7123 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7124 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7125 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 7126 rx_fifo.wr_addr[4]
.sym 7128 rx_fifo.wr_addr[3]
.sym 7129 rx_fifo.rd_addr_gray_wr_r[8]
.sym 7131 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 7132 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 7134 rx_fifo.wr_addr[0]
.sym 7144 rx_fifo.rd_addr[6]
.sym 7145 rx_fifo.rd_addr[0]
.sym 7146 rx_fifo.rd_addr[4]
.sym 7148 rx_fifo.rd_addr[7]
.sym 7151 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 7152 rx_fifo.rd_addr[3]
.sym 7153 rx_fifo.rd_addr[2]
.sym 7154 rx_fifo.rd_addr[5]
.sym 7155 rx_fifo.rd_addr[1]
.sym 7159 rx_fifo.rd_addr[9]
.sym 7162 rx_fifo.mem_q.0.3_WDATA_1
.sym 7165 rx_fifo.rd_addr[8]
.sym 7167 rx_fifo.mem_q.0.3_WDATA
.sym 7169 $PACKER_VCC_NET
.sym 7172 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[3]
.sym 7173 rx_fifo.rd_addr[8]
.sym 7174 rx_fifo.wr_addr[6]
.sym 7175 rx_fifo.wr_addr[8]
.sym 7176 rx_fifo.wr_addr_gray[2]
.sym 7177 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 7178 rx_fifo.wr_addr_gray[4]
.sym 7179 rx_fifo.wr_addr[4]
.sym 7188 rx_fifo.rd_addr[2]
.sym 7189 rx_fifo.rd_addr[3]
.sym 7191 rx_fifo.rd_addr[4]
.sym 7192 rx_fifo.rd_addr[5]
.sym 7193 rx_fifo.rd_addr[6]
.sym 7194 rx_fifo.rd_addr[7]
.sym 7195 rx_fifo.rd_addr[8]
.sym 7196 rx_fifo.rd_addr[9]
.sym 7197 rx_fifo.rd_addr[1]
.sym 7198 rx_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 7201 $PACKER_VCC_NET
.sym 7205 rx_fifo.mem_q.0.3_WDATA
.sym 7209 rx_fifo.mem_q.0.3_WDATA_1
.sym 7216 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 7218 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 7226 rx_fifo.rd_addr_gray_wr_r[6]
.sym 7227 rx_fifo.wr_addr[9]
.sym 7228 rx_fifo.rd_addr_gray_wr_r[7]
.sym 7230 $PACKER_VCC_NET
.sym 7231 rx_fifo.wr_addr[1]
.sym 7232 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 7233 rx_fifo.rd_addr[4]
.sym 7235 $PACKER_VCC_NET
.sym 7236 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 7237 rx_fifo.wr_addr[1]
.sym 7246 rx_fifo.wr_addr[1]
.sym 7247 rx_fifo.wr_addr[5]
.sym 7250 rx_fifo.wr_addr[9]
.sym 7251 rx_fifo.mem_q.0.2_WDATA_3
.sym 7253 rx_fifo.wr_addr[8]
.sym 7255 $PACKER_VCC_NET
.sym 7257 rx_fifo.mem_q.0.2_WDATA_2
.sym 7260 rx_fifo.wr_addr[6]
.sym 7261 rx_fifo.wr_addr[7]
.sym 7262 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7266 rx_fifo.wr_addr[3]
.sym 7269 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 7272 rx_fifo.wr_addr[0]
.sym 7273 rx_fifo.wr_addr[4]
.sym 7274 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 7275 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 7276 rx_fifo.rd_addr_gray_wr_r[8]
.sym 7277 rx_fifo.rd_addr_gray_wr[7]
.sym 7278 rx_fifo.rd_addr_gray_wr[6]
.sym 7279 rx_fifo.rd_addr_gray_wr[0]
.sym 7280 rx_fifo.rd_addr_gray_wr_r[6]
.sym 7281 rx_fifo.rd_addr_gray_wr_r[7]
.sym 7290 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7291 rx_fifo.wr_addr[3]
.sym 7293 rx_fifo.wr_addr[4]
.sym 7294 rx_fifo.wr_addr[5]
.sym 7295 rx_fifo.wr_addr[6]
.sym 7296 rx_fifo.wr_addr[7]
.sym 7297 rx_fifo.wr_addr[8]
.sym 7298 rx_fifo.wr_addr[9]
.sym 7299 rx_fifo.wr_addr[1]
.sym 7300 rx_fifo.wr_addr[0]
.sym 7301 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7302 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 7304 rx_fifo.mem_q.0.2_WDATA_3
.sym 7308 rx_fifo.mem_q.0.2_WDATA_2
.sym 7311 $PACKER_VCC_NET
.sym 7316 rx_fifo.rd_addr[5]
.sym 7319 rx_fifo.wr_addr[8]
.sym 7321 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 7324 rx_fifo.rd_addr[4]
.sym 7327 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 7328 rx_fifo.wr_addr[6]
.sym 7329 w_rx_09_fifo_data[2]
.sym 7330 rx_fifo.wr_addr[8]
.sym 7335 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 7337 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 7338 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 7339 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 7344 rx_fifo.mem_q.0.2_WDATA
.sym 7345 rx_fifo.rd_addr[7]
.sym 7346 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 7348 rx_fifo.rd_addr[6]
.sym 7349 rx_fifo.rd_addr[3]
.sym 7350 rx_fifo.rd_addr[8]
.sym 7352 rx_fifo.rd_addr[5]
.sym 7354 rx_fifo.rd_addr[9]
.sym 7355 rx_fifo.mem_q.0.2_WDATA_1
.sym 7359 rx_fifo.rd_addr[1]
.sym 7365 rx_fifo.rd_addr[0]
.sym 7366 rx_fifo.rd_addr[2]
.sym 7371 rx_fifo.rd_addr[4]
.sym 7373 $PACKER_VCC_NET
.sym 7376 rx_fifo.wr_addr[9]
.sym 7377 rx_fifo.wr_addr_gray[3]
.sym 7378 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[1]
.sym 7379 rx_fifo.wr_addr_gray[8]
.sym 7380 rx_fifo.wr_addr_gray[1]
.sym 7381 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 7382 rx_fifo.wr_addr_gray[6]
.sym 7383 rx_fifo.wr_addr_gray[7]
.sym 7392 rx_fifo.rd_addr[2]
.sym 7393 rx_fifo.rd_addr[3]
.sym 7395 rx_fifo.rd_addr[4]
.sym 7396 rx_fifo.rd_addr[5]
.sym 7397 rx_fifo.rd_addr[6]
.sym 7398 rx_fifo.rd_addr[7]
.sym 7399 rx_fifo.rd_addr[8]
.sym 7400 rx_fifo.rd_addr[9]
.sym 7401 rx_fifo.rd_addr[1]
.sym 7402 rx_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 7405 $PACKER_VCC_NET
.sym 7409 rx_fifo.mem_q.0.2_WDATA
.sym 7413 rx_fifo.mem_q.0.2_WDATA_1
.sym 7420 rx_fifo.rd_addr[9]
.sym 7421 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 7422 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 7424 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 7425 i_rst_b$SB_IO_IN
.sym 7426 rx_fifo.rd_addr[8]
.sym 7429 rx_fifo.rd_addr_gray_wr_r[8]
.sym 7433 rx_fifo.rd_addr_gray_wr[8]
.sym 7435 i_rst_b$SB_IO_IN
.sym 7447 rx_fifo.wr_addr[0]
.sym 7448 rx_fifo.mem_q.0.0_WDATA_3
.sym 7449 rx_fifo.wr_addr[7]
.sym 7450 $PACKER_VCC_NET
.sym 7455 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7457 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 7458 rx_fifo.wr_addr[3]
.sym 7459 rx_fifo.mem_q.0.0_WDATA_2
.sym 7464 rx_fifo.wr_addr[1]
.sym 7466 rx_fifo.wr_addr[6]
.sym 7468 rx_fifo.wr_addr[8]
.sym 7470 rx_fifo.wr_addr[9]
.sym 7473 rx_fifo.wr_addr[4]
.sym 7476 rx_fifo.wr_addr[5]
.sym 7478 w_rx_09_fifo_data[2]
.sym 7494 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 7495 rx_fifo.wr_addr[3]
.sym 7497 rx_fifo.wr_addr[4]
.sym 7498 rx_fifo.wr_addr[5]
.sym 7499 rx_fifo.wr_addr[6]
.sym 7500 rx_fifo.wr_addr[7]
.sym 7501 rx_fifo.wr_addr[8]
.sym 7502 rx_fifo.wr_addr[9]
.sym 7503 rx_fifo.wr_addr[1]
.sym 7504 rx_fifo.wr_addr[0]
.sym 7505 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 7506 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 7508 rx_fifo.mem_q.0.0_WDATA_3
.sym 7512 rx_fifo.mem_q.0.0_WDATA_2
.sym 7515 $PACKER_VCC_NET
.sym 7539 rx_fifo.wr_addr[4]
.sym 7549 rx_fifo.rd_addr[9]
.sym 7550 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 7551 rx_fifo.rd_addr[5]
.sym 7552 rx_fifo.rd_addr[6]
.sym 7553 rx_fifo.rd_addr[0]
.sym 7554 rx_fifo.rd_addr[1]
.sym 7557 rx_fifo.mem_q.0.0_WDATA
.sym 7558 rx_fifo.rd_addr[3]
.sym 7559 rx_fifo.rd_addr[2]
.sym 7560 rx_fifo.rd_addr[7]
.sym 7561 rx_fifo.rd_addr[4]
.sym 7564 rx_fifo.rd_addr[8]
.sym 7570 rx_fifo.mem_q.0.0_WDATA_1
.sym 7577 $PACKER_VCC_NET
.sym 7596 rx_fifo.rd_addr[2]
.sym 7597 rx_fifo.rd_addr[3]
.sym 7599 rx_fifo.rd_addr[4]
.sym 7600 rx_fifo.rd_addr[5]
.sym 7601 rx_fifo.rd_addr[6]
.sym 7602 rx_fifo.rd_addr[7]
.sym 7603 rx_fifo.rd_addr[8]
.sym 7604 rx_fifo.rd_addr[9]
.sym 7605 rx_fifo.rd_addr[1]
.sym 7606 rx_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 7609 $PACKER_VCC_NET
.sym 7613 rx_fifo.mem_q.0.0_WDATA
.sym 7617 rx_fifo.mem_q.0.0_WDATA_1
.sym 7746 o_shdn_rx_lna$SB_IO_OUT
.sym 7838 i_rst_b$SB_IO_IN
.sym 8093 w_smi_data_output[6]
.sym 8095 w_smi_data_direction
.sym 8099 $PACKER_VCC_NET
.sym 8104 w_smi_data_output[6]
.sym 8114 w_smi_data_direction
.sym 8115 $PACKER_VCC_NET
.sym 8119 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 8121 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8122 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 8123 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 8125 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 8133 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8134 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 8139 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 8141 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 8246 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[1]
.sym 8247 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 8248 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 8250 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 8251 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 8252 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 8253 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 8255 tx_fifo.wr_addr[5]
.sym 8261 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 8265 w_rx_fifo_pulled_data[22]
.sym 8277 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 8289 $PACKER_VCC_NET
.sym 8290 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 8292 smi_ctrl_ins.int_cnt_rx[3]
.sym 8297 w_smi_data_output[1]
.sym 8298 w_rx_fifo_pulled_data[28]
.sym 8299 w_smi_data_output[2]
.sym 8306 rx_fifo.mem_i.0.3_WDATA
.sym 8310 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[1]
.sym 8324 w_rx_24_fifo_data[23]
.sym 8325 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 8335 w_rx_24_fifo_data[21]
.sym 8336 w_rx_09_fifo_data[23]
.sym 8337 w_rx_09_fifo_data[27]
.sym 8338 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8343 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8344 w_rx_09_fifo_data[21]
.sym 8351 w_rx_24_fifo_data[27]
.sym 8352 w_rx_09_fifo_data[25]
.sym 8353 w_rx_24_fifo_data[25]
.sym 8356 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8357 w_rx_09_fifo_data[21]
.sym 8359 w_rx_24_fifo_data[21]
.sym 8363 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8364 w_rx_24_fifo_data[21]
.sym 8368 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8369 w_rx_24_fifo_data[23]
.sym 8370 w_rx_09_fifo_data[23]
.sym 8374 w_rx_24_fifo_data[25]
.sym 8375 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8377 w_rx_09_fifo_data[25]
.sym 8380 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8383 w_rx_24_fifo_data[25]
.sym 8386 w_rx_09_fifo_data[27]
.sym 8387 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8388 w_rx_24_fifo_data[27]
.sym 8393 w_rx_24_fifo_data[23]
.sym 8394 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8398 w_rx_24_fifo_data[27]
.sym 8399 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8402 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 8403 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8404 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8405 rx_fifo.rd_addr[3]
.sym 8406 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 8407 rx_fifo.rd_addr_gray[1]
.sym 8408 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 8409 rx_fifo.rd_addr_gray[4]
.sym 8410 rx_fifo.rd_addr_gray[2]
.sym 8411 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[1]
.sym 8416 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8417 rx_fifo.mem_i.0.1_WDATA_1
.sym 8425 w_rx_09_fifo_data[27]
.sym 8431 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 8435 i_rst_b$SB_IO_IN
.sym 8436 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 8439 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 8440 rx_fifo.wr_addr[8]
.sym 8454 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8455 w_rx_24_fifo_data[28]
.sym 8456 w_rx_09_fifo_data[30]
.sym 8460 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8461 w_rx_24_fifo_data[29]
.sym 8464 w_rx_24_fifo_data[30]
.sym 8465 w_rx_24_fifo_data[26]
.sym 8467 w_rx_09_fifo_data[28]
.sym 8469 w_rx_24_fifo_data[19]
.sym 8472 w_rx_09_fifo_data[29]
.sym 8473 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 8475 w_rx_09_fifo_data[31]
.sym 8476 w_rx_24_fifo_data[31]
.sym 8480 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8481 w_rx_09_fifo_data[31]
.sym 8482 w_rx_24_fifo_data[31]
.sym 8485 w_rx_24_fifo_data[26]
.sym 8487 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8492 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8493 w_rx_24_fifo_data[28]
.sym 8497 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8498 w_rx_24_fifo_data[28]
.sym 8499 w_rx_09_fifo_data[28]
.sym 8504 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8506 w_rx_24_fifo_data[19]
.sym 8509 w_rx_09_fifo_data[29]
.sym 8511 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8512 w_rx_24_fifo_data[29]
.sym 8516 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 8517 w_rx_24_fifo_data[29]
.sym 8521 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8522 w_rx_24_fifo_data[30]
.sym 8523 w_rx_09_fifo_data[30]
.sym 8525 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 8526 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 8527 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8528 w_smi_data_output[4]
.sym 8529 w_smi_data_output[7]
.sym 8530 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 8531 w_smi_data_output[5]
.sym 8532 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 8533 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 8534 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8535 smi_ctrl_ins.w_fifo_pull_trigger
.sym 8540 rx_fifo.wr_addr[7]
.sym 8542 rx_fifo.wr_addr[1]
.sym 8543 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 8545 smi_ctrl_ins.int_cnt_rx[4]
.sym 8547 smi_ctrl_ins.int_cnt_rx[3]
.sym 8548 rx_fifo.mem_i.0.3_WDATA_3
.sym 8554 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 8556 rx_fifo.rd_addr_gray[6]
.sym 8560 rx_fifo.rd_addr[7]
.sym 8562 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 8573 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 8575 smi_ctrl_ins.int_cnt_rx[4]
.sym 8580 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 8583 smi_ctrl_ins.int_cnt_rx[4]
.sym 8584 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 8588 w_rx_fifo_pulled_data[7]
.sym 8591 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 8593 smi_ctrl_ins.int_cnt_rx[3]
.sym 8594 w_rx_fifo_pulled_data[4]
.sym 8596 w_rx_fifo_pulled_data[5]
.sym 8599 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 8600 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 8608 smi_ctrl_ins.int_cnt_rx[3]
.sym 8609 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 8610 smi_ctrl_ins.int_cnt_rx[4]
.sym 8611 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 8623 w_rx_fifo_pulled_data[5]
.sym 8626 smi_ctrl_ins.int_cnt_rx[4]
.sym 8627 smi_ctrl_ins.int_cnt_rx[3]
.sym 8628 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 8629 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 8632 smi_ctrl_ins.int_cnt_rx[4]
.sym 8633 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 8634 smi_ctrl_ins.int_cnt_rx[3]
.sym 8635 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 8639 w_rx_fifo_pulled_data[7]
.sym 8645 w_rx_fifo_pulled_data[4]
.sym 8648 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 8649 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8650 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8651 rx_fifo.rd_addr_gray[6]
.sym 8652 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 8653 rx_fifo.rd_addr[7]
.sym 8654 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8655 rx_fifo.rd_addr[0]
.sym 8656 rx_fifo.rd_addr[2]
.sym 8657 rx_fifo.rd_addr_gray[3]
.sym 8658 rx_fifo.rd_addr[1]
.sym 8662 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8664 $PACKER_VCC_NET
.sym 8665 smi_ctrl_ins.int_cnt_rx[4]
.sym 8667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[0]
.sym 8672 $PACKER_VCC_NET
.sym 8673 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 8675 rx_fifo.wr_addr[9]
.sym 8676 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 8677 rx_fifo.wr_addr[5]
.sym 8679 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 8682 smi_ctrl_ins.int_cnt_rx[3]
.sym 8683 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 8684 rx_fifo.rd_addr_gray_wr_r[6]
.sym 8685 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 8701 rx_fifo.wr_addr[6]
.sym 8703 rx_fifo.wr_addr[4]
.sym 8708 rx_fifo.wr_addr[0]
.sym 8710 rx_fifo.wr_addr[1]
.sym 8711 rx_fifo.wr_addr[3]
.sym 8712 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 8716 rx_fifo.wr_addr[7]
.sym 8723 rx_fifo.wr_addr[5]
.sym 8724 $nextpnr_ICESTORM_LC_7$O
.sym 8727 rx_fifo.wr_addr[0]
.sym 8730 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 8732 rx_fifo.wr_addr[1]
.sym 8734 rx_fifo.wr_addr[0]
.sym 8736 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8739 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 8740 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 8742 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 8745 rx_fifo.wr_addr[3]
.sym 8746 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8748 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8751 rx_fifo.wr_addr[4]
.sym 8752 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 8754 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8756 rx_fifo.wr_addr[5]
.sym 8758 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8760 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8763 rx_fifo.wr_addr[6]
.sym 8764 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8766 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8769 rx_fifo.wr_addr[7]
.sym 8770 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8774 rx_fifo.wr_addr[0]
.sym 8775 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 8776 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8777 rx_fifo.wr_addr[3]
.sym 8778 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 8779 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 8780 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 8781 rx_fifo.wr_addr[5]
.sym 8790 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 8794 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 8797 rx_fifo.wr_addr[6]
.sym 8799 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 8800 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 8801 rx_fifo.rd_addr[8]
.sym 8804 rx_fifo.rd_addr[2]
.sym 8805 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 8806 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 8808 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 8809 rx_fifo.full_o_SB_LUT4_I0_O[0]
.sym 8810 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8817 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 8818 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 8819 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 8820 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 8821 rx_fifo.wr_addr_gray[0]
.sym 8827 rx_fifo.wr_addr_gray[5]
.sym 8828 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 8829 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 8830 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 8834 rx_fifo.wr_addr[8]
.sym 8835 rx_fifo.wr_addr[9]
.sym 8844 rx_fifo.rd_addr_gray_wr_r[6]
.sym 8846 rx_fifo.wr_addr_gray_rd[5]
.sym 8847 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8849 rx_fifo.wr_addr[8]
.sym 8851 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8855 rx_fifo.wr_addr[9]
.sym 8857 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8861 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 8862 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 8863 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 8869 rx_fifo.wr_addr_gray[0]
.sym 8872 rx_fifo.rd_addr_gray_wr_r[6]
.sym 8873 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 8874 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 8881 rx_fifo.wr_addr_gray_rd[5]
.sym 8884 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 8886 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 8890 rx_fifo.wr_addr_gray[5]
.sym 8895 r_counter_$glb_clk
.sym 8898 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8899 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 8900 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 8901 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 8902 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 8903 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 8904 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 8909 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8912 rx_fifo.wr_addr[3]
.sym 8913 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 8916 rx_fifo.wr_addr[0]
.sym 8922 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 8923 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 8925 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 8926 i_rst_b$SB_IO_IN
.sym 8927 rx_fifo.wr_addr[8]
.sym 8929 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 8930 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 8931 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 8939 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 8940 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 8942 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 8944 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 8945 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 8946 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8948 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8950 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 8951 rx_fifo.wr_addr[1]
.sym 8952 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 8955 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 8957 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 8963 rx_fifo.rd_addr_gray_wr_r[8]
.sym 8964 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 8965 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 8974 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 8977 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 8978 rx_fifo.rd_addr_gray_wr_r[8]
.sym 8979 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 8980 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 8986 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 8989 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 8990 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 8991 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 8992 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 8998 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9003 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 9009 rx_fifo.wr_addr[1]
.sym 9013 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 9015 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 9017 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9018 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9019 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9020 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 9021 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 9022 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 9023 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 9024 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 9025 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 9026 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 9027 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 9032 rx_fifo.rd_addr[4]
.sym 9034 rx_fifo.wr_addr[1]
.sym 9036 $PACKER_VCC_NET
.sym 9039 $PACKER_VCC_NET
.sym 9045 rx_fifo.rd_addr[7]
.sym 9046 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 9047 rx_fifo.wr_addr[4]
.sym 9048 rx_fifo.rd_addr_gray[6]
.sym 9052 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9053 rx_fifo.wr_addr[6]
.sym 9054 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 9062 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 9063 i_rst_b$SB_IO_IN
.sym 9064 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9065 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9066 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 9067 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 9068 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 9069 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 9070 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 9072 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 9073 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 9074 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 9075 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 9076 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 9077 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 9078 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 9081 rx_fifo.rd_addr_gray_wr_r[6]
.sym 9082 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 9083 rx_fifo.rd_addr_gray_wr_r[7]
.sym 9086 w_rx_fifo_pulled_data[12]
.sym 9089 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 9091 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 9095 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 9096 i_rst_b$SB_IO_IN
.sym 9100 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 9101 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 9103 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 9106 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 9107 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 9108 rx_fifo.rd_addr_gray_wr_r[7]
.sym 9109 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 9114 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 9115 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 9120 w_rx_fifo_pulled_data[12]
.sym 9124 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 9125 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9126 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9127 rx_fifo.rd_addr_gray_wr_r[6]
.sym 9130 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 9131 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 9132 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 9133 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 9136 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 9138 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 9140 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 9141 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 9142 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9143 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 9144 rx_fifo.wr_addr_gray_rd[4]
.sym 9147 rx_fifo.wr_addr_gray_rd[2]
.sym 9148 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 9149 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[0]
.sym 9150 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 9155 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9157 w_rx_data[5]
.sym 9166 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 9167 rx_fifo.wr_addr[9]
.sym 9168 rx_fifo.rd_addr_gray_wr_r[6]
.sym 9170 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9171 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 9172 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 9173 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 9174 rx_fifo.wr_addr[5]
.sym 9188 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 9190 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 9192 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9193 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9195 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9196 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9200 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9207 rx_fifo.rd_addr[8]
.sym 9211 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9212 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 9217 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 9219 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9223 rx_fifo.rd_addr[8]
.sym 9230 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 9236 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9243 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 9244 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9247 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9249 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9250 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 9255 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9260 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9263 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9264 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9265 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9266 rx_fifo.rd_addr_gray[0]
.sym 9267 rx_fifo.rd_addr[9]
.sym 9268 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[2]
.sym 9269 rx_fifo.rd_addr_gray[7]
.sym 9270 rx_fifo.rd_addr_gray[8]
.sym 9273 rx_fifo.rd_addr[8]
.sym 9280 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 9282 rx_fifo.rd_addr_gray_wr[8]
.sym 9285 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 9291 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 9292 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 9297 rx_fifo.rd_addr[8]
.sym 9300 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9307 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[3]
.sym 9309 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9312 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9317 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[1]
.sym 9318 rx_fifo.rd_addr_gray_wr[7]
.sym 9320 rx_fifo.rd_addr_gray[6]
.sym 9321 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9322 rx_fifo.rd_addr_gray_wr_r[7]
.sym 9323 rx_fifo.rd_addr_gray[0]
.sym 9325 rx_fifo.rd_addr_gray_wr_r[8]
.sym 9327 rx_fifo.rd_addr_gray_wr[6]
.sym 9333 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[2]
.sym 9334 rx_fifo.rd_addr_gray[7]
.sym 9338 rx_fifo.rd_addr_gray_wr[8]
.sym 9340 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9341 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9342 rx_fifo.rd_addr_gray_wr_r[8]
.sym 9343 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9346 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[1]
.sym 9347 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[3]
.sym 9348 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[2]
.sym 9349 rx_fifo.rd_addr_gray_wr_r[7]
.sym 9354 rx_fifo.rd_addr_gray_wr[8]
.sym 9361 rx_fifo.rd_addr_gray[7]
.sym 9364 rx_fifo.rd_addr_gray[6]
.sym 9371 rx_fifo.rd_addr_gray[0]
.sym 9376 rx_fifo.rd_addr_gray_wr[6]
.sym 9383 rx_fifo.rd_addr_gray_wr[7]
.sym 9387 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9389 rx_fifo.wr_addr_gray_rd[6]
.sym 9390 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 9391 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 9392 rx_fifo.wr_addr_gray_rd[9]
.sym 9393 rx_fifo.wr_addr_gray_rd[1]
.sym 9394 rx_fifo.wr_addr_gray_rd[3]
.sym 9395 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 9396 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 9413 i_rst_b$SB_IO_IN
.sym 9416 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 9421 rx_fifo.wr_addr[9]
.sym 9435 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9436 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9440 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9441 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 9445 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9448 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 9456 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[1]
.sym 9457 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9459 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9461 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9465 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9472 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 9475 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9477 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 9482 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 9484 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 9487 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 9494 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9495 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 9500 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 9505 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[1]
.sym 9509 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9510 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9511 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9512 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 9513 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 9517 rx_fifo.wr_addr_gray_rd[8]
.sym 9518 rx_fifo.wr_addr_gray_rd[7]
.sym 9573 w_rx_09_fifo_data[0]
.sym 9581 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 9588 w_rx_09_fifo_data[0]
.sym 9589 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 9632 w_lvds_rx_09_d0_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 9633 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 9634 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9635 rx_fifo.rd_addr_gray_wr[4]
.sym 9636 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 9642 rx_fifo.rd_addr_gray_wr[1]
.sym 9649 $PACKER_VCC_NET
.sym 9650 o_shdn_rx_lna$SB_IO_OUT
.sym 9667 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 9773 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 9905 i_rst_b$SB_IO_IN
.sym 10010 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10155 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 10162 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10196 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 i_rst_b$SB_IO_IN
.sym 10201 w_smi_data_output[2]
.sym 10203 w_smi_data_direction
.sym 10204 w_smi_data_output[1]
.sym 10206 w_smi_data_direction
.sym 10207 $PACKER_VCC_NET
.sym 10210 w_smi_data_direction
.sym 10211 w_smi_data_output[1]
.sym 10212 $PACKER_VCC_NET
.sym 10218 w_smi_data_direction
.sym 10221 w_smi_data_output[2]
.sym 10227 tx_fifo.wr_addr_gray_rd[6]
.sym 10228 tx_fifo.wr_addr_gray_rd[2]
.sym 10230 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 10232 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10233 tx_fifo.wr_addr_gray_rd[5]
.sym 10236 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 10245 w_rx_data[0]
.sym 10248 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 10249 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 10250 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 10258 w_smi_data_direction
.sym 10259 $PACKER_VCC_NET
.sym 10260 w_smi_data_input[7]
.sym 10268 w_rx_fifo_pulled_data[22]
.sym 10269 w_rx_fifo_pulled_data[20]
.sym 10275 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 10284 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 10289 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 10290 w_rx_fifo_pulled_data[23]
.sym 10292 w_rx_fifo_pulled_data[21]
.sym 10297 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 10309 w_rx_fifo_pulled_data[20]
.sym 10319 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 10320 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 10321 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 10322 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 10325 w_rx_fifo_pulled_data[22]
.sym 10334 w_rx_fifo_pulled_data[23]
.sym 10345 w_rx_fifo_pulled_data[21]
.sym 10347 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 10348 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10349 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10352 w_smi_data_input[7]
.sym 10354 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 10355 tx_fifo.wr_addr_gray_rd[4]
.sym 10356 tx_fifo.wr_addr_gray_rd[3]
.sym 10357 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 10358 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 10359 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 10361 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 10363 w_rx_fifo_pulled_data[20]
.sym 10365 rx_fifo.rd_addr_gray[1]
.sym 10369 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 10371 rx_fifo.wr_addr[8]
.sym 10383 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 10384 w_rx_fifo_pulled_data[23]
.sym 10386 w_rx_fifo_pulled_data[21]
.sym 10389 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 10391 w_rx_fifo_pulled_data[29]
.sym 10392 w_rx_fifo_pulled_data[31]
.sym 10394 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 10396 rx_fifo.rd_addr[3]
.sym 10402 w_rx_fifo_pulled_data[30]
.sym 10403 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 10404 w_smi_data_output[0]
.sym 10407 smi_ctrl_ins.int_cnt_rx[4]
.sym 10408 tx_fifo.wr_addr_gray_rd[2]
.sym 10410 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 10414 rx_fifo.rd_addr[3]
.sym 10419 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 10423 w_smi_data_direction
.sym 10425 w_smi_data_output[7]
.sym 10435 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 10437 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 10439 smi_ctrl_ins.int_cnt_rx[3]
.sym 10440 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 10444 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 10446 w_rx_fifo_pulled_data[28]
.sym 10447 w_rx_fifo_pulled_data[31]
.sym 10448 w_rx_fifo_pulled_data[29]
.sym 10449 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 10456 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 10458 w_rx_fifo_pulled_data[30]
.sym 10461 smi_ctrl_ins.int_cnt_rx[4]
.sym 10464 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 10465 smi_ctrl_ins.int_cnt_rx[3]
.sym 10466 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 10467 smi_ctrl_ins.int_cnt_rx[4]
.sym 10473 w_rx_fifo_pulled_data[28]
.sym 10476 w_rx_fifo_pulled_data[30]
.sym 10491 w_rx_fifo_pulled_data[29]
.sym 10494 smi_ctrl_ins.int_cnt_rx[3]
.sym 10495 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 10496 smi_ctrl_ins.int_cnt_rx[4]
.sym 10497 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 10502 w_rx_fifo_pulled_data[31]
.sym 10506 smi_ctrl_ins.int_cnt_rx[4]
.sym 10507 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 10508 smi_ctrl_ins.int_cnt_rx[3]
.sym 10509 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 10510 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E_$glb_ce
.sym 10511 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10512 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10515 tx_fifo.wr_addr_gray_rd[9]
.sym 10516 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 10518 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 10519 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 10520 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 10523 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 10529 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 10530 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 10536 rx_fifo.rd_addr[7]
.sym 10537 rx_fifo.rd_addr_gray[4]
.sym 10539 rx_fifo.rd_addr_gray[2]
.sym 10544 w_smi_data_output[7]
.sym 10554 smi_ctrl_ins.int_cnt_rx[3]
.sym 10560 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 10565 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 10566 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 10568 smi_ctrl_ins.int_cnt_rx[4]
.sym 10569 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 10571 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 10574 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 10576 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10579 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 10581 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 10582 i_rst_b$SB_IO_IN
.sym 10589 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 10594 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 10596 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 10599 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10605 i_rst_b$SB_IO_IN
.sym 10606 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 10611 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 10617 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 10623 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 10624 smi_ctrl_ins.int_cnt_rx[4]
.sym 10625 smi_ctrl_ins.int_cnt_rx[3]
.sym 10626 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 10633 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 10634 r_counter_$glb_clk
.sym 10635 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10636 smi_ctrl_ins.r_fifo_pull_1
.sym 10637 smi_ctrl_ins.r_fifo_pull
.sym 10638 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[1]
.sym 10639 smi_ctrl_ins.r_fifo_push
.sym 10640 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 10641 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 10642 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10643 smi_ctrl_ins.r_fifo_push_1
.sym 10648 smi_ctrl_ins.int_cnt_rx[3]
.sym 10649 rx_fifo.wr_addr[9]
.sym 10650 w_rx_fifo_pulled_data[28]
.sym 10653 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 10655 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 10658 rx_fifo.wr_addr[5]
.sym 10659 $PACKER_VCC_NET
.sym 10660 rx_fifo.wr_addr[0]
.sym 10661 rx_fifo.rd_addr_gray[3]
.sym 10662 rx_fifo.rd_addr[9]
.sym 10663 rx_fifo.rd_addr[1]
.sym 10664 rx_fifo.rd_addr[6]
.sym 10665 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 10666 rx_fifo.wr_addr[3]
.sym 10667 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 10669 rx_fifo.rd_addr[7]
.sym 10670 w_rx_fifo_empty
.sym 10671 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 10677 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[1]
.sym 10678 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10679 i_rst_b$SB_IO_IN
.sym 10680 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 10681 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 10682 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 10683 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[1]
.sym 10684 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[0]
.sym 10686 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 10687 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 10688 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 10689 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 10690 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[0]
.sym 10691 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 10692 smi_ctrl_ins.int_cnt_rx[4]
.sym 10695 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[1]
.sym 10696 smi_ctrl_ins.int_cnt_rx[3]
.sym 10697 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 10699 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10700 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 10702 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 10704 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 10706 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 10707 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10710 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[0]
.sym 10712 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[1]
.sym 10717 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 10719 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 10722 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10723 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 10724 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 10725 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 10729 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[1]
.sym 10730 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[0]
.sym 10734 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 10735 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 10736 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[1]
.sym 10737 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 10740 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10741 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 10742 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10743 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 10746 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 10747 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 10748 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 10749 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 10754 smi_ctrl_ins.int_cnt_rx[3]
.sym 10755 smi_ctrl_ins.int_cnt_rx[4]
.sym 10756 i_rst_b$SB_IO_IN
.sym 10757 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10759 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 10760 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 10761 w_tx_fifo_full
.sym 10762 w_rx_fifo_empty
.sym 10763 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[3]
.sym 10764 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 10765 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10766 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[2]
.sym 10771 w_smi_data_output[4]
.sym 10773 smi_ctrl_ins.w_fifo_push_trigger
.sym 10774 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 10777 rx_fifo.mem_i.0.3_WDATA
.sym 10779 w_smi_data_output[5]
.sym 10783 rx_fifo.rd_addr[3]
.sym 10785 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 10786 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 10788 rx_fifo.wr_addr[0]
.sym 10789 rx_fifo.rd_addr[1]
.sym 10790 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10793 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 10794 rx_fifo.wr_addr[3]
.sym 10804 rx_fifo.rd_addr[0]
.sym 10805 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 10806 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10812 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 10817 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10818 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 10822 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10823 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 10825 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 10826 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 10829 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 10830 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10836 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10839 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 10841 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10848 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 10851 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 10852 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10853 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 10854 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 10859 rx_fifo.rd_addr[0]
.sym 10865 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 10871 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 10878 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 10879 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 10880 r_counter_$glb_clk
.sym 10881 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10883 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 10884 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 10885 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 10886 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 10887 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10888 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10889 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 10895 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 10900 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10901 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 10906 rx_fifo.rd_addr[6]
.sym 10907 rx_fifo.rd_addr[7]
.sym 10908 rx_fifo.rd_addr[5]
.sym 10909 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10911 rx_fifo.rd_addr[3]
.sym 10912 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 10913 rx_fifo.rd_addr[2]
.sym 10915 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 10916 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[2]
.sym 10917 rx_fifo.rd_addr[1]
.sym 10923 rx_fifo.wr_addr[0]
.sym 10924 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 10925 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10928 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10930 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10932 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 10936 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 10939 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 10942 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10943 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10944 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 10945 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10946 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 10951 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 10952 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10953 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10958 rx_fifo.wr_addr[0]
.sym 10962 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10963 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 10964 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10969 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 10970 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 10974 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10980 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 10981 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 10982 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 10983 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 10987 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 10988 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 10993 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10994 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 10995 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 11001 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 11002 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11003 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 11004 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11005 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 11006 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 11007 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[1]
.sym 11008 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 11009 rx_fifo.rd_addr[4]
.sym 11010 rx_fifo.rd_addr_gray[5]
.sym 11011 rx_fifo.rd_addr[6]
.sym 11012 rx_fifo.rd_addr[5]
.sym 11021 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11029 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 11030 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 11032 rx_fifo.wr_addr[3]
.sym 11036 rx_fifo.wr_addr[4]
.sym 11037 rx_fifo.rd_addr_gray[4]
.sym 11039 rx_fifo.rd_addr_gray[2]
.sym 11040 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 11046 rx_fifo.wr_addr[7]
.sym 11049 rx_fifo.wr_addr[3]
.sym 11056 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 11059 rx_fifo.wr_addr[1]
.sym 11061 rx_fifo.wr_addr[5]
.sym 11069 rx_fifo.wr_addr[8]
.sym 11075 rx_fifo.wr_addr[6]
.sym 11077 rx_fifo.wr_addr[4]
.sym 11078 $nextpnr_ICESTORM_LC_5$O
.sym 11081 rx_fifo.wr_addr[1]
.sym 11084 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11087 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 11088 rx_fifo.wr_addr[1]
.sym 11090 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 11092 rx_fifo.wr_addr[3]
.sym 11094 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11096 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11098 rx_fifo.wr_addr[4]
.sym 11100 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 11102 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11105 rx_fifo.wr_addr[5]
.sym 11106 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11108 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11110 rx_fifo.wr_addr[6]
.sym 11112 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11114 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 11117 rx_fifo.wr_addr[7]
.sym 11118 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11120 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 11123 rx_fifo.wr_addr[8]
.sym 11124 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 11128 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 11129 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 11130 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 11131 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 11132 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 11133 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[3]
.sym 11134 rx_fifo.rd_addr_gray_wr[5]
.sym 11135 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 11147 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 11149 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 11153 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[0]
.sym 11154 rx_fifo.rd_addr[9]
.sym 11155 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 11156 rx_fifo.rd_addr[4]
.sym 11157 rx_fifo.rd_addr[7]
.sym 11160 rx_fifo.rd_addr[6]
.sym 11161 rx_fifo.rd_addr_gray[3]
.sym 11163 rx_fifo.rd_addr[1]
.sym 11164 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 11170 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 11171 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 11173 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 11176 w_rx_data[5]
.sym 11177 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 11178 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 11180 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 11182 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 11183 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 11187 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 11188 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11189 w_rx_data[0]
.sym 11190 rx_fifo.rd_addr_gray_wr_r[6]
.sym 11191 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 11192 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11193 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 11197 rx_fifo.wr_addr[9]
.sym 11199 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 11203 rx_fifo.wr_addr[9]
.sym 11205 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 11208 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11209 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 11210 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11211 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 11215 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 11216 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 11220 w_rx_data[5]
.sym 11226 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 11227 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 11228 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 11229 rx_fifo.rd_addr_gray_wr_r[6]
.sym 11235 w_rx_data[0]
.sym 11238 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 11239 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 11240 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 11244 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 11246 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 11247 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 11248 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 11249 r_counter_$glb_clk
.sym 11250 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11251 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 11252 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 11253 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 11254 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11255 rx_fifo.rd_addr_gray_wr[3]
.sym 11256 rx_fifo.rd_addr_gray_wr[8]
.sym 11257 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 11258 rx_fifo.rd_addr_gray_wr[2]
.sym 11269 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 11271 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11274 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 11275 rx_fifo.wr_addr[3]
.sym 11276 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 11277 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 11278 rx_fifo.rd_addr[8]
.sym 11279 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 11280 rx_fifo.wr_addr[0]
.sym 11282 rx_fifo.rd_addr[9]
.sym 11286 rx_fifo.rd_addr[1]
.sym 11297 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 11298 rx_fifo.wr_addr_gray[4]
.sym 11301 rx_fifo.wr_addr_gray_rd[4]
.sym 11303 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 11304 rx_fifo.wr_addr_gray[2]
.sym 11305 rx_fifo.rd_addr[7]
.sym 11307 rx_fifo.rd_addr[8]
.sym 11312 rx_fifo.wr_addr_gray_rd[2]
.sym 11313 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 11320 rx_fifo.rd_addr[6]
.sym 11325 rx_fifo.wr_addr_gray_rd[4]
.sym 11332 rx_fifo.wr_addr_gray[4]
.sym 11352 rx_fifo.wr_addr_gray[2]
.sym 11357 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 11358 rx_fifo.rd_addr[8]
.sym 11361 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 11362 rx_fifo.rd_addr[6]
.sym 11363 rx_fifo.rd_addr[7]
.sym 11364 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 11370 rx_fifo.wr_addr_gray_rd[2]
.sym 11372 r_counter_$glb_clk
.sym 11377 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 11380 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 11381 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 11389 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11390 rx_fifo.wr_addr[9]
.sym 11392 $PACKER_VCC_NET
.sym 11397 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 11399 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 11400 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 11401 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 11402 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 11403 rx_fifo.rd_addr[6]
.sym 11404 rx_fifo.rd_addr[3]
.sym 11405 rx_fifo.rd_addr[2]
.sym 11406 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 11407 rx_fifo.rd_addr[7]
.sym 11408 rx_fifo.rd_addr[9]
.sym 11409 rx_fifo.rd_addr[1]
.sym 11415 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 11417 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 11423 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 11426 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11436 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 11441 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 11444 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11446 rx_fifo.rd_addr[1]
.sym 11448 rx_fifo.rd_addr[1]
.sym 11457 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 11460 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11461 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 11466 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 11473 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 11491 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 11494 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11495 r_counter_$glb_clk
.sym 11496 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11497 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 11499 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 11500 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[3]
.sym 11505 w_rx_data[0]
.sym 11513 rx_fifo.rd_addr[9]
.sym 11516 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 11521 rx_fifo.rd_addr_gray_wr[4]
.sym 11527 w_rx_data[4]
.sym 11528 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 11529 rx_fifo.rd_addr_gray[4]
.sym 11532 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 11542 rx_fifo.wr_addr_gray[1]
.sym 11543 rx_fifo.wr_addr_gray_rd[3]
.sym 11544 rx_fifo.wr_addr_gray[6]
.sym 11546 rx_fifo.wr_addr[9]
.sym 11547 rx_fifo.wr_addr_gray[3]
.sym 11557 rx_fifo.wr_addr_gray_rd[9]
.sym 11558 rx_fifo.wr_addr_gray_rd[1]
.sym 11562 rx_fifo.wr_addr_gray_rd[6]
.sym 11571 rx_fifo.wr_addr_gray[6]
.sym 11579 rx_fifo.wr_addr_gray_rd[6]
.sym 11584 rx_fifo.wr_addr_gray_rd[3]
.sym 11589 rx_fifo.wr_addr[9]
.sym 11597 rx_fifo.wr_addr_gray[1]
.sym 11604 rx_fifo.wr_addr_gray[3]
.sym 11607 rx_fifo.wr_addr_gray_rd[1]
.sym 11613 rx_fifo.wr_addr_gray_rd[9]
.sym 11618 r_counter_$glb_clk
.sym 11620 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 11623 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 11624 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 11625 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_1_I2[0]
.sym 11626 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_3_I2[0]
.sym 11627 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_2_I2[0]
.sym 11632 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_E
.sym 11636 o_led0_SB_LUT4_I1_O[1]
.sym 11648 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 11667 rx_fifo.wr_addr_gray_rd[7]
.sym 11682 rx_fifo.wr_addr_gray_rd[8]
.sym 11688 rx_fifo.wr_addr_gray[8]
.sym 11692 rx_fifo.wr_addr_gray[7]
.sym 11696 rx_fifo.wr_addr_gray_rd[7]
.sym 11702 rx_fifo.wr_addr_gray_rd[8]
.sym 11727 rx_fifo.wr_addr_gray[8]
.sym 11730 rx_fifo.wr_addr_gray[7]
.sym 11741 r_counter_$glb_clk
.sym 11743 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 11744 spi_if_ins.o_cs_SB_LUT4_I0_3_O[0]
.sym 11745 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 11747 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 11748 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 11749 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 11750 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 11778 spi_if_ins.o_cs_SB_LUT4_I0_3_O[0]
.sym 11801 rx_fifo.rd_addr_gray[4]
.sym 11808 rx_fifo.rd_addr_gray[1]
.sym 11815 rx_fifo.rd_addr_gray_wr[1]
.sym 11820 rx_fifo.rd_addr_gray[4]
.sym 11826 rx_fifo.rd_addr_gray_wr[1]
.sym 11861 rx_fifo.rd_addr_gray[1]
.sym 11864 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 11866 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 11867 w_tx_data_io[7]
.sym 11870 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 11873 w_tx_data_io[5]
.sym 11989 i_button_SB_LUT4_I0_O[2]
.sym 11990 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_I3[2]
.sym 11992 io_ctrl_ins.pmod_dir_state[6]
.sym 11994 io_ctrl_ins.pmod_dir_state[7]
.sym 11995 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[2]
.sym 11996 io_ctrl_ins.pmod_dir_state[5]
.sym 12001 i_button_SB_LUT4_I0_O[1]
.sym 12126 i_config[2]$SB_IO_IN
.sym 12128 o_led1_SB_LUT4_I1_I3[3]
.sym 12130 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 12181 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 12225 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 12305 i_rst_b$SB_IO_IN
.sym 12309 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12310 w_smi_data_output[0]
.sym 12312 w_smi_data_direction
.sym 12313 w_smi_data_output[7]
.sym 12315 w_smi_data_direction
.sym 12316 $PACKER_VCC_NET
.sym 12319 w_smi_data_output[0]
.sym 12320 w_smi_data_output[7]
.sym 12322 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNESR_Q_E
.sym 12323 w_smi_data_direction
.sym 12326 w_smi_data_direction
.sym 12332 $PACKER_VCC_NET
.sym 12335 tx_fifo.wr_addr[0]
.sym 12336 tx_fifo.wr_addr_gray[5]
.sym 12337 tx_fifo.wr_addr_gray[2]
.sym 12338 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12339 tx_fifo.wr_addr_gray[3]
.sym 12341 tx_fifo.wr_addr_gray[6]
.sym 12342 tx_fifo.wr_addr[5]
.sym 12369 w_smi_data_input[7]
.sym 12384 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 12399 tx_fifo.wr_addr_gray[6]
.sym 12402 tx_fifo.wr_addr_gray[5]
.sym 12403 tx_fifo.wr_addr_gray[2]
.sym 12408 tx_fifo.wr_addr_gray_rd[5]
.sym 12417 tx_fifo.wr_addr_gray[6]
.sym 12423 tx_fifo.wr_addr_gray[2]
.sym 12436 tx_fifo.wr_addr_gray_rd[5]
.sym 12449 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 12453 tx_fifo.wr_addr_gray[5]
.sym 12457 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12463 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 12464 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 12465 tx_fifo.wr_addr[9]
.sym 12466 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 12467 tx_fifo.wr_addr_gray[4]
.sym 12468 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 12469 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 12470 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 12474 rx_fifo.rd_addr[6]
.sym 12476 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 12479 w_smi_data_direction
.sym 12480 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 12481 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 12482 tx_fifo.wr_addr[0]
.sym 12485 rx_fifo.mem_i.0.1_WDATA_3
.sym 12486 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 12507 i_rst_b$SB_IO_IN
.sym 12515 $PACKER_VCC_NET
.sym 12520 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12523 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 12524 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 12528 smi_ctrl_ins.int_cnt_rx[4]
.sym 12541 tx_fifo.wr_addr_gray_rd[6]
.sym 12543 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 12544 tx_fifo.wr_addr_gray[3]
.sym 12546 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 12553 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 12555 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 12557 tx_fifo.wr_addr_gray_rd[4]
.sym 12559 smi_ctrl_ins.int_cnt_rx[4]
.sym 12560 tx_fifo.wr_addr_gray[4]
.sym 12562 i_rst_b$SB_IO_IN
.sym 12564 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 12567 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 12568 smi_ctrl_ins.int_cnt_rx[3]
.sym 12573 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 12574 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 12575 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 12576 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 12582 tx_fifo.wr_addr_gray[4]
.sym 12587 tx_fifo.wr_addr_gray[3]
.sym 12591 smi_ctrl_ins.int_cnt_rx[4]
.sym 12592 i_rst_b$SB_IO_IN
.sym 12593 smi_ctrl_ins.int_cnt_rx[3]
.sym 12598 tx_fifo.wr_addr_gray_rd[6]
.sym 12604 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 12606 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 12617 tx_fifo.wr_addr_gray_rd[4]
.sym 12620 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12623 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 12624 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[2]
.sym 12625 smi_ctrl_ins.int_cnt_rx[4]
.sym 12626 smi_ctrl_ins.int_cnt_rx[3]
.sym 12628 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 12629 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 12634 rx_fifo.wr_addr[3]
.sym 12635 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 12636 w_rx_fifo_pulled_data[23]
.sym 12639 rx_fifo.rd_addr[9]
.sym 12640 w_rx_fifo_pulled_data[29]
.sym 12641 w_rx_fifo_pulled_data[21]
.sym 12642 rx_fifo.wr_addr[0]
.sym 12643 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 12644 w_rx_fifo_pulled_data[31]
.sym 12645 tx_fifo.wr_addr[9]
.sym 12647 smi_ctrl_ins.int_cnt_rx[3]
.sym 12649 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 12651 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 12653 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 12654 tx_fifo.wr_addr_gray_rd[1]
.sym 12655 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 12657 smi_ctrl_ins.r_fifo_push
.sym 12665 tx_fifo.wr_addr[9]
.sym 12673 tx_fifo.wr_addr_gray_rd[3]
.sym 12675 tx_fifo.wr_addr_gray_rd[2]
.sym 12680 tx_fifo.wr_addr_gray_rd[1]
.sym 12681 tx_fifo.wr_addr_gray_rd[9]
.sym 12708 tx_fifo.wr_addr[9]
.sym 12716 tx_fifo.wr_addr_gray_rd[3]
.sym 12726 tx_fifo.wr_addr_gray_rd[2]
.sym 12735 tx_fifo.wr_addr_gray_rd[1]
.sym 12739 tx_fifo.wr_addr_gray_rd[9]
.sym 12743 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 12745 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 12746 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 12747 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12748 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 12749 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 12750 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 12751 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 12752 tx_fifo.rd_addr_gray_wr[1]
.sym 12757 rx_fifo.rd_addr[1]
.sym 12758 w_rx_fifo_pulled_data[30]
.sym 12759 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 12760 smi_ctrl_ins.int_cnt_rx[4]
.sym 12763 rx_fifo.wr_addr[0]
.sym 12764 rx_fifo.mem_i.0.3_WDATA_1
.sym 12765 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 12769 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 12771 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 12772 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 12773 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 12774 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 12775 smi_ctrl_ins.r_fifo_push_1
.sym 12776 rx_fifo.wr_addr[5]
.sym 12778 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 12779 rx_fifo.wr_addr_gray_rd[0]
.sym 12780 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 12786 smi_ctrl_ins.r_fifo_pull_1
.sym 12789 w_rx_fifo_empty
.sym 12793 smi_ctrl_ins.w_fifo_push_trigger
.sym 12795 smi_ctrl_ins.r_fifo_pull
.sym 12797 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 12801 smi_ctrl_ins.w_fifo_pull_trigger
.sym 12802 rx_fifo.rd_addr[3]
.sym 12807 rx_fifo.rd_addr[2]
.sym 12809 rx_fifo.rd_addr[1]
.sym 12812 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 12813 smi_ctrl_ins.r_fifo_push
.sym 12814 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 12815 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 12821 smi_ctrl_ins.r_fifo_pull
.sym 12826 smi_ctrl_ins.w_fifo_pull_trigger
.sym 12832 rx_fifo.rd_addr[1]
.sym 12833 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 12839 smi_ctrl_ins.w_fifo_push_trigger
.sym 12843 smi_ctrl_ins.r_fifo_pull
.sym 12844 w_rx_fifo_empty
.sym 12845 smi_ctrl_ins.r_fifo_pull_1
.sym 12849 rx_fifo.rd_addr[2]
.sym 12850 rx_fifo.rd_addr[3]
.sym 12851 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 12857 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 12858 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 12864 smi_ctrl_ins.r_fifo_push
.sym 12866 r_counter_$glb_clk
.sym 12867 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12868 tx_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 12869 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 12871 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 12872 tx_fifo.wr_addr_gray[1]
.sym 12873 tx_fifo.wr_addr_gray[0]
.sym 12874 tx_fifo.wr_addr_gray[7]
.sym 12875 tx_fifo.wr_addr_gray[8]
.sym 12880 rx_fifo.rd_addr[7]
.sym 12881 rx_fifo.rd_addr[6]
.sym 12882 rx_fifo.rd_addr[3]
.sym 12887 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 12890 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 12891 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12896 rx_fifo.wr_addr[7]
.sym 12898 $PACKER_VCC_NET
.sym 12900 rx_fifo.rd_addr[4]
.sym 12901 rx_fifo.rd_addr[3]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12910 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 12912 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12913 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 12914 rx_fifo.rd_addr[2]
.sym 12915 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 12916 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 12918 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 12919 w_tx_fifo_full
.sym 12920 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 12921 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 12922 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 12923 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12924 rx_fifo.rd_addr[1]
.sym 12925 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 12927 smi_ctrl_ins.r_fifo_push
.sym 12928 w_rx_fifo_empty
.sym 12929 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[3]
.sym 12930 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 12931 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12932 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 12935 smi_ctrl_ins.r_fifo_push_1
.sym 12936 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12939 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12940 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12942 smi_ctrl_ins.r_fifo_push
.sym 12943 w_tx_fifo_full
.sym 12945 smi_ctrl_ins.r_fifo_push_1
.sym 12948 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 12949 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 12950 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 12954 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 12955 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 12956 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 12957 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 12960 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12961 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12962 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12963 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12967 rx_fifo.rd_addr[2]
.sym 12968 rx_fifo.rd_addr[1]
.sym 12969 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 12972 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 12973 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 12974 rx_fifo.rd_addr[2]
.sym 12975 rx_fifo.rd_addr[1]
.sym 12978 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 12980 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 12984 w_rx_fifo_empty
.sym 12985 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 12986 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 12987 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[3]
.sym 12989 r_counter_$glb_clk
.sym 12990 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12991 tx_fifo.wr_addr_gray_rd[8]
.sym 12992 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 12994 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 12995 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 12997 tx_fifo.wr_addr_gray_rd[7]
.sym 12998 tx_fifo.wr_addr_gray_rd[0]
.sym 13003 tx_fifo.wr_addr[1]
.sym 13006 rx_fifo.wr_addr[4]
.sym 13007 rx_fifo.rd_addr[1]
.sym 13008 rx_fifo.rd_addr[2]
.sym 13009 w_tx_fifo_full
.sym 13010 rx_fifo.rd_addr[0]
.sym 13012 rx_fifo.wr_addr[3]
.sym 13016 w_tx_fifo_full
.sym 13018 w_rx_fifo_empty
.sym 13036 rx_fifo.rd_addr[3]
.sym 13038 rx_fifo.rd_addr[6]
.sym 13039 rx_fifo.rd_addr[5]
.sym 13044 rx_fifo.rd_addr[4]
.sym 13052 rx_fifo.rd_addr[0]
.sym 13053 rx_fifo.rd_addr[2]
.sym 13058 rx_fifo.rd_addr[7]
.sym 13063 rx_fifo.rd_addr[1]
.sym 13064 $nextpnr_ICESTORM_LC_4$O
.sym 13067 rx_fifo.rd_addr[0]
.sym 13070 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 13072 rx_fifo.rd_addr[1]
.sym 13074 rx_fifo.rd_addr[0]
.sym 13076 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 13078 rx_fifo.rd_addr[2]
.sym 13080 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 13082 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 13084 rx_fifo.rd_addr[3]
.sym 13086 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 13088 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13090 rx_fifo.rd_addr[4]
.sym 13092 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 13094 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13097 rx_fifo.rd_addr[5]
.sym 13098 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 13100 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13103 rx_fifo.rd_addr[6]
.sym 13104 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13106 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13109 rx_fifo.rd_addr[7]
.sym 13110 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13114 w_tx_data_smi[2]
.sym 13116 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 13117 w_tx_data_smi[1]
.sym 13119 w_tx_data_smi[0]
.sym 13120 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13122 io_pmod[7]$SB_IO_IN
.sym 13125 io_pmod[7]$SB_IO_IN
.sym 13129 w_rx_fifo_empty
.sym 13131 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 13138 rx_fifo.rd_addr[4]
.sym 13142 o_led0_SB_LUT4_I1_O[1]
.sym 13144 rx_fifo.rd_addr[5]
.sym 13150 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13155 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 13157 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[1]
.sym 13159 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 13160 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[3]
.sym 13161 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13162 rx_fifo.rd_addr[8]
.sym 13166 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 13167 rx_fifo.rd_addr[4]
.sym 13168 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13169 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[2]
.sym 13172 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 13177 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13184 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[0]
.sym 13185 rx_fifo.rd_addr[9]
.sym 13186 rx_fifo.rd_addr[5]
.sym 13187 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13189 rx_fifo.rd_addr[8]
.sym 13191 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13196 rx_fifo.rd_addr[9]
.sym 13197 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13200 rx_fifo.rd_addr[5]
.sym 13201 rx_fifo.rd_addr[4]
.sym 13202 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 13203 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 13206 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[2]
.sym 13207 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[1]
.sym 13208 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[3]
.sym 13209 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[0]
.sym 13214 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 13219 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13224 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 13231 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 13234 smi_ctrl_ins.r_fifo_pull_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 13235 r_counter_$glb_clk
.sym 13236 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13237 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 13238 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 13243 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 13244 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13251 $PACKER_VCC_NET
.sym 13252 rx_fifo.rd_addr[9]
.sym 13253 rx_fifo.wr_addr[1]
.sym 13258 rx_fifo.rd_addr[8]
.sym 13259 rx_fifo.rd_addr[4]
.sym 13262 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13266 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 13269 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 13270 rx_fifo.rd_addr[6]
.sym 13279 rx_fifo.rd_addr[6]
.sym 13280 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 13281 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13282 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13283 rx_fifo.rd_addr_gray[5]
.sym 13284 rx_fifo.rd_addr[2]
.sym 13285 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 13286 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 13288 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13289 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13290 rx_fifo.rd_addr[4]
.sym 13292 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13293 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13294 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 13296 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 13297 rx_fifo.rd_addr[9]
.sym 13298 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13299 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 13301 rx_fifo.rd_addr[8]
.sym 13302 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13304 rx_fifo.rd_addr[5]
.sym 13305 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 13309 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 13312 rx_fifo.rd_addr[6]
.sym 13313 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13317 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13318 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13319 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13320 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 13323 rx_fifo.rd_addr[2]
.sym 13324 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13325 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 13326 rx_fifo.rd_addr[4]
.sym 13329 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 13330 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 13331 rx_fifo.rd_addr[5]
.sym 13336 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 13337 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 13341 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 13342 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 13343 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 13344 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 13348 rx_fifo.rd_addr_gray[5]
.sym 13353 rx_fifo.rd_addr[9]
.sym 13354 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13355 rx_fifo.rd_addr[8]
.sym 13356 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 13358 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13360 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13361 w_rx_data[4]
.sym 13362 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13363 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13364 w_rx_data[5]
.sym 13365 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13366 w_rx_data[7]
.sym 13367 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13373 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 13376 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 13377 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13382 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13385 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 13386 io_pmod[6]$SB_IO_IN
.sym 13389 rx_fifo.rd_addr[3]
.sym 13390 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q_SB_DFFER_Q_E
.sym 13391 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13395 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 13402 rx_fifo.rd_addr_gray_wr[4]
.sym 13405 rx_fifo.rd_addr_gray_wr[3]
.sym 13408 rx_fifo.rd_addr_gray_wr[2]
.sym 13412 rx_fifo.rd_addr_gray[2]
.sym 13414 rx_fifo.rd_addr_gray[3]
.sym 13415 rx_fifo.rd_addr_gray_wr[5]
.sym 13418 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 13421 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 13429 rx_fifo.rd_addr_gray[8]
.sym 13436 rx_fifo.rd_addr_gray_wr[3]
.sym 13442 rx_fifo.rd_addr_gray_wr[5]
.sym 13446 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 13449 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 13454 rx_fifo.rd_addr_gray_wr[4]
.sym 13460 rx_fifo.rd_addr_gray[3]
.sym 13464 rx_fifo.rd_addr_gray[8]
.sym 13471 rx_fifo.rd_addr_gray_wr[2]
.sym 13477 rx_fifo.rd_addr_gray[2]
.sym 13481 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13483 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 13484 spi_if_ins.state_if[0]
.sym 13485 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13486 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13487 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13488 spi_if_ins.state_if[1]
.sym 13489 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13490 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13496 rx_fifo.rd_addr_gray_wr[4]
.sym 13500 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13504 w_rx_data[4]
.sym 13507 w_rx_data[2]
.sym 13508 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13510 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 13511 w_rx_data[5]
.sym 13512 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 13514 i_glob_clock$SB_IO_IN
.sym 13515 w_rx_data[7]
.sym 13516 w_rx_data[1]
.sym 13517 w_rx_data[6]
.sym 13518 w_rx_data[3]
.sym 13527 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[3]
.sym 13529 rx_fifo.rd_addr[4]
.sym 13532 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 13542 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13546 io_pmod[6]$SB_IO_IN
.sym 13547 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13549 rx_fifo.rd_addr[3]
.sym 13551 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 13554 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13577 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 13593 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 13594 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[3]
.sym 13595 rx_fifo.rd_addr[3]
.sym 13596 rx_fifo.rd_addr[4]
.sym 13599 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 13600 io_pmod[6]$SB_IO_IN
.sym 13601 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13603 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 13604 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13605 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13607 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q_SB_DFFER_Q_E
.sym 13609 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13610 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_E
.sym 13611 o_led0_SB_LUT4_I1_O[1]
.sym 13612 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 13618 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 13625 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 13629 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13631 i_rst_b$SB_IO_IN
.sym 13632 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 13633 o_led0_SB_LUT4_I1_O[1]
.sym 13636 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 13639 w_rx_data[4]
.sym 13641 w_fetch
.sym 13648 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 13655 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13658 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_E
.sym 13663 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 13667 rx_fifo.rd_addr[6]
.sym 13670 io_pmod[7]$SB_IO_IN
.sym 13671 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 13674 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.sym 13676 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13678 rx_fifo.rd_addr[8]
.sym 13680 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.sym 13682 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13693 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13694 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 13695 io_pmod[7]$SB_IO_IN
.sym 13698 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 13699 rx_fifo.rd_addr[8]
.sym 13700 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 13701 rx_fifo.rd_addr[6]
.sym 13726 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_E
.sym 13727 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 13728 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[0]
.sym 13730 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 13731 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 13732 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.sym 13734 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13735 sys_ctrl_ins.i_cs_SB_LUT4_I2_I3[2]
.sym 13736 o_led1_SB_LUT4_I1_I2[2]
.sym 13744 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_E
.sym 13748 w_fetch
.sym 13755 o_rx_h_tx_l$SB_IO_OUT
.sym 13756 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 13757 i_rst_b$SB_IO_IN
.sym 13758 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13762 w_rx_data[1]
.sym 13779 w_rx_data[2]
.sym 13780 w_rx_data[4]
.sym 13781 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 13786 w_rx_data[1]
.sym 13787 w_rx_data[7]
.sym 13788 w_rx_data[3]
.sym 13789 w_rx_data[6]
.sym 13806 w_rx_data[4]
.sym 13823 w_rx_data[6]
.sym 13828 w_rx_data[7]
.sym 13836 w_rx_data[3]
.sym 13841 w_rx_data[1]
.sym 13846 w_rx_data[2]
.sym 13849 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 13850 r_counter_$glb_clk
.sym 13851 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13852 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 13853 io_ctrl_ins.pmod_dir_state[1]
.sym 13854 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13856 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 13858 o_led1_SB_LUT4_I1_I3[1]
.sym 13867 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_1_E
.sym 13878 spi_if_ins.w_rx_data[6]
.sym 13880 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 13881 i_rst_b$SB_IO_IN
.sym 13882 w_cs[2]
.sym 13884 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 13885 spi_if_ins.w_rx_data[5]
.sym 13886 o_led1_SB_LUT4_I1_I2[2]
.sym 13887 o_tr_vc1$SB_IO_OUT
.sym 13895 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13897 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 13898 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13899 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_3_I2[0]
.sym 13901 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13904 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 13906 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_1_I2[0]
.sym 13908 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_2_I2[0]
.sym 13920 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 13926 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13927 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13932 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13933 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_2_I2[0]
.sym 13940 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 13941 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13950 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 13951 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13956 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13959 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_3_I2[0]
.sym 13963 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 13965 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13968 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 13971 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_1_I2[0]
.sym 13972 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 13973 r_counter_$glb_clk
.sym 13974 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13975 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 13976 w_cs[2]
.sym 13977 w_cs[3]
.sym 13979 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 13980 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 13982 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 14003 w_rx_data[7]
.sym 14004 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 14006 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 14007 i_glob_clock$SB_IO_IN
.sym 14008 w_rx_data[5]
.sym 14017 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_I3[2]
.sym 14022 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[2]
.sym 14024 i_button_SB_LUT4_I0_O[2]
.sym 14026 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14027 o_rx_h_tx_l$SB_IO_OUT
.sym 14028 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14029 i_button_SB_LUT4_I0_O[1]
.sym 14043 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 14047 o_tr_vc1$SB_IO_OUT
.sym 14049 i_button_SB_LUT4_I0_O[1]
.sym 14050 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14051 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[2]
.sym 14055 i_button_SB_LUT4_I0_O[2]
.sym 14056 o_rx_h_tx_l$SB_IO_OUT
.sym 14058 i_button_SB_LUT4_I0_O[1]
.sym 14076 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 14092 o_tr_vc1$SB_IO_OUT
.sym 14093 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_I3[2]
.sym 14094 i_button_SB_LUT4_I0_O[1]
.sym 14095 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 14096 r_counter_$glb_clk
.sym 14099 r_tx_data[2]
.sym 14100 r_tx_data[5]
.sym 14101 r_tx_data[7]
.sym 14102 r_tx_data[6]
.sym 14104 r_tx_data[4]
.sym 14105 r_tx_data[1]
.sym 14113 w_tx_data_io[1]
.sym 14123 i_rst_b$SB_IO_IN
.sym 14124 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 14129 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 14141 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14146 i_config[2]$SB_IO_IN
.sym 14147 w_rx_data[6]
.sym 14150 io_ctrl_ins.pmod_dir_state[6]
.sym 14152 io_ctrl_ins.pmod_dir_state[7]
.sym 14154 o_led1_SB_LUT4_I1_I3[3]
.sym 14158 o_led1_SB_LUT4_I1_I2[2]
.sym 14160 i_button$SB_IO_IN
.sym 14163 w_rx_data[7]
.sym 14167 i_config[3]$SB_IO_IN
.sym 14168 w_rx_data[5]
.sym 14170 io_ctrl_ins.pmod_dir_state[5]
.sym 14172 io_ctrl_ins.pmod_dir_state[7]
.sym 14173 i_button$SB_IO_IN
.sym 14174 o_led1_SB_LUT4_I1_I3[3]
.sym 14175 o_led1_SB_LUT4_I1_I2[2]
.sym 14178 i_config[2]$SB_IO_IN
.sym 14179 io_ctrl_ins.pmod_dir_state[5]
.sym 14180 o_led1_SB_LUT4_I1_I2[2]
.sym 14181 o_led1_SB_LUT4_I1_I3[3]
.sym 14192 w_rx_data[6]
.sym 14202 w_rx_data[7]
.sym 14208 o_led1_SB_LUT4_I1_I3[3]
.sym 14209 i_config[3]$SB_IO_IN
.sym 14210 io_ctrl_ins.pmod_dir_state[6]
.sym 14211 o_led1_SB_LUT4_I1_I2[2]
.sym 14217 w_rx_data[5]
.sym 14218 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14219 r_counter_$glb_clk
.sym 14221 r_counter
.sym 14225 i_config[3]$SB_IO_IN
.sym 14226 i_button$SB_IO_IN
.sym 14235 spi_if_ins.o_cs_SB_LUT4_I0_3_O[0]
.sym 14237 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14243 w_rx_data[6]
.sym 14249 i_rst_b$SB_IO_IN
.sym 14251 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 14344 i_rst_b$SB_IO_IN
.sym 14373 i_rst_b$SB_IO_IN
.sym 14388 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14412 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14418 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14419 w_smi_data_output[3]
.sym 14421 w_smi_data_direction
.sym 14425 $PACKER_VCC_NET
.sym 14430 $PACKER_VCC_NET
.sym 14436 w_smi_data_direction
.sym 14439 w_smi_data_output[3]
.sym 14442 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14445 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14446 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 14447 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 14448 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 14449 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 14450 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 14451 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 14455 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 14474 i_rst_b$SB_IO_IN
.sym 14479 w_smi_data_output[3]
.sym 14486 tx_fifo.wr_addr[0]
.sym 14489 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14490 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 14492 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 14495 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 14496 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 14498 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 14500 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14507 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 14513 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 14521 tx_fifo.wr_addr[0]
.sym 14528 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 14534 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14537 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14539 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 14546 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 14555 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 14557 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 14561 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 14565 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 14566 r_counter_$glb_clk
.sym 14567 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14568 i_smi_swe_srw$SB_IO_IN
.sym 14572 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 14573 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 14574 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 14575 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 14576 tx_fifo.rd_addr[1]
.sym 14577 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 14578 tx_fifo.rd_addr[0]
.sym 14579 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14584 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 14588 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 14592 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 14600 tx_fifo.rd_addr[7]
.sym 14601 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 14603 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 14606 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14617 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 14620 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 14621 tx_fifo.wr_addr[5]
.sym 14624 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14626 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 14627 tx_fifo.rd_addr[1]
.sym 14629 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14631 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 14632 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 14636 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 14638 smi_ctrl_ins.int_cnt_rx[4]
.sym 14651 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 14653 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 14654 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 14655 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 14657 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 14658 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14659 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 14660 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 14661 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14664 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 14665 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 14667 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 14668 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 14680 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 14682 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 14684 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 14689 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 14690 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 14691 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 14696 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 14701 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 14702 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 14708 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 14709 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 14713 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 14714 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 14715 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 14720 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 14721 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 14726 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 14727 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14728 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 14729 r_counter_$glb_clk
.sym 14730 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14731 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[1]
.sym 14732 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 14733 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[1]
.sym 14734 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 14735 w_tx_fifo_empty
.sym 14736 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 14737 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 14738 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 14742 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 14745 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 14746 rx_fifo.wr_addr[5]
.sym 14749 tx_fifo.wr_addr[9]
.sym 14750 rx_fifo.mem_i.0.1_WDATA
.sym 14751 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 14753 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 14754 rx_fifo.mem_i.0.1_WDATA_2
.sym 14758 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14759 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14760 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 14761 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 14763 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 14765 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14766 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 14773 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 14774 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14776 smi_ctrl_ins.int_cnt_rx[3]
.sym 14777 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 14778 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 14780 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14784 tx_fifo.rd_addr[1]
.sym 14785 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 14786 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 14787 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 14788 tx_fifo.rd_addr[2]
.sym 14791 smi_ctrl_ins.int_cnt_rx[4]
.sym 14795 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14813 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 14814 tx_fifo.rd_addr[2]
.sym 14817 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 14818 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 14819 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 14820 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 14823 smi_ctrl_ins.int_cnt_rx[4]
.sym 14824 smi_ctrl_ins.int_cnt_rx[3]
.sym 14831 smi_ctrl_ins.int_cnt_rx[3]
.sym 14841 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 14842 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14843 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14844 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14847 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 14848 tx_fifo.rd_addr[2]
.sym 14849 tx_fifo.rd_addr[1]
.sym 14852 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 14853 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14854 tx_fifo.rd_addr[2]
.sym 14855 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 14856 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 14857 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 14858 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 14859 tx_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 14860 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 14861 tx_fifo.rd_addr_gray[1]
.sym 14862 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 14865 w_tx_data_smi[2]
.sym 14868 i_rst_b$SB_IO_IN
.sym 14869 rx_fifo.rd_addr[3]
.sym 14870 rx_fifo.rd_addr[4]
.sym 14871 rx_fifo.mem_i.0.3_WDATA_2
.sym 14873 rx_fifo.wr_addr[7]
.sym 14874 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 14876 smi_ctrl_ins.int_cnt_rx[3]
.sym 14878 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 14879 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 14880 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 14881 tx_fifo.rd_addr[8]
.sym 14882 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 14885 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[0]
.sym 14886 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 14888 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 14896 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 14897 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14898 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14899 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 14901 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 14902 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14903 tx_fifo.rd_addr[1]
.sym 14904 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14906 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 14909 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 14911 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 14914 rx_fifo.wr_addr_gray_rd[0]
.sym 14917 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 14918 tx_fifo.rd_addr_gray[1]
.sym 14919 tx_fifo.rd_addr[2]
.sym 14922 i_rst_b$SB_IO_IN
.sym 14925 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14926 tx_fifo.rd_addr_gray_wr[1]
.sym 14928 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 14929 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 14934 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14935 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14936 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14937 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14940 i_rst_b$SB_IO_IN
.sym 14942 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 14949 tx_fifo.rd_addr_gray_wr[1]
.sym 14952 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 14953 tx_fifo.rd_addr[2]
.sym 14955 tx_fifo.rd_addr[1]
.sym 14958 rx_fifo.wr_addr_gray_rd[0]
.sym 14964 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 14965 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 14966 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 14967 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 14970 tx_fifo.rd_addr_gray[1]
.sym 14975 r_counter_$glb_clk
.sym 14977 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 14978 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 14979 tx_fifo.wr_addr_gray_rd[1]
.sym 14980 tx_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 14981 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 14983 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 14984 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 14989 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 14993 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14995 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 14997 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 14998 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 15001 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 15004 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 15005 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 15007 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 15008 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 15012 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 15018 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 15019 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 15020 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 15022 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 15023 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 15025 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 15027 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 15030 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 15031 tx_fifo.wr_addr[1]
.sym 15035 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 15037 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 15038 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 15040 tx_fifo.rd_addr[9]
.sym 15043 tx_fifo.rd_addr[8]
.sym 15051 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 15053 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 15054 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 15057 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 15060 tx_fifo.rd_addr[8]
.sym 15069 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 15070 tx_fifo.rd_addr[8]
.sym 15071 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 15072 tx_fifo.rd_addr[9]
.sym 15075 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 15084 tx_fifo.wr_addr[1]
.sym 15088 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 15090 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 15094 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 15095 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 15097 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 15098 r_counter_$glb_clk
.sym 15099 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15100 tx_fifo.rd_addr_gray[3]
.sym 15101 tx_fifo.rd_addr[8]
.sym 15102 tx_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 15103 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[0]
.sym 15104 tx_fifo.rd_addr_gray[0]
.sym 15105 tx_fifo.rd_addr_gray[8]
.sym 15106 tx_fifo.rd_addr[9]
.sym 15107 tx_fifo.rd_addr_gray[7]
.sym 15108 i_rst_b$SB_IO_IN
.sym 15111 i_rst_b$SB_IO_IN
.sym 15112 rx_fifo.rd_addr[0]
.sym 15113 tx_fifo.rd_addr[7]
.sym 15114 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 15118 tx_fifo.rd_addr_gray_wr[0]
.sym 15121 rx_fifo.rd_addr[5]
.sym 15122 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 15123 tx_fifo.wr_addr_gray_rd[1]
.sym 15124 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15130 $PACKER_VCC_NET
.sym 15133 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 15146 tx_fifo.wr_addr_gray[0]
.sym 15147 tx_fifo.wr_addr_gray[7]
.sym 15148 tx_fifo.wr_addr_gray[8]
.sym 15163 tx_fifo.wr_addr_gray_rd[7]
.sym 15164 tx_fifo.wr_addr_gray_rd[0]
.sym 15165 tx_fifo.wr_addr_gray_rd[8]
.sym 15177 tx_fifo.wr_addr_gray[8]
.sym 15182 tx_fifo.wr_addr_gray_rd[8]
.sym 15194 tx_fifo.wr_addr_gray_rd[0]
.sym 15200 tx_fifo.wr_addr_gray_rd[7]
.sym 15212 tx_fifo.wr_addr_gray[7]
.sym 15218 tx_fifo.wr_addr_gray[0]
.sym 15221 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 15224 $PACKER_VCC_NET
.sym 15225 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 15226 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15227 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 15228 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[1]
.sym 15230 spi_if_ins.spi.r_tx_bit_count[0]
.sym 15233 w_tx_data_smi[1]
.sym 15241 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 15242 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 15251 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 15253 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 15254 spi_if_ins.w_rx_data[4]
.sym 15257 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15258 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15270 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 15275 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15277 w_tx_fifo_full
.sym 15279 w_rx_fifo_empty
.sym 15284 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 15285 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 15286 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15293 o_led0_SB_LUT4_I1_O[1]
.sym 15299 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 15309 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 15312 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 15316 w_tx_fifo_full
.sym 15330 w_rx_fifo_empty
.sym 15334 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 15335 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 15343 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15345 o_led0_SB_LUT4_I1_O[1]
.sym 15346 w_load
.sym 15347 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15348 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15349 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15350 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15351 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 15352 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15353 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 15361 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15362 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 15367 $PACKER_VCC_NET
.sym 15369 io_pmod[6]$SB_IO_IN
.sym 15370 w_rx_data[0]
.sym 15372 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15374 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15375 spi_if_ins.spi.r_tx_byte[0]
.sym 15377 w_tx_data_smi[0]
.sym 15379 w_load
.sym 15388 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 15389 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15396 w_rx_data[0]
.sym 15397 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 15400 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15402 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15405 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q_SB_DFFER_Q_E
.sym 15406 i_rst_b$SB_IO_IN
.sym 15411 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 15421 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 15423 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 15426 i_rst_b$SB_IO_IN
.sym 15427 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15456 w_rx_data[0]
.sym 15463 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15464 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 15465 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15466 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q_SB_DFFER_Q_E
.sym 15467 r_counter_$glb_clk
.sym 15468 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15469 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15470 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15471 w_ioc[2]
.sym 15472 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15473 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 15474 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15475 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15476 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 15481 i_glob_clock$SB_IO_IN
.sym 15482 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15486 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 15493 spi_if_ins.spi.r_tx_byte[1]
.sym 15494 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15495 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15496 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15497 spi_if_ins.r_tx_byte[2]
.sym 15499 spi_if_ins.r_tx_byte[3]
.sym 15502 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15503 w_rx_data[4]
.sym 15504 spi_if_ins.r_tx_byte[0]
.sym 15510 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15511 spi_if_ins.state_if[0]
.sym 15513 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15515 spi_if_ins.state_if[1]
.sym 15517 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15518 spi_if_ins.w_rx_data[5]
.sym 15521 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15524 spi_if_ins.w_rx_data[4]
.sym 15525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15528 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15534 i_rst_b$SB_IO_IN
.sym 15537 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15544 spi_if_ins.state_if[0]
.sym 15546 spi_if_ins.state_if[1]
.sym 15551 spi_if_ins.w_rx_data[4]
.sym 15555 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15556 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15557 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15561 spi_if_ins.state_if[1]
.sym 15562 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15563 spi_if_ins.state_if[0]
.sym 15570 spi_if_ins.w_rx_data[5]
.sym 15573 i_rst_b$SB_IO_IN
.sym 15574 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15576 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15581 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15585 spi_if_ins.state_if[1]
.sym 15587 spi_if_ins.state_if[0]
.sym 15588 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15589 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15592 spi_if_ins.spi.r_tx_byte[2]
.sym 15593 spi_if_ins.spi.r_tx_byte[5]
.sym 15594 spi_if_ins.spi.r_tx_byte[0]
.sym 15595 spi_if_ins.spi.r_tx_byte[4]
.sym 15596 spi_if_ins.spi.r_tx_byte[3]
.sym 15597 spi_if_ins.spi.r_tx_byte[6]
.sym 15598 spi_if_ins.spi.r_tx_byte[1]
.sym 15599 spi_if_ins.spi.r_tx_byte[7]
.sym 15600 spi_if_ins.w_rx_data[5]
.sym 15604 i_rst_b$SB_IO_IN
.sym 15608 w_rx_data[4]
.sym 15610 w_fetch
.sym 15613 rx_fifo.wr_addr[8]
.sym 15616 w_ioc[2]
.sym 15617 w_load
.sym 15618 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15621 w_rx_data[5]
.sym 15622 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15625 w_rx_data[7]
.sym 15627 $PACKER_VCC_NET
.sym 15633 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15635 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15636 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15640 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15641 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 15642 spi_if_ins.state_if[0]
.sym 15644 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 15646 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15648 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15654 spi_if_ins.state_if[1]
.sym 15656 i_rst_b$SB_IO_IN
.sym 15659 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15660 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15662 i_rst_b$SB_IO_IN
.sym 15664 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15666 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15667 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15668 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15672 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 15678 spi_if_ins.state_if[0]
.sym 15679 spi_if_ins.state_if[1]
.sym 15680 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15685 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15686 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15690 i_rst_b$SB_IO_IN
.sym 15691 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15692 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15696 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 15698 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15699 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15702 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15703 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15704 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15705 i_rst_b$SB_IO_IN
.sym 15709 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15712 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15714 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15715 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15716 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 15717 io_ctrl_ins.rf_pin_state[2]
.sym 15718 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 15719 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 15720 io_ctrl_ins.rf_pin_state[7]
.sym 15722 io_ctrl_ins.rf_pin_state[5]
.sym 15731 w_rx_data[1]
.sym 15737 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15739 spi_if_ins.w_rx_data[4]
.sym 15741 spi_if_ins.w_rx_data[3]
.sym 15742 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15746 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 15747 spi_if_ins.w_rx_data[6]
.sym 15750 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15758 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 15759 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.sym 15763 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 15764 w_fetch
.sym 15769 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 15771 w_cs[2]
.sym 15774 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 15777 w_load
.sym 15778 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15782 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15783 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 15786 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15787 o_led1_SB_LUT4_I1_I2[1]
.sym 15795 w_load
.sym 15796 o_led1_SB_LUT4_I1_I2[1]
.sym 15797 w_fetch
.sym 15798 w_cs[2]
.sym 15807 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15808 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 15809 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15810 w_cs[2]
.sym 15813 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15814 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15815 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 15816 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.sym 15819 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15820 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15821 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15825 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 15828 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 15835 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_E
.sym 15836 r_counter_$glb_clk
.sym 15837 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15838 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_E
.sym 15839 w_tx_data_io[2]
.sym 15840 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 15841 o_led1_SB_LUT4_I1_I3[3]
.sym 15842 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_R[1]
.sym 15844 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15845 o_led1_SB_LUT4_I1_I2[1]
.sym 15850 o_led1_SB_LUT4_I1_O[0]
.sym 15852 o_led0_SB_LUT4_I1_O[1]
.sym 15854 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q_SB_DFFER_Q_E
.sym 15856 i_rst_b$SB_IO_IN
.sym 15857 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 15859 w_cs[2]
.sym 15860 spi_if_ins.w_rx_data[5]
.sym 15861 spi_if_ins.w_rx_data[6]
.sym 15863 o_led1_SB_LUT4_I1_I3[1]
.sym 15865 w_tx_data_smi[0]
.sym 15868 o_led1_SB_LUT4_I1_I2[2]
.sym 15869 w_cs[1]
.sym 15871 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 15872 w_load
.sym 15873 w_tx_data_io[2]
.sym 15879 w_rx_data[2]
.sym 15881 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15885 sys_ctrl_ins.i_cs_SB_LUT4_I2_I3[2]
.sym 15886 w_fetch
.sym 15887 w_load
.sym 15890 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15892 i_rst_b$SB_IO_IN
.sym 15894 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15897 w_cs[0]
.sym 15905 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 15909 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15914 w_rx_data[2]
.sym 15918 w_fetch
.sym 15919 sys_ctrl_ins.i_cs_SB_LUT4_I2_I3[2]
.sym 15921 w_cs[0]
.sym 15924 i_rst_b$SB_IO_IN
.sym 15927 w_fetch
.sym 15930 w_fetch
.sym 15931 w_cs[0]
.sym 15932 w_load
.sym 15943 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15944 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 15945 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15948 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15949 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 15950 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15951 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15954 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 15955 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 15956 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 15957 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 15958 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15959 r_counter_$glb_clk
.sym 15961 w_ioc[3]
.sym 15962 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[3]
.sym 15963 w_cs[0]
.sym 15964 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 15965 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 15966 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 15968 w_ioc[4]
.sym 15976 w_rx_data[6]
.sym 15978 w_rx_data[1]
.sym 15980 w_rx_data[3]
.sym 15981 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15983 w_rx_data[2]
.sym 15987 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 15988 spi_if_ins.r_tx_byte[2]
.sym 15989 spi_if_ins.w_rx_data[6]
.sym 15990 spi_if_ins.r_tx_byte[3]
.sym 15992 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15994 spi_if_ins.w_rx_data[5]
.sym 15996 spi_if_ins.r_tx_byte[0]
.sym 16002 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16004 w_cs[3]
.sym 16009 o_led1_SB_LUT4_I1_I2[1]
.sym 16010 w_rx_data[4]
.sym 16011 w_cs[2]
.sym 16012 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 16015 w_rx_data[1]
.sym 16017 o_led1_SB_LUT4_I1_I2[2]
.sym 16020 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16021 w_cs[1]
.sym 16028 w_cs[0]
.sym 16029 w_cs[1]
.sym 16035 o_led1_SB_LUT4_I1_I2[2]
.sym 16036 o_led1_SB_LUT4_I1_I2[1]
.sym 16037 w_cs[1]
.sym 16038 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 16042 w_rx_data[1]
.sym 16047 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16059 w_cs[3]
.sym 16060 w_cs[1]
.sym 16061 w_cs[2]
.sym 16062 w_cs[0]
.sym 16074 w_rx_data[4]
.sym 16081 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16082 r_counter_$glb_clk
.sym 16084 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 16085 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16086 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 16087 w_cs[1]
.sym 16088 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16089 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16096 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 16097 o_led1$SB_IO_OUT
.sym 16100 io_ctrl_ins.pmod_dir_state[1]
.sym 16103 i_rst_b$SB_IO_IN
.sym 16106 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16111 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16113 i_glob_clock$SB_IO_IN
.sym 16129 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 16130 spi_if_ins.w_rx_data[5]
.sym 16131 w_tx_data_io[1]
.sym 16134 w_tx_data_io[7]
.sym 16137 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 16138 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 16139 spi_if_ins.w_rx_data[6]
.sym 16140 w_tx_data_io[5]
.sym 16142 w_tx_data_smi[1]
.sym 16143 w_tx_data_io[2]
.sym 16144 w_tx_data_smi[2]
.sym 16145 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16149 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 16152 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 16153 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16158 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16159 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 16160 w_tx_data_io[5]
.sym 16164 spi_if_ins.w_rx_data[5]
.sym 16166 spi_if_ins.w_rx_data[6]
.sym 16171 spi_if_ins.w_rx_data[5]
.sym 16173 spi_if_ins.w_rx_data[6]
.sym 16182 w_tx_data_io[7]
.sym 16183 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16185 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 16188 w_tx_data_smi[1]
.sym 16189 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 16190 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16191 w_tx_data_io[1]
.sym 16200 w_tx_data_smi[2]
.sym 16201 w_tx_data_io[2]
.sym 16202 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 16203 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16204 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16206 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 16207 spi_if_ins.r_tx_byte[5]
.sym 16208 spi_if_ins.r_tx_byte[2]
.sym 16209 spi_if_ins.r_tx_byte[3]
.sym 16210 spi_if_ins.r_tx_byte[6]
.sym 16211 spi_if_ins.r_tx_byte[4]
.sym 16212 spi_if_ins.r_tx_byte[0]
.sym 16213 spi_if_ins.r_tx_byte[7]
.sym 16214 spi_if_ins.r_tx_byte[1]
.sym 16221 i_rst_b$SB_IO_IN
.sym 16222 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16223 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 16224 o_rx_h_tx_l$SB_IO_OUT
.sym 16228 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16248 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 16249 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 16251 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 16252 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 16253 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 16255 spi_if_ins.o_cs_SB_LUT4_I0_3_O[0]
.sym 16256 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 16257 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 16259 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 16260 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16261 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16263 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 16266 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16268 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 16271 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16272 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 16273 i_glob_clock$SB_IO_IN
.sym 16276 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 16287 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16288 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 16289 spi_if_ins.o_cs_SB_LUT4_I0_3_O[0]
.sym 16290 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 16293 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16294 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 16296 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 16300 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 16301 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 16302 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16305 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 16306 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16307 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16308 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 16317 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 16318 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 16319 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16320 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 16323 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 16325 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 16326 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 16327 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16328 i_glob_clock$SB_IO_IN
.sym 16343 spi_if_ins.r_tx_byte[7]
.sym 16344 o_tr_vc1$SB_IO_OUT
.sym 16345 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 16371 r_counter
.sym 16380 i_glob_clock$SB_IO_IN
.sym 16393 i_button$SB_IO_IN
.sym 16395 i_config[3]$SB_IO_IN
.sym 16406 r_counter
.sym 16429 i_config[3]$SB_IO_IN
.sym 16437 i_button$SB_IO_IN
.sym 16451 i_glob_clock$SB_IO_IN
.sym 16452 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 r_counter
.sym 16515 r_counter
.sym 16523 i_rst_b$SB_IO_IN
.sym 16554 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 16555 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 16556 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16557 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 16558 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 16559 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16560 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 16564 tx_fifo.rd_addr[1]
.sym 16567 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16585 i_smi_swe_srw$SB_IO_IN
.sym 16599 tx_fifo.rd_addr[1]
.sym 16601 tx_fifo.rd_addr[0]
.sym 16602 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 16607 tx_fifo.rd_addr[7]
.sym 16609 tx_fifo.rd_addr[0]
.sym 16615 tx_fifo.rd_addr[2]
.sym 16616 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 16620 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 16621 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 16627 $nextpnr_ICESTORM_LC_6$O
.sym 16629 tx_fifo.rd_addr[0]
.sym 16633 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16635 tx_fifo.rd_addr[1]
.sym 16637 tx_fifo.rd_addr[0]
.sym 16639 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3
.sym 16642 tx_fifo.rd_addr[2]
.sym 16643 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16645 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D_SB_LUT4_O_I3
.sym 16648 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 16649 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3
.sym 16651 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3
.sym 16654 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 16655 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D_SB_LUT4_O_I3
.sym 16657 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 16660 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 16661 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3
.sym 16663 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16665 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 16667 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 16669 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16672 tx_fifo.rd_addr[7]
.sym 16673 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16681 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 16682 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 16683 tx_fifo.wr_addr[1]
.sym 16684 tx_fifo.wr_addr[3]
.sym 16685 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 16686 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 16687 tx_fifo.wr_addr[4]
.sym 16688 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 16697 w_rx_fifo_pulled_data[22]
.sym 16698 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 16700 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16702 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 16707 $PACKER_VCC_NET
.sym 16710 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 16712 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 16715 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 16721 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 16723 w_smi_data_direction
.sym 16728 $PACKER_VCC_NET
.sym 16729 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 16730 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 16731 tx_fifo.rd_addr[9]
.sym 16735 tx_fifo.rd_addr[2]
.sym 16736 w_smi_data_output[4]
.sym 16740 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16741 tx_fifo.wr_addr[7]
.sym 16743 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 16744 tx_fifo.wr_addr[8]
.sym 16747 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16750 $PACKER_VCC_NET
.sym 16753 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16760 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 16761 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16762 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 16763 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 16764 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 16767 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16768 tx_fifo.rd_addr[8]
.sym 16769 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 16770 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 16774 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16776 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 16787 tx_fifo.rd_addr[9]
.sym 16788 tx_fifo.rd_addr[0]
.sym 16790 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3
.sym 16792 tx_fifo.rd_addr[8]
.sym 16794 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16798 tx_fifo.rd_addr[9]
.sym 16800 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3
.sym 16803 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 16804 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 16805 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16810 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 16812 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 16817 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16821 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16823 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 16830 tx_fifo.rd_addr[0]
.sym 16836 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 16837 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 16838 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 16839 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16841 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16842 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16843 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16844 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16845 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16846 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 16847 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 16852 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 16853 tx_fifo.rd_addr[7]
.sym 16856 tx_fifo.rd_addr[8]
.sym 16857 rx_fifo.mem_i.0.1_WDATA_1
.sym 16860 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 16861 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 16864 tx_fifo.wr_addr[6]
.sym 16865 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 16867 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 16868 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 16870 $PACKER_VCC_NET
.sym 16871 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16874 rx_fifo.wr_addr[9]
.sym 16875 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 16881 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 16882 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 16883 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 16884 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 16886 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 16887 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 16889 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 16890 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 16891 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[2]
.sym 16892 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 16893 tx_fifo.rd_addr[1]
.sym 16894 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 16895 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 16896 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 16897 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 16899 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[1]
.sym 16900 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[0]
.sym 16901 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 16902 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 16903 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 16905 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16907 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 16908 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 16909 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16911 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 16912 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16914 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 16915 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 16916 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 16917 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 16920 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 16921 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16922 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 16923 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 16926 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 16927 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 16928 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 16929 tx_fifo.rd_addr[1]
.sym 16932 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16933 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 16934 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 16935 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 16938 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 16939 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 16940 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 16941 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 16944 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[0]
.sym 16946 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[2]
.sym 16947 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[1]
.sym 16951 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 16952 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 16953 tx_fifo.rd_addr_gray_wr_r[8]
.sym 16956 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 16957 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 16961 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 16962 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 16963 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 16964 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 16965 tx_fifo.wr_addr[7]
.sym 16966 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 16967 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 16968 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 16969 tx_fifo.wr_addr[6]
.sym 16970 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16974 spi_if_ins.r_tx_byte[5]
.sym 16975 rx_fifo.wr_addr[7]
.sym 16976 tx_fifo.wr_addr[5]
.sym 16977 rx_fifo.wr_addr[1]
.sym 16985 w_tx_fifo_empty
.sym 16986 rx_fifo.mem_i.0.3_WDATA_3
.sym 16987 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 16992 w_tx_fifo_empty
.sym 16994 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 16995 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 16997 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 17004 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[1]
.sym 17005 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 17006 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 17008 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 17009 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 17010 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 17011 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 17012 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 17013 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 17014 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 17015 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17017 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 17018 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 17019 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 17021 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17022 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 17023 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 17026 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 17030 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 17033 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 17037 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 17043 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 17044 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 17045 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 17046 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 17051 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 17055 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 17056 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[1]
.sym 17057 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 17064 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 17067 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 17068 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 17069 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 17070 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 17073 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 17074 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17075 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17076 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 17082 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 17083 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 17084 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17085 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17086 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 17087 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 17088 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17089 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 17090 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 17091 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 17092 tx_fifo.rd_addr_gray_wr[0]
.sym 17093 tx_fifo.rd_addr_gray_wr[7]
.sym 17096 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 17099 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 17102 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17103 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17104 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17110 o_smi_read_req$SB_IO_OUT
.sym 17111 tx_fifo.rd_addr[9]
.sym 17112 $PACKER_VCC_NET
.sym 17113 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17119 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 17121 w_smi_data_direction
.sym 17127 tx_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 17128 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 17129 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17130 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 17131 tx_fifo.rd_addr[7]
.sym 17132 tx_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 17133 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17135 w_tx_fifo_pull
.sym 17137 tx_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 17138 tx_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 17139 tx_fifo.wr_addr_gray[1]
.sym 17140 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 17141 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17142 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17143 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 17145 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 17146 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 17147 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 17150 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 17151 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 17152 w_tx_fifo_empty
.sym 17154 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 17155 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 17160 tx_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 17161 tx_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 17162 tx_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 17163 tx_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 17166 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17167 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17169 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 17173 tx_fifo.wr_addr_gray[1]
.sym 17178 w_tx_fifo_pull
.sym 17179 w_tx_fifo_empty
.sym 17180 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 17181 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17184 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 17186 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 17187 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 17196 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 17197 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 17198 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 17199 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 17202 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 17203 tx_fifo.rd_addr[7]
.sym 17204 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 17205 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 17207 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17210 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17211 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17212 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17214 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17215 o_smi_read_req$SB_IO_OUT
.sym 17217 w_tx_fifo_pull
.sym 17222 o_miso_$_TBUF__Y_E
.sym 17225 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 17228 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 17230 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 17232 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17233 w_load
.sym 17237 tx_fifo.rd_addr_gray_wr_r[8]
.sym 17239 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17250 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 17252 w_tx_fifo_pull
.sym 17253 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 17254 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17255 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 17259 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 17260 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 17261 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 17268 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 17271 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17274 tx_fifo.rd_addr[1]
.sym 17280 tx_fifo.rd_addr[9]
.sym 17286 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 17290 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 17295 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17296 tx_fifo.rd_addr[9]
.sym 17297 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 17298 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 17301 tx_fifo.rd_addr[1]
.sym 17302 w_tx_fifo_pull
.sym 17303 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 17308 tx_fifo.rd_addr[1]
.sym 17316 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 17320 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 17325 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 17326 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 17329 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 17330 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 17331 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17332 tx_fifo.rd_addr_gray_wr_r[8]
.sym 17333 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 17334 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17335 tx_fifo.rd_addr_gray_wr[8]
.sym 17336 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 17337 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 17338 tx_fifo.rd_addr_gray_wr[3]
.sym 17339 tx_fifo.rd_addr_gray_wr[9]
.sym 17342 spi_if_ins.r_tx_byte[6]
.sym 17346 w_tx_fifo_pull
.sym 17355 i_ss$SB_IO_IN
.sym 17365 rx_fifo.wr_addr[9]
.sym 17366 $PACKER_VCC_NET
.sym 17367 spi_if_ins.w_rx_data[0]
.sym 17375 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 17377 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17378 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[1]
.sym 17382 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 17385 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17388 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17395 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17398 $PACKER_VCC_NET
.sym 17405 $nextpnr_ICESTORM_LC_9$O
.sym 17408 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17411 spi_if_ins.spi.r_tx_bit_count_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 17413 $PACKER_VCC_NET
.sym 17414 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17418 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17420 $PACKER_VCC_NET
.sym 17421 spi_if_ins.spi.r_tx_bit_count_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 17424 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[1]
.sym 17425 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17427 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 17430 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17432 $PACKER_VCC_NET
.sym 17433 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17436 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17439 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17451 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17452 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 17453 r_counter_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17458 spi_if_ins.r_tx_data_valid
.sym 17460 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17461 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17462 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17471 $PACKER_VCC_NET
.sym 17478 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 17479 w_fetch
.sym 17487 w_load
.sym 17490 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17497 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 17498 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17500 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17503 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17505 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17506 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17508 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17510 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17511 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17516 spi_if_ins.spi.r_tx_byte[1]
.sym 17519 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17521 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17524 spi_if_ins.spi.r_tx_byte[0]
.sym 17527 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17529 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17536 spi_if_ins.spi.r_tx_byte[1]
.sym 17537 spi_if_ins.spi.r_tx_byte[0]
.sym 17538 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17542 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17549 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17553 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 17555 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17556 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17559 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17560 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17561 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17562 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17566 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17571 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17572 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17573 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 17574 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17583 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17584 w_fetch
.sym 17585 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17586 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17590 w_load
.sym 17591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17592 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 17599 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17601 i_ss$SB_IO_IN
.sym 17604 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17607 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 17609 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_E
.sym 17610 spi_if_ins.r_tx_byte[4]
.sym 17619 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17620 spi_if_ins.spi.r_tx_byte[5]
.sym 17622 spi_if_ins.spi.r_tx_byte[4]
.sym 17624 spi_if_ins.spi.r_tx_byte[6]
.sym 17626 spi_if_ins.w_rx_data[2]
.sym 17627 spi_if_ins.spi.r_tx_byte[2]
.sym 17628 spi_if_ins.w_rx_data[1]
.sym 17630 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17631 spi_if_ins.spi.r_tx_byte[3]
.sym 17632 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 17634 spi_if_ins.spi.r_tx_byte[7]
.sym 17637 spi_if_ins.w_rx_data[0]
.sym 17642 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17650 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17653 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17654 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17659 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17660 spi_if_ins.spi.r_tx_byte[6]
.sym 17661 spi_if_ins.spi.r_tx_byte[7]
.sym 17665 spi_if_ins.w_rx_data[2]
.sym 17673 spi_if_ins.w_rx_data[0]
.sym 17676 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17677 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17678 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 17683 spi_if_ins.w_rx_data[1]
.sym 17688 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17689 spi_if_ins.spi.r_tx_byte[5]
.sym 17691 spi_if_ins.spi.r_tx_byte[4]
.sym 17694 spi_if_ins.spi.r_tx_byte[3]
.sym 17695 spi_if_ins.spi.r_tx_bit_count[0]
.sym 17696 spi_if_ins.spi.r_tx_byte[2]
.sym 17698 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17702 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 17705 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 17710 spi_if_ins.w_rx_data[1]
.sym 17712 spi_if_ins.r_tx_byte[7]
.sym 17714 spi_if_ins.w_rx_data[4]
.sym 17718 spi_if_ins.w_rx_data[3]
.sym 17720 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 17721 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 17722 spi_if_ins.w_rx_data[2]
.sym 17724 spi_if_ins.w_rx_data[6]
.sym 17728 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 17729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17730 w_load
.sym 17732 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 17733 w_fetch
.sym 17734 io_ctrl_ins.rf_pin_state[2]
.sym 17743 spi_if_ins.r_tx_byte[1]
.sym 17749 spi_if_ins.r_tx_byte[0]
.sym 17750 spi_if_ins.r_tx_byte[2]
.sym 17752 spi_if_ins.r_tx_byte[3]
.sym 17753 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17755 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17761 spi_if_ins.r_tx_byte[5]
.sym 17765 spi_if_ins.r_tx_byte[7]
.sym 17767 spi_if_ins.r_tx_byte[6]
.sym 17770 spi_if_ins.r_tx_byte[4]
.sym 17778 spi_if_ins.r_tx_byte[2]
.sym 17781 spi_if_ins.r_tx_byte[5]
.sym 17788 spi_if_ins.r_tx_byte[0]
.sym 17795 spi_if_ins.r_tx_byte[4]
.sym 17802 spi_if_ins.r_tx_byte[3]
.sym 17806 spi_if_ins.r_tx_byte[6]
.sym 17812 spi_if_ins.r_tx_byte[1]
.sym 17819 spi_if_ins.r_tx_byte[7]
.sym 17821 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 17824 o_led0_SB_LUT4_I1_O[0]
.sym 17825 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 17826 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 17827 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 17828 o_led1_SB_LUT4_I1_O[0]
.sym 17830 o_led1_SB_LUT4_I1_I2[0]
.sym 17831 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 17833 spi_if_ins.r_tx_byte[1]
.sym 17834 spi_if_ins.r_tx_byte[1]
.sym 17837 w_rx_data[0]
.sym 17850 io_ctrl_ins.rf_pin_state[7]
.sym 17854 io_ctrl_ins.rf_pin_state[5]
.sym 17855 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 17857 spi_if_ins.w_rx_data[5]
.sym 17865 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17866 w_rx_data[5]
.sym 17867 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 17869 w_rx_data[2]
.sym 17870 w_rx_data[7]
.sym 17871 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 17874 i_rst_b$SB_IO_IN
.sym 17875 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 17876 io_pmod[2]$SB_IO_IN
.sym 17877 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 17883 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 17884 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17888 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 17891 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 17892 w_cs[1]
.sym 17898 i_rst_b$SB_IO_IN
.sym 17900 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17901 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17904 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 17905 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 17906 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 17907 w_cs[1]
.sym 17910 w_rx_data[2]
.sym 17916 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 17918 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 17919 io_pmod[2]$SB_IO_IN
.sym 17924 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 17925 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 17930 w_rx_data[7]
.sym 17940 w_rx_data[5]
.sym 17944 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 17945 r_counter_$glb_clk
.sym 17947 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17948 w_tx_data_io[1]
.sym 17949 w_tx_data_io[0]
.sym 17950 o_led1_SB_LUT4_I1_O[2]
.sym 17951 i_button_SB_LUT4_I0_O[1]
.sym 17952 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 17953 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 17954 o_led0_SB_LUT4_I1_O[3]
.sym 17960 o_led1_SB_LUT4_I1_I2[0]
.sym 17962 w_rx_data[4]
.sym 17963 spi_if_ins.w_rx_data[5]
.sym 17964 io_pmod[2]$SB_IO_IN
.sym 17965 w_rx_data[2]
.sym 17966 spi_if_ins.w_rx_data[6]
.sym 17967 w_rx_data[1]
.sym 17969 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 17970 io_pmod_SB_DFFE_Q_E
.sym 17971 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 17972 i_button_SB_LUT4_I0_O[1]
.sym 17973 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 17975 w_load
.sym 17976 w_fetch
.sym 17977 w_cs[1]
.sym 17978 w_rx_data[3]
.sym 17979 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_E
.sym 17988 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[0]
.sym 17989 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 17990 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_E
.sym 17991 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 17995 w_ioc[4]
.sym 17996 w_ioc[3]
.sym 17997 w_ioc[2]
.sym 17999 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18000 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 18001 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_R[1]
.sym 18002 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 18003 o_shdn_tx_lna$SB_IO_OUT
.sym 18007 o_led1_SB_LUT4_I1_I3[3]
.sym 18008 i_button_SB_LUT4_I0_O[1]
.sym 18009 o_led0_SB_LUT4_I1_O[1]
.sym 18015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 18016 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 18018 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 18022 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18023 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18024 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 18027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 18028 i_button_SB_LUT4_I0_O[1]
.sym 18029 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 18030 o_shdn_tx_lna$SB_IO_OUT
.sym 18034 w_ioc[4]
.sym 18035 w_ioc[2]
.sym 18036 w_ioc[3]
.sym 18039 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 18041 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 18042 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18045 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[0]
.sym 18046 o_led0_SB_LUT4_I1_O[1]
.sym 18047 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 18048 o_led1_SB_LUT4_I1_I3[3]
.sym 18051 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 18053 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 18054 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18058 w_ioc[3]
.sym 18059 w_ioc[2]
.sym 18060 w_ioc[4]
.sym 18063 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 18065 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 18066 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_E
.sym 18068 r_counter_$glb_clk
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_R[1]
.sym 18070 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18071 o_led1_SB_DFFER_Q_E
.sym 18073 o_led1_SB_LUT4_I1_O[3]
.sym 18074 w_smi_data_direction
.sym 18076 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18077 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 18085 o_shdn_rx_lna$SB_IO_OUT
.sym 18087 o_led0_SB_LUT4_I1_O[2]
.sym 18088 i_glob_clock$SB_IO_IN
.sym 18091 o_shdn_tx_lna$SB_IO_OUT
.sym 18096 io_pmod[1]$SB_IO_IN
.sym 18097 o_led1_SB_LUT4_I1_I3[3]
.sym 18098 i_button_SB_LUT4_I0_O[1]
.sym 18100 o_led0_SB_LUT4_I1_O[1]
.sym 18101 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18102 spi_if_ins.r_tx_byte[4]
.sym 18104 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18105 o_led1_SB_LUT4_I1_I2[1]
.sym 18112 spi_if_ins.w_rx_data[4]
.sym 18113 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 18114 o_led1_SB_LUT4_I1_I3[3]
.sym 18115 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 18117 w_load
.sym 18120 spi_if_ins.w_rx_data[6]
.sym 18121 w_tx_data_io[0]
.sym 18122 spi_if_ins.w_rx_data[3]
.sym 18123 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 18126 w_tx_data_smi[0]
.sym 18127 spi_if_ins.w_rx_data[5]
.sym 18128 w_cs[2]
.sym 18136 w_fetch
.sym 18138 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 18144 spi_if_ins.w_rx_data[3]
.sym 18150 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 18151 w_tx_data_smi[0]
.sym 18152 w_tx_data_io[0]
.sym 18153 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 18156 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 18163 spi_if_ins.w_rx_data[6]
.sym 18165 spi_if_ins.w_rx_data[5]
.sym 18168 w_load
.sym 18169 w_cs[2]
.sym 18170 w_fetch
.sym 18171 o_led1_SB_LUT4_I1_I3[3]
.sym 18177 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 18188 spi_if_ins.w_rx_data[4]
.sym 18190 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 18191 r_counter_$glb_clk
.sym 18194 r_tx_data[3]
.sym 18197 i_config_SB_LUT4_I0_2_O[3]
.sym 18199 i_config_SB_LUT4_I0_2_O[2]
.sym 18200 r_tx_data[0]
.sym 18201 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 18205 w_rx_data[0]
.sym 18209 io_ctrl_ins.pmod_dir_state[3]
.sym 18212 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18214 o_led1_SB_DFFER_Q_E
.sym 18235 w_cs[2]
.sym 18236 w_cs[3]
.sym 18237 w_cs[1]
.sym 18239 spi_if_ins.w_rx_data[5]
.sym 18241 i_rst_b$SB_IO_IN
.sym 18242 spi_if_ins.w_rx_data[6]
.sym 18243 w_cs[2]
.sym 18244 w_cs[0]
.sym 18245 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 18252 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 18261 w_cs[1]
.sym 18263 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 18267 w_cs[3]
.sym 18268 w_cs[0]
.sym 18269 w_cs[2]
.sym 18270 w_cs[1]
.sym 18274 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 18275 i_rst_b$SB_IO_IN
.sym 18279 w_cs[3]
.sym 18280 w_cs[1]
.sym 18281 w_cs[2]
.sym 18282 w_cs[0]
.sym 18285 spi_if_ins.w_rx_data[6]
.sym 18287 spi_if_ins.w_rx_data[5]
.sym 18291 w_cs[1]
.sym 18292 w_cs[2]
.sym 18293 w_cs[3]
.sym 18294 w_cs[0]
.sym 18297 w_cs[0]
.sym 18298 w_cs[2]
.sym 18299 w_cs[1]
.sym 18300 w_cs[3]
.sym 18313 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18315 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 18320 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 18336 o_led1_SB_LUT4_I1_I3[1]
.sym 18337 o_led1_SB_LUT4_I1_I2[2]
.sym 18338 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 18358 r_tx_data[2]
.sym 18359 r_tx_data[5]
.sym 18360 r_tx_data[7]
.sym 18361 r_tx_data[6]
.sym 18363 r_tx_data[4]
.sym 18364 r_tx_data[0]
.sym 18366 r_tx_data[3]
.sym 18368 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 18372 r_tx_data[1]
.sym 18392 r_tx_data[5]
.sym 18396 r_tx_data[2]
.sym 18402 r_tx_data[3]
.sym 18411 r_tx_data[6]
.sym 18414 r_tx_data[4]
.sym 18420 r_tx_data[0]
.sym 18429 r_tx_data[7]
.sym 18433 r_tx_data[1]
.sym 18436 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18453 o_tr_vc1_b$SB_IO_OUT
.sym 18467 i_config[1]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18587 i_config[2]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 w_smi_data_direction
.sym 18642 $PACKER_VCC_NET
.sym 18647 $PACKER_VCC_NET
.sym 18653 w_smi_data_direction
.sym 18658 w_smi_data_output[4]
.sym 18662 w_rx_fifo_pulled_data[20]
.sym 18666 w_rx_fifo_pulled_data[22]
.sym 18691 w_smi_data_direction
.sym 18694 $PACKER_VCC_NET
.sym 18695 w_smi_data_input[7]
.sym 18696 w_smi_data_output[5]
.sym 18704 tx_fifo.wr_addr[6]
.sym 18705 tx_fifo.wr_addr[1]
.sym 18709 tx_fifo.wr_addr[4]
.sym 18713 tx_fifo.wr_addr[5]
.sym 18714 tx_fifo.wr_addr[3]
.sym 18715 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 18719 tx_fifo.wr_addr[0]
.sym 18727 tx_fifo.wr_addr[0]
.sym 18728 tx_fifo.wr_addr[7]
.sym 18735 $nextpnr_ICESTORM_LC_3$O
.sym 18737 tx_fifo.wr_addr[0]
.sym 18741 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 18743 tx_fifo.wr_addr[1]
.sym 18745 tx_fifo.wr_addr[0]
.sym 18747 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 18749 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 18751 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 18753 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18755 tx_fifo.wr_addr[3]
.sym 18757 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 18759 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 18762 tx_fifo.wr_addr[4]
.sym 18763 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18765 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 18768 tx_fifo.wr_addr[5]
.sym 18769 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 18771 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18773 tx_fifo.wr_addr[6]
.sym 18775 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 18777 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18779 tx_fifo.wr_addr[7]
.sym 18781 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_fifo_pulled_data[21]
.sym 18794 w_rx_fifo_pulled_data[23]
.sym 18801 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18802 tx_fifo.wr_addr[6]
.sym 18804 rx_fifo.wr_addr[9]
.sym 18805 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 18806 rx_fifo.wr_addr[8]
.sym 18807 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 18809 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18810 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 18812 $PACKER_VCC_NET
.sym 18814 rx_fifo.wr_addr[4]
.sym 18818 rx_fifo.wr_addr[0]
.sym 18824 rx_fifo.wr_addr[3]
.sym 18831 i_sck$SB_IO_IN
.sym 18832 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 18833 rx_fifo.rd_addr[8]
.sym 18837 rx_fifo.rd_addr[1]
.sym 18841 rx_fifo.wr_addr[1]
.sym 18843 rx_fifo.rd_addr[6]
.sym 18844 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 18845 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18846 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 18850 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 18851 tx_fifo.wr_addr[8]
.sym 18852 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18853 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 18855 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 18859 w_smi_data_direction
.sym 18861 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18867 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 18868 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18872 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 18873 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 18876 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 18877 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18878 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 18879 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 18880 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 18889 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 18891 tx_fifo.wr_addr[8]
.sym 18894 tx_fifo.wr_addr[9]
.sym 18898 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18901 tx_fifo.wr_addr[8]
.sym 18902 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18905 tx_fifo.wr_addr[9]
.sym 18908 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18912 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 18918 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 18924 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 18929 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 18930 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 18931 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 18938 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 18941 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 18944 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 18945 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18946 r_counter_$glb_clk
.sym 18947 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 18949 w_rx_fifo_pulled_data[28]
.sym 18953 w_rx_fifo_pulled_data[30]
.sym 18960 rx_fifo.rd_addr[7]
.sym 18962 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 18964 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18968 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 18970 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 18973 tx_fifo.wr_addr[1]
.sym 18974 rx_fifo.rd_addr[2]
.sym 18975 rx_fifo.rd_addr[1]
.sym 18976 rx_fifo.wr_addr[4]
.sym 18978 rx_fifo.wr_addr[3]
.sym 18981 w_smi_data_direction
.sym 18982 rx_fifo.rd_addr[0]
.sym 18983 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 18991 tx_fifo.wr_addr[1]
.sym 18993 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 18995 tx_fifo.wr_addr[6]
.sym 18999 tx_fifo.wr_addr[7]
.sym 19000 tx_fifo.wr_addr[3]
.sym 19001 tx_fifo.wr_addr[5]
.sym 19003 tx_fifo.wr_addr[4]
.sym 19016 tx_fifo.wr_addr[8]
.sym 19021 $nextpnr_ICESTORM_LC_8$O
.sym 19024 tx_fifo.wr_addr[1]
.sym 19027 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19029 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 19031 tx_fifo.wr_addr[1]
.sym 19033 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19036 tx_fifo.wr_addr[3]
.sym 19037 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19039 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19042 tx_fifo.wr_addr[4]
.sym 19043 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19045 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19047 tx_fifo.wr_addr[5]
.sym 19049 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19051 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19053 tx_fifo.wr_addr[6]
.sym 19055 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19057 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 19059 tx_fifo.wr_addr[7]
.sym 19061 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19063 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19065 tx_fifo.wr_addr[8]
.sym 19067 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 19072 w_rx_fifo_pulled_data[29]
.sym 19076 w_rx_fifo_pulled_data[31]
.sym 19082 w_fetch
.sym 19084 o_smi_read_req$SB_IO_OUT
.sym 19089 rx_fifo.wr_addr[5]
.sym 19090 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 19092 w_rx_fifo_pulled_data[28]
.sym 19093 $PACKER_VCC_NET
.sym 19094 rx_fifo.wr_addr[9]
.sym 19098 w_rx_fifo_pulled_data[31]
.sym 19103 tx_fifo.wr_addr[9]
.sym 19104 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19106 w_rx_fifo_pulled_data[29]
.sym 19107 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19113 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 19114 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 19115 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19116 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19117 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19119 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 19121 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 19122 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19123 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19124 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19125 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19126 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19128 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 19129 tx_fifo.wr_addr[9]
.sym 19130 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 19132 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 19137 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 19146 tx_fifo.wr_addr[9]
.sym 19148 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19151 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19153 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19154 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 19157 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 19163 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 19164 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19166 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19169 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 19170 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 19172 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19175 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 19176 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 19177 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19178 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19183 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 19187 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19188 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19189 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19190 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 19191 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19192 r_counter_$glb_clk
.sym 19193 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19206 rx_fifo.mem_i.0.3_WDATA
.sym 19212 tx_fifo.wr_addr[8]
.sym 19214 w_smi_data_output[5]
.sym 19215 smi_ctrl_ins.w_fifo_push_trigger
.sym 19221 rx_fifo.wr_addr[1]
.sym 19222 rx_fifo.rd_addr[9]
.sym 19223 i_sck$SB_IO_IN
.sym 19224 rx_fifo.rd_addr[8]
.sym 19227 rx_fifo.rd_addr[4]
.sym 19229 rx_fifo.mem_i.0.3_WDATA_1
.sym 19235 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 19238 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 19239 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 19240 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 19243 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 19245 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 19246 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 19247 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 19249 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19250 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 19251 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 19252 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 19253 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 19255 tx_fifo.rd_addr_gray[0]
.sym 19256 tx_fifo.rd_addr_gray_wr[3]
.sym 19258 tx_fifo.rd_addr_gray[7]
.sym 19259 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19264 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19268 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 19269 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 19274 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 19275 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 19276 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 19277 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 19283 tx_fifo.rd_addr_gray_wr[3]
.sym 19286 tx_fifo.rd_addr_gray_wr_r[8]
.sym 19287 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 19288 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19289 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 19292 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 19293 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 19294 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 19295 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 19298 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 19299 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 19300 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 19301 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 19304 tx_fifo.rd_addr_gray[0]
.sym 19310 tx_fifo.rd_addr_gray[7]
.sym 19315 r_counter_$glb_clk
.sym 19328 w_smi_data_direction
.sym 19331 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 19339 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 19342 tx_fifo.rd_addr_gray_wr[3]
.sym 19350 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 19352 tx_fifo.rd_addr_gray_wr[7]
.sym 19362 i_ss$SB_IO_IN
.sym 19363 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19367 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19368 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19380 w_rx_fifo_empty
.sym 19382 w_smi_data_direction
.sym 19383 i_sck$SB_IO_IN
.sym 19386 w_tx_fifo_full
.sym 19387 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19390 $nextpnr_ICESTORM_LC_2$O
.sym 19392 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19396 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 19398 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19400 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19406 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 19409 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19410 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19411 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19412 i_ss$SB_IO_IN
.sym 19423 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19427 w_rx_fifo_empty
.sym 19428 w_tx_fifo_full
.sym 19430 w_smi_data_direction
.sym 19438 i_sck$SB_IO_IN
.sym 19439 i_ss$SB_IO_IN
.sym 19464 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 19468 w_smi_data_direction
.sym 19472 w_tx_fifo_full
.sym 19482 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19483 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19486 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19488 tx_fifo.rd_addr_gray_wr[9]
.sym 19492 tx_fifo.rd_addr_gray_wr[8]
.sym 19494 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19502 tx_fifo.rd_addr_gray[8]
.sym 19503 tx_fifo.rd_addr[9]
.sym 19505 tx_fifo.rd_addr_gray[3]
.sym 19512 tx_fifo.rd_addr_gray_wr[7]
.sym 19514 tx_fifo.rd_addr_gray_wr[8]
.sym 19523 tx_fifo.rd_addr_gray_wr[7]
.sym 19529 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19532 tx_fifo.rd_addr_gray[8]
.sym 19539 tx_fifo.rd_addr_gray_wr[9]
.sym 19545 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19546 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19547 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19551 tx_fifo.rd_addr_gray[3]
.sym 19559 tx_fifo.rd_addr[9]
.sym 19561 r_counter_$glb_clk
.sym 19582 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19588 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 19595 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19615 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19616 i_ss$SB_IO_IN
.sym 19618 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19621 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19631 spi_if_ins.r_tx_data_valid
.sym 19633 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 19655 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19669 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19675 spi_if_ins.r_tx_data_valid
.sym 19676 i_ss$SB_IO_IN
.sym 19681 i_ss$SB_IO_IN
.sym 19682 spi_if_ins.r_tx_data_valid
.sym 19683 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 19714 w_fetch
.sym 19731 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 19735 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19740 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19742 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19745 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 19748 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 19749 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 19751 i_rst_b$SB_IO_IN
.sym 19791 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 19797 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19802 i_rst_b$SB_IO_IN
.sym 19803 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 19804 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 19805 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 19806 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19823 spi_if_ins.w_rx_data[0]
.sym 19831 spi_if_ins.w_rx_data[5]
.sym 19834 o_led1_SB_LUT4_I1_I2[0]
.sym 19838 o_led0_SB_LUT4_I1_O[0]
.sym 19840 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 19850 w_rx_data[2]
.sym 19861 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_E
.sym 19862 w_rx_data[0]
.sym 19890 w_rx_data[2]
.sym 19910 w_rx_data[0]
.sym 19929 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2_SB_DFFER_Q_E
.sym 19930 r_counter_$glb_clk
.sym 19931 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19944 w_rx_data[3]
.sym 19948 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 19954 w_rx_data[2]
.sym 19956 io_pmod[3]$SB_IO_IN
.sym 19958 o_led0$SB_IO_OUT
.sym 19960 o_led1_SB_LUT4_I1_I2[0]
.sym 19962 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 19964 w_smi_data_direction
.sym 19966 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 19974 w_rx_data[2]
.sym 19976 w_rx_data[1]
.sym 19977 i_button_SB_LUT4_I0_O[1]
.sym 19979 w_rx_data[4]
.sym 19982 w_load
.sym 19985 w_fetch
.sym 19991 w_cs[1]
.sym 19992 w_rx_data[3]
.sym 19995 w_rx_data[0]
.sym 19999 o_led0_SB_LUT4_I1_O[1]
.sym 20000 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 20001 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20006 w_rx_data[0]
.sym 20014 w_rx_data[3]
.sym 20018 i_button_SB_LUT4_I0_O[1]
.sym 20019 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20024 w_fetch
.sym 20025 w_load
.sym 20026 o_led0_SB_LUT4_I1_O[1]
.sym 20027 w_cs[1]
.sym 20031 w_rx_data[1]
.sym 20044 w_rx_data[4]
.sym 20050 w_rx_data[2]
.sym 20052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E
.sym 20053 r_counter_$glb_clk
.sym 20054 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 20067 o_led0_SB_LUT4_I1_O[0]
.sym 20069 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 20071 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 20078 io_pmod[1]$SB_IO_IN
.sym 20080 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 20081 w_rx_data[0]
.sym 20084 i_config[0]$SB_IO_IN
.sym 20088 o_led1_SB_LUT4_I1_I2[0]
.sym 20089 w_tx_data_io[1]
.sym 20096 o_led0_SB_LUT4_I1_O[0]
.sym 20097 io_ctrl_ins.pmod_dir_state[0]
.sym 20098 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20099 o_led1_SB_LUT4_I1_O[3]
.sym 20100 o_led1_SB_LUT4_I1_O[0]
.sym 20101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_R[1]
.sym 20102 o_shdn_rx_lna$SB_IO_OUT
.sym 20103 o_led1_SB_LUT4_I1_I2[1]
.sym 20105 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 20106 o_tr_vc2$SB_IO_OUT
.sym 20107 o_led1_SB_LUT4_I1_I3[3]
.sym 20109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20110 o_led0_SB_LUT4_I1_O[2]
.sym 20111 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 20114 o_led0_SB_LUT4_I1_O[1]
.sym 20115 o_led1_SB_LUT4_I1_O[2]
.sym 20116 io_pmod[3]$SB_IO_IN
.sym 20117 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 20118 o_led0$SB_IO_OUT
.sym 20122 o_led0_SB_LUT4_I1_O[1]
.sym 20123 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20124 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 20126 io_pmod[1]$SB_IO_IN
.sym 20127 o_led0_SB_LUT4_I1_O[3]
.sym 20130 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_R[1]
.sym 20132 o_led1_SB_LUT4_I1_I2[1]
.sym 20135 o_led1_SB_LUT4_I1_O[2]
.sym 20136 o_led0_SB_LUT4_I1_O[1]
.sym 20137 o_led1_SB_LUT4_I1_O[3]
.sym 20138 o_led1_SB_LUT4_I1_O[0]
.sym 20141 o_led0_SB_LUT4_I1_O[3]
.sym 20142 o_led0_SB_LUT4_I1_O[2]
.sym 20143 o_led0_SB_LUT4_I1_O[0]
.sym 20144 o_led0_SB_LUT4_I1_O[1]
.sym 20147 io_pmod[1]$SB_IO_IN
.sym 20148 o_shdn_rx_lna$SB_IO_OUT
.sym 20149 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 20150 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20153 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20154 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 20159 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 20160 io_pmod[3]$SB_IO_IN
.sym 20161 o_tr_vc2$SB_IO_OUT
.sym 20162 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20165 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 20166 o_led0_SB_LUT4_I1_O[1]
.sym 20167 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 20168 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 20171 o_led1_SB_LUT4_I1_I2[1]
.sym 20172 o_led0$SB_IO_OUT
.sym 20173 io_ctrl_ins.pmod_dir_state[0]
.sym 20174 o_led1_SB_LUT4_I1_I3[3]
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20176 r_counter_$glb_clk
.sym 20177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20187 io_ctrl_ins.pmod_dir_state[0]
.sym 20190 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20192 o_tr_vc2$SB_IO_OUT
.sym 20198 o_shdn_rx_lna$SB_IO_OUT
.sym 20200 io_ctrl_ins.rf_pin_state[2]
.sym 20206 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20210 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20211 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 20219 w_load
.sym 20224 w_rx_data[0]
.sym 20226 io_ctrl_ins.pmod_dir_state[3]
.sym 20230 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 20233 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20236 o_led1$SB_IO_OUT
.sym 20237 io_ctrl_ins.pmod_dir_state[1]
.sym 20238 w_cs[1]
.sym 20239 w_fetch
.sym 20240 i_rst_b$SB_IO_IN
.sym 20242 o_led1_SB_LUT4_I1_I2[1]
.sym 20244 i_config[0]$SB_IO_IN
.sym 20246 o_led1_SB_LUT4_I1_I3[3]
.sym 20252 o_led1_SB_LUT4_I1_I3[3]
.sym 20255 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20258 w_cs[1]
.sym 20259 w_load
.sym 20260 o_led1_SB_LUT4_I1_I2[1]
.sym 20261 w_fetch
.sym 20270 o_led1$SB_IO_OUT
.sym 20271 io_ctrl_ins.pmod_dir_state[1]
.sym 20272 o_led1_SB_LUT4_I1_I2[1]
.sym 20273 o_led1_SB_LUT4_I1_I3[3]
.sym 20277 w_rx_data[0]
.sym 20288 w_fetch
.sym 20289 i_rst_b$SB_IO_IN
.sym 20290 w_load
.sym 20291 w_cs[1]
.sym 20294 io_ctrl_ins.pmod_dir_state[3]
.sym 20295 i_config[0]$SB_IO_IN
.sym 20296 o_led1_SB_LUT4_I1_I2[1]
.sym 20297 o_led1_SB_LUT4_I1_I3[3]
.sym 20298 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20300 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 20314 io_ctrl_ins.rf_pin_state[5]
.sym 20318 io_ctrl_ins.rf_pin_state[7]
.sym 20342 i_glob_clock$SB_IO_IN
.sym 20344 i_config[1]$SB_IO_IN
.sym 20345 o_led1_SB_LUT4_I1_I3[1]
.sym 20346 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 20347 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 20349 o_led1_SB_LUT4_I1_I3[3]
.sym 20350 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 20352 o_led1_SB_LUT4_I1_I2[2]
.sym 20353 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 20355 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 20357 o_led1_SB_LUT4_I1_I2[1]
.sym 20358 o_led1_SB_LUT4_I1_I2[0]
.sym 20367 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[3]
.sym 20368 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 20371 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 20381 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 20382 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 20383 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 20384 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 20399 o_led1_SB_LUT4_I1_I2[1]
.sym 20400 o_led1_SB_LUT4_I1_I2[2]
.sym 20401 o_led1_SB_LUT4_I1_I2[0]
.sym 20411 o_led1_SB_LUT4_I1_I2[1]
.sym 20412 o_led1_SB_LUT4_I1_I3[3]
.sym 20413 i_config[1]$SB_IO_IN
.sym 20414 o_led1_SB_LUT4_I1_I3[1]
.sym 20417 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 20418 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[3]
.sym 20419 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 20420 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 20421 spi_if_ins.o_cs_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 20422 i_glob_clock$SB_IO_IN
.sym 20436 i_glob_clock$SB_IO_IN
.sym 20438 i_config[1]$SB_IO_IN
.sym 20451 o_led1$SB_IO_OUT
.sym 20476 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20477 i_config_SB_LUT4_I0_2_O[3]
.sym 20478 i_button_SB_LUT4_I0_O[1]
.sym 20479 i_config_SB_LUT4_I0_2_O[2]
.sym 20480 o_tr_vc1_b$SB_IO_OUT
.sym 20522 i_button_SB_LUT4_I0_O[1]
.sym 20523 i_config_SB_LUT4_I0_2_O[3]
.sym 20524 o_tr_vc1_b$SB_IO_OUT
.sym 20525 i_config_SB_LUT4_I0_2_O[2]
.sym 20544 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20545 r_counter_$glb_clk
.sym 20569 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 20571 i_config[0]$SB_IO_IN
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 w_smi_data_output[5]
.sym 20750 w_smi_data_direction
.sym 20751 $PACKER_VCC_NET
.sym 20754 w_smi_data_direction
.sym 20759 $PACKER_VCC_NET
.sym 20761 w_smi_data_output[5]
.sym 20771 tx_fifo.rd_addr_gray_wr[4]
.sym 20773 i_smi_soe_se$SB_IO_IN
.sym 20774 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 20782 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 20786 rx_fifo.wr_addr[6]
.sym 20802 i_sck$SB_IO_IN
.sym 20804 w_smi_data_input[7]
.sym 20810 rx_fifo.mem_i.0.1_WDATA_3
.sym 20812 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 20813 rx_fifo.wr_addr[3]
.sym 20814 $PACKER_VCC_NET
.sym 20815 rx_fifo.wr_addr[0]
.sym 20816 rx_fifo.wr_addr[8]
.sym 20819 rx_fifo.wr_addr[4]
.sym 20824 rx_fifo.wr_addr[9]
.sym 20826 rx_fifo.wr_addr[6]
.sym 20828 rx_fifo.wr_addr[1]
.sym 20829 rx_fifo.wr_addr[7]
.sym 20830 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 20832 rx_fifo.mem_i.0.1_WDATA_2
.sym 20840 rx_fifo.wr_addr[5]
.sym 20844 i_mosi$SB_IO_IN
.sym 20847 tx_fifo.rd_addr_gray[2]
.sym 20848 tx_fifo.rd_addr[7]
.sym 20849 tx_fifo.rd_addr_gray[6]
.sym 20850 tx_fifo.rd_addr_gray[4]
.sym 20851 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20852 tx_fifo.rd_addr_gray[5]
.sym 20862 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 20863 rx_fifo.wr_addr[3]
.sym 20865 rx_fifo.wr_addr[4]
.sym 20866 rx_fifo.wr_addr[5]
.sym 20867 rx_fifo.wr_addr[6]
.sym 20868 rx_fifo.wr_addr[7]
.sym 20869 rx_fifo.wr_addr[8]
.sym 20870 rx_fifo.wr_addr[9]
.sym 20871 rx_fifo.wr_addr[1]
.sym 20872 rx_fifo.wr_addr[0]
.sym 20873 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 20874 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 20876 rx_fifo.mem_i.0.1_WDATA_3
.sym 20880 rx_fifo.mem_i.0.1_WDATA_2
.sym 20883 $PACKER_VCC_NET
.sym 20898 rx_fifo.mem_i.0.1_WDATA_3
.sym 20906 rx_fifo.mem_i.0.1_WDATA_2
.sym 20915 rx_fifo.wr_addr[5]
.sym 20918 $PACKER_VCC_NET
.sym 20922 rx_fifo.rd_addr[3]
.sym 20926 rx_fifo.rd_addr[4]
.sym 20928 o_miso_$_TBUF__Y_E
.sym 20929 rx_fifo.wr_addr[7]
.sym 20932 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 20933 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20938 int_miso
.sym 20939 i_mosi$SB_IO_IN
.sym 20942 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20957 rx_fifo.rd_addr[7]
.sym 20958 rx_fifo.rd_addr[8]
.sym 20963 rx_fifo.rd_addr[1]
.sym 20966 rx_fifo.rd_addr[9]
.sym 20968 rx_fifo.mem_i.0.1_WDATA
.sym 20970 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 20972 $PACKER_VCC_NET
.sym 20974 rx_fifo.rd_addr[2]
.sym 20976 rx_fifo.rd_addr[3]
.sym 20977 rx_fifo.rd_addr[6]
.sym 20978 rx_fifo.rd_addr[5]
.sym 20979 rx_fifo.mem_i.0.1_WDATA_1
.sym 20981 rx_fifo.rd_addr[4]
.sym 20982 rx_fifo.rd_addr[0]
.sym 20984 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 20985 tx_fifo.rd_addr_gray_wr[6]
.sym 20986 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 20987 tx_fifo.rd_addr_gray_wr[2]
.sym 20989 tx_fifo.rd_addr_gray_wr[5]
.sym 20991 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 21000 rx_fifo.rd_addr[2]
.sym 21001 rx_fifo.rd_addr[3]
.sym 21003 rx_fifo.rd_addr[4]
.sym 21004 rx_fifo.rd_addr[5]
.sym 21005 rx_fifo.rd_addr[6]
.sym 21006 rx_fifo.rd_addr[7]
.sym 21007 rx_fifo.rd_addr[8]
.sym 21008 rx_fifo.rd_addr[9]
.sym 21009 rx_fifo.rd_addr[1]
.sym 21010 rx_fifo.rd_addr[0]
.sym 21011 r_counter_$glb_clk
.sym 21012 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 21013 $PACKER_VCC_NET
.sym 21017 rx_fifo.mem_i.0.1_WDATA
.sym 21021 rx_fifo.mem_i.0.1_WDATA_1
.sym 21028 w_rx_fifo_pulled_data[23]
.sym 21030 w_rx_fifo_pulled_data[21]
.sym 21032 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 21034 rx_fifo.rd_addr[9]
.sym 21038 tx_fifo.rd_addr[7]
.sym 21039 rx_fifo.rd_addr[0]
.sym 21044 rx_fifo.rd_addr[5]
.sym 21046 rx_fifo.wr_addr[8]
.sym 21054 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 21055 rx_fifo.wr_addr[5]
.sym 21056 rx_fifo.wr_addr[8]
.sym 21062 rx_fifo.wr_addr[0]
.sym 21066 rx_fifo.wr_addr[9]
.sym 21067 $PACKER_VCC_NET
.sym 21072 rx_fifo.wr_addr[1]
.sym 21074 rx_fifo.wr_addr[6]
.sym 21076 rx_fifo.mem_i.0.3_WDATA_2
.sym 21077 rx_fifo.wr_addr[3]
.sym 21078 rx_fifo.wr_addr[7]
.sym 21079 rx_fifo.mem_i.0.3_WDATA_3
.sym 21081 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 21083 rx_fifo.wr_addr[4]
.sym 21090 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 21091 tx_fifo.full_o_SB_LUT4_I1_O[2]
.sym 21092 tx_fifo.wr_addr[8]
.sym 21102 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 21103 rx_fifo.wr_addr[3]
.sym 21105 rx_fifo.wr_addr[4]
.sym 21106 rx_fifo.wr_addr[5]
.sym 21107 rx_fifo.wr_addr[6]
.sym 21108 rx_fifo.wr_addr[7]
.sym 21109 rx_fifo.wr_addr[8]
.sym 21110 rx_fifo.wr_addr[9]
.sym 21111 rx_fifo.wr_addr[1]
.sym 21112 rx_fifo.wr_addr[0]
.sym 21113 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 21114 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 21116 rx_fifo.mem_i.0.3_WDATA_3
.sym 21120 rx_fifo.mem_i.0.3_WDATA_2
.sym 21123 $PACKER_VCC_NET
.sym 21128 rx_fifo.wr_addr[0]
.sym 21130 w_rx_fifo_pulled_data[30]
.sym 21139 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 21140 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 21141 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 21160 rx_fifo.rd_addr[6]
.sym 21162 rx_fifo.rd_addr[2]
.sym 21164 rx_fifo.rd_addr[7]
.sym 21166 rx_fifo.rd_addr[3]
.sym 21167 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 21169 rx_fifo.mem_i.0.3_WDATA
.sym 21171 rx_fifo.rd_addr[1]
.sym 21174 rx_fifo.rd_addr[8]
.sym 21176 $PACKER_VCC_NET
.sym 21177 rx_fifo.rd_addr[0]
.sym 21180 rx_fifo.rd_addr[9]
.sym 21182 rx_fifo.rd_addr[5]
.sym 21185 rx_fifo.rd_addr[4]
.sym 21187 rx_fifo.mem_i.0.3_WDATA_1
.sym 21188 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 21189 tx_fifo.full_o_SB_LUT4_I1_O[0]
.sym 21191 tx_fifo.full_o_SB_LUT4_I1_O[1]
.sym 21192 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 21193 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 21204 rx_fifo.rd_addr[2]
.sym 21205 rx_fifo.rd_addr[3]
.sym 21207 rx_fifo.rd_addr[4]
.sym 21208 rx_fifo.rd_addr[5]
.sym 21209 rx_fifo.rd_addr[6]
.sym 21210 rx_fifo.rd_addr[7]
.sym 21211 rx_fifo.rd_addr[8]
.sym 21212 rx_fifo.rd_addr[9]
.sym 21213 rx_fifo.rd_addr[1]
.sym 21214 rx_fifo.rd_addr[0]
.sym 21215 r_counter_$glb_clk
.sym 21216 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 21217 $PACKER_VCC_NET
.sym 21221 rx_fifo.mem_i.0.3_WDATA
.sym 21225 rx_fifo.mem_i.0.3_WDATA_1
.sym 21231 tx_fifo.wr_addr[8]
.sym 21232 rx_fifo.rd_addr[3]
.sym 21233 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 21236 rx_fifo.rd_addr[6]
.sym 21238 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 21239 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 21240 rx_fifo.rd_addr[7]
.sym 21242 $PACKER_VCC_NET
.sym 21251 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 21296 spi_if_ins.spi.r_rx_done
.sym 21332 tx_fifo.wr_addr[1]
.sym 21333 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 21341 w_tx_fifo_full
.sym 21345 i_mosi$SB_IO_IN
.sym 21346 int_miso
.sym 21350 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 21352 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 21398 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 21399 int_miso
.sym 21442 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 21446 rx_fifo.wr_addr[8]
.sym 21494 spi_if_ins.spi.r_rx_byte[0]
.sym 21495 spi_if_ins.spi.r_rx_byte[1]
.sym 21496 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21497 spi_if_ins.spi.r_rx_byte[2]
.sym 21499 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 21501 spi_if_ins.spi.r_rx_byte[5]
.sym 21596 spi_if_ins.w_rx_data[5]
.sym 21597 spi_if_ins.w_rx_data[0]
.sym 21598 spi_if_ins.w_rx_data[4]
.sym 21599 spi_if_ins.w_rx_data[3]
.sym 21600 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 21601 spi_if_ins.w_rx_data[2]
.sym 21602 spi_if_ins.w_rx_data[6]
.sym 21603 spi_if_ins.w_rx_data[1]
.sym 21651 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 21653 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 21655 spi_if_ins.w_rx_data[6]
.sym 21656 spi_if_ins.r_tx_byte[7]
.sym 21658 w_rx_data[0]
.sym 21659 spi_if_ins.w_rx_data[5]
.sym 21698 w_rx_data[2]
.sym 21699 w_rx_data[1]
.sym 21700 w_rx_data[0]
.sym 21702 w_rx_data[3]
.sym 21741 io_pmod[3]$SB_IO_IN
.sym 21753 w_rx_data[3]
.sym 21761 w_rx_data[2]
.sym 21763 w_rx_data[1]
.sym 21800 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 21801 io_ctrl_ins.rf_pin_state[1]
.sym 21804 io_ctrl_ins.rf_pin_state[4]
.sym 21806 io_pmod_SB_DFFE_Q_E
.sym 21807 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 21853 w_rx_data[0]
.sym 21854 i_rst_b$SB_IO_IN
.sym 21855 io_ctrl_ins.rf_pin_state[4]
.sym 21858 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 21860 w_rx_data[4]
.sym 21902 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 21903 o_tr_vc2$SB_IO_OUT
.sym 21905 o_led0_SB_LUT4_I1_O[2]
.sym 21906 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 21907 o_shdn_tx_lna$SB_IO_OUT
.sym 21909 o_shdn_rx_lna$SB_IO_OUT
.sym 21951 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 21958 o_rx_h_tx_l$SB_IO_OUT
.sym 21966 o_rx_h_tx_l_b$SB_IO_OUT
.sym 21967 o_tr_vc2$SB_IO_OUT
.sym 22004 io_ctrl_ins.mixer_en_state
.sym 22005 o_tr_vc1$SB_IO_OUT
.sym 22007 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22008 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 22009 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22010 o_tr_vc1_b$SB_IO_OUT
.sym 22011 o_rx_h_tx_l$SB_IO_OUT
.sym 22046 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 22048 o_led0_SB_LUT4_I1_O[0]
.sym 22054 o_led1_SB_LUT4_I1_I2[0]
.sym 22059 w_rx_data[0]
.sym 22062 o_led1_SB_LUT4_I1_O[0]
.sym 22064 spi_if_ins.r_tx_byte[7]
.sym 22069 o_tr_vc1$SB_IO_OUT
.sym 22107 io_ctrl_ins.rf_pin_state[0]
.sym 22111 io_ctrl_ins.rf_pin_state[6]
.sym 22150 o_led0$SB_IO_OUT
.sym 22151 o_led1_SB_LUT4_I1_I2[0]
.sym 22153 o_rx_h_tx_l$SB_IO_OUT
.sym 22155 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 22157 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 22158 o_led1$SB_IO_OUT
.sym 22164 w_rx_data[6]
.sym 22167 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 22208 w_rx_data[6]
.sym 22258 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22262 i_rst_b$SB_IO_IN
.sym 22268 o_led0$SB_IO_OUT
.sym 22359 w_rx_data[6]
.sym 22487 o_led1$SB_IO_OUT
.sym 22498 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22536 o_miso_$_TBUF__Y_E
.sym 22537 int_miso
.sym 22588 tx_fifo.rd_addr_gray[4]
.sym 22609 tx_fifo.rd_addr_gray_wr[4]
.sym 22612 i_smi_soe_se$SB_IO_IN
.sym 22624 tx_fifo.rd_addr_gray[4]
.sym 22635 i_smi_soe_se$SB_IO_IN
.sym 22643 tx_fifo.rd_addr_gray_wr[4]
.sym 22664 r_counter_$glb_clk
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22671 smi_ctrl_ins.soe_and_reset
.sym 22675 smi_ctrl_ins.swe_and_reset
.sym 22707 i_ss$SB_IO_IN
.sym 22710 smi_ctrl_ins.swe_and_reset
.sym 22712 i_smi_swe_srw$SB_IO_IN
.sym 22720 i_sck$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22726 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22727 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 22729 i_sck$SB_IO_IN
.sym 22730 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22734 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 22736 smi_ctrl_ins.soe_and_reset
.sym 22753 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 22756 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 22766 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 22769 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 22771 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 22773 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 22774 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 22788 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 22795 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 22798 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 22799 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 22806 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 22812 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 22816 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 22826 lvds_tx_inst.r_pulled_SB_LUT4_I3_O
.sym 22827 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 22828 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 22829 o_miso_$_TBUF__Y_E
.sym 22830 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[1]
.sym 22831 smi_ctrl_ins.tx_reg_state[3]
.sym 22832 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[0]
.sym 22833 smi_ctrl_ins.tx_reg_state[2]
.sym 22834 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 22835 smi_ctrl_ins.tx_reg_state[0]
.sym 22836 smi_ctrl_ins.tx_reg_state[1]
.sym 22849 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 22855 i_rst_b_SB_LUT4_I3_O
.sym 22859 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 22861 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 22862 o_miso_$_TBUF__Y_E
.sym 22871 tx_fifo.rd_addr_gray[2]
.sym 22873 tx_fifo.rd_addr_gray_wr[2]
.sym 22881 tx_fifo.rd_addr_gray[6]
.sym 22884 tx_fifo.rd_addr_gray[5]
.sym 22895 tx_fifo.rd_addr_gray_wr[6]
.sym 22899 tx_fifo.rd_addr_gray_wr[5]
.sym 22906 tx_fifo.rd_addr_gray_wr[2]
.sym 22912 tx_fifo.rd_addr_gray[6]
.sym 22917 tx_fifo.rd_addr_gray_wr[6]
.sym 22923 tx_fifo.rd_addr_gray[2]
.sym 22935 tx_fifo.rd_addr_gray[5]
.sym 22946 tx_fifo.rd_addr_gray_wr[5]
.sym 22950 r_counter_$glb_clk
.sym 22957 smi_ctrl_ins.w_fifo_push_trigger
.sym 22963 spi_if_ins.w_rx_data[6]
.sym 22964 w_smi_data_input[7]
.sym 22966 i_rst_b$SB_IO_IN
.sym 22971 o_miso_$_TBUF__Y_E
.sym 22976 smi_ctrl_ins.swe_and_reset
.sym 22977 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 22980 w_tx_fifo_pull
.sym 22984 i_ss$SB_IO_IN
.sym 22994 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 22995 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23003 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 23004 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 23008 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 23013 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 23018 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 23019 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 23050 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 23053 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 23056 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 23057 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 23058 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 23059 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 23064 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 23072 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23073 r_counter_$glb_clk
.sym 23074 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23075 w_tx_fifo_pull
.sym 23087 w_smi_data_input[7]
.sym 23098 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 23099 w_tx_fifo_empty
.sym 23101 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 23104 i_sck$SB_IO_IN
.sym 23116 i_rst_b$SB_IO_IN
.sym 23118 w_tx_fifo_full
.sym 23120 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 23121 tx_fifo.full_o_SB_LUT4_I1_O[2]
.sym 23124 tx_fifo.rd_addr_gray_wr[0]
.sym 23128 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 23129 tx_fifo.wr_addr[1]
.sym 23132 w_tx_fifo_pull
.sym 23133 tx_fifo.full_o_SB_LUT4_I1_O[0]
.sym 23137 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 23143 tx_fifo.full_o_SB_LUT4_I1_O[1]
.sym 23144 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 23149 tx_fifo.full_o_SB_LUT4_I1_O[1]
.sym 23150 tx_fifo.full_o_SB_LUT4_I1_O[2]
.sym 23152 tx_fifo.full_o_SB_LUT4_I1_O[0]
.sym 23156 tx_fifo.wr_addr[1]
.sym 23157 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 23158 w_tx_fifo_full
.sym 23167 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 23168 tx_fifo.wr_addr[1]
.sym 23169 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 23170 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 23176 tx_fifo.rd_addr_gray_wr[0]
.sym 23180 i_rst_b$SB_IO_IN
.sym 23182 w_tx_fifo_pull
.sym 23196 r_counter_$glb_clk
.sym 23210 tx_fifo.rd_addr_gray_wr[0]
.sym 23222 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23227 i_ss$SB_IO_IN
.sym 23228 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23229 smi_ctrl_ins.soe_and_reset
.sym 23230 i_ss$SB_IO_IN
.sym 23231 i_sck$SB_IO_IN
.sym 23233 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 23243 i_ss$SB_IO_IN
.sym 23244 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23250 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23264 i_sck$SB_IO_IN
.sym 23311 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23318 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 23319 i_sck$SB_IO_IN
.sym 23320 i_ss$SB_IO_IN
.sym 23321 spi_if_ins.spi.r3_rx_done
.sym 23323 spi_if_ins.spi.SCKr[0]
.sym 23324 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23325 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23326 spi_if_ins.spi.r2_rx_done
.sym 23327 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23346 i_rst_b_SB_LUT4_I3_O
.sym 23352 o_miso_$_TBUF__Y_E
.sym 23369 spi_if_ins.r_tx_byte[7]
.sym 23373 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 23374 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 23382 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23388 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23389 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23392 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23393 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 23431 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23432 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23434 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 23438 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 23439 spi_if_ins.r_tx_byte[7]
.sym 23440 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23441 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 23442 r_counter_$glb_clk
.sym 23444 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23445 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 23446 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23447 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23448 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 23449 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 23450 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 23465 spi_if_ins.r_tx_byte[7]
.sym 23467 io_pmod[6]$SB_IO_IN
.sym 23470 w_rx_data[1]
.sym 23478 io_pmod_SB_DFFE_Q_E
.sym 23487 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23493 i_mosi$SB_IO_IN
.sym 23497 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23501 i_sck$SB_IO_IN
.sym 23502 i_ss$SB_IO_IN
.sym 23508 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23509 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23511 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23512 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23521 i_mosi$SB_IO_IN
.sym 23524 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 23533 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23538 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 23548 i_ss$SB_IO_IN
.sym 23550 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 23561 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 23564 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23565 i_sck$SB_IO_IN
.sym 23567 i_rst_b_SB_LUT4_I3_O
.sym 23568 spi_if_ins.spi.r_rx_byte[7]
.sym 23569 spi_if_ins.spi.r_rx_byte[4]
.sym 23571 spi_if_ins.spi.r_rx_byte[3]
.sym 23573 spi_if_ins.spi.r_rx_byte[6]
.sym 23579 i_mosi$SB_IO_IN
.sym 23581 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23590 i_glob_clock$SB_IO_IN
.sym 23591 $io_pmod[3]$iobuf_i
.sym 23593 io_pmod_SB_DFFE_Q_E
.sym 23595 spi_if_ins.w_rx_data[6]
.sym 23596 w_rx_data[2]
.sym 23598 w_rx_data[1]
.sym 23599 spi_if_ins.w_rx_data[5]
.sym 23609 spi_if_ins.spi.r_rx_byte[1]
.sym 23610 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23615 spi_if_ins.spi.r_rx_byte[5]
.sym 23616 spi_if_ins.spi.r_rx_byte[0]
.sym 23619 spi_if_ins.spi.r_rx_byte[2]
.sym 23633 spi_if_ins.spi.r_rx_byte[7]
.sym 23634 spi_if_ins.spi.r_rx_byte[4]
.sym 23636 spi_if_ins.spi.r_rx_byte[3]
.sym 23638 spi_if_ins.spi.r_rx_byte[6]
.sym 23642 spi_if_ins.spi.r_rx_byte[5]
.sym 23649 spi_if_ins.spi.r_rx_byte[0]
.sym 23656 spi_if_ins.spi.r_rx_byte[4]
.sym 23659 spi_if_ins.spi.r_rx_byte[3]
.sym 23665 spi_if_ins.spi.r_rx_byte[7]
.sym 23672 spi_if_ins.spi.r_rx_byte[2]
.sym 23678 spi_if_ins.spi.r_rx_byte[6]
.sym 23683 spi_if_ins.spi.r_rx_byte[1]
.sym 23687 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 23688 r_counter_$glb_clk
.sym 23696 $io_pmod[3]$iobuf_i
.sym 23710 i_rst_b$SB_IO_IN
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23720 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 23732 spi_if_ins.w_rx_data[0]
.sym 23734 spi_if_ins.w_rx_data[3]
.sym 23736 spi_if_ins.w_rx_data[2]
.sym 23738 spi_if_ins.w_rx_data[1]
.sym 23742 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23767 spi_if_ins.w_rx_data[2]
.sym 23770 spi_if_ins.w_rx_data[1]
.sym 23777 spi_if_ins.w_rx_data[0]
.sym 23789 spi_if_ins.w_rx_data[3]
.sym 23810 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23811 r_counter_$glb_clk
.sym 23816 $io_pmod[2]$iobuf_i
.sym 23818 $io_pmod[1]$iobuf_i
.sym 23819 $io_pmod[0]$iobuf_i
.sym 23828 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 23829 w_rx_data[1]
.sym 23838 w_rx_data[0]
.sym 23842 w_rx_data[3]
.sym 23844 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23845 io_ctrl_ins.pmod_dir_state[3]
.sym 23847 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 23854 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 23855 w_rx_data[1]
.sym 23862 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23866 w_rx_data[3]
.sym 23870 o_led0_SB_LUT4_I1_O[0]
.sym 23871 i_rst_b$SB_IO_IN
.sym 23872 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 23874 o_led1_SB_LUT4_I1_I2[0]
.sym 23880 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 23883 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 23885 w_rx_data[4]
.sym 23887 o_led1_SB_LUT4_I1_I2[0]
.sym 23888 i_rst_b$SB_IO_IN
.sym 23889 o_led0_SB_LUT4_I1_O[0]
.sym 23890 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 23893 w_rx_data[1]
.sym 23911 w_rx_data[4]
.sym 23923 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 23924 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23925 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 23931 w_rx_data[3]
.sym 23933 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 23934 r_counter_$glb_clk
.sym 23938 io_ctrl_ins.pmod_dir_state[3]
.sym 23943 io_ctrl_ins.pmod_dir_state[0]
.sym 23967 o_tr_vc1$SB_IO_OUT
.sym 23968 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 23969 io_pmod_SB_DFFE_Q_E
.sym 23970 w_rx_data[1]
.sym 23977 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 23979 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 23982 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 23984 o_led0_SB_LUT4_I1_O[0]
.sym 23985 io_ctrl_ins.mixer_en_state
.sym 23986 io_ctrl_ins.rf_pin_state[1]
.sym 23988 o_led1_SB_LUT4_I1_I2[0]
.sym 23989 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 23990 io_pmod[0]$SB_IO_IN
.sym 23992 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 23993 io_ctrl_ins.rf_pin_state[2]
.sym 23997 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24001 o_led1_SB_LUT4_I1_O[0]
.sym 24007 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24010 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 24013 o_led1_SB_LUT4_I1_O[0]
.sym 24016 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 24018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24019 o_led1_SB_LUT4_I1_I2[0]
.sym 24028 io_ctrl_ins.mixer_en_state
.sym 24029 io_pmod[0]$SB_IO_IN
.sym 24030 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24031 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24035 o_led0_SB_LUT4_I1_O[0]
.sym 24037 o_led1_SB_LUT4_I1_O[0]
.sym 24040 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24041 o_led1_SB_LUT4_I1_I2[0]
.sym 24042 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24043 io_ctrl_ins.rf_pin_state[2]
.sym 24052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24054 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24055 io_ctrl_ins.rf_pin_state[1]
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24057 r_counter_$glb_clk
.sym 24059 o_led1$SB_IO_OUT
.sym 24060 o_led0$SB_IO_OUT
.sym 24078 io_pmod[0]$SB_IO_IN
.sym 24083 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 24087 o_tr_vc1_b$SB_IO_OUT
.sym 24100 io_ctrl_ins.rf_pin_state[4]
.sym 24102 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 24104 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24105 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24106 o_led1_SB_LUT4_I1_I2[0]
.sym 24108 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24109 io_ctrl_ins.rf_pin_state[0]
.sym 24111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24112 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24113 io_ctrl_ins.rf_pin_state[6]
.sym 24119 io_ctrl_ins.rf_pin_state[7]
.sym 24125 io_ctrl_ins.rf_pin_state[5]
.sym 24128 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24133 o_led1_SB_LUT4_I1_I2[0]
.sym 24134 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24135 io_ctrl_ins.rf_pin_state[0]
.sym 24136 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24139 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24140 io_ctrl_ins.rf_pin_state[5]
.sym 24141 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24142 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24151 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24152 io_ctrl_ins.rf_pin_state[6]
.sym 24153 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24157 o_led1_SB_LUT4_I1_I2[0]
.sym 24159 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 24163 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24164 o_led1_SB_LUT4_I1_I2[0]
.sym 24165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24166 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 24169 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24170 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 24171 io_ctrl_ins.rf_pin_state[4]
.sym 24172 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24175 io_ctrl_ins.rf_pin_state[7]
.sym 24177 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24178 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 24179 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24180 r_counter_$glb_clk
.sym 24184 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24197 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24201 o_led1$SB_IO_OUT
.sym 24203 o_led0$SB_IO_OUT
.sym 24228 w_rx_data[0]
.sym 24231 w_rx_data[6]
.sym 24234 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 24264 w_rx_data[0]
.sym 24288 w_rx_data[6]
.sym 24302 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 24303 r_counter_$glb_clk
.sym 24323 o_tr_vc2$SB_IO_OUT
.sym 24357 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 24362 spi_if_ins.w_rx_data[6]
.sym 24379 spi_if_ins.w_rx_data[6]
.sym 24425 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 24426 r_counter_$glb_clk
.sym 24596 o_led0$SB_IO_OUT
.sym 24620 o_led0$SB_IO_OUT
.sym 24621 i_rst_b$SB_IO_IN
.sym 24656 smi_ctrl_ins.swe_and_reset
.sym 24659 i_sck$SB_IO_IN
.sym 24856 i_smi_swe_srw$SB_IO_IN
.sym 24861 i_rst_b$SB_IO_IN
.sym 24871 i_smi_soe_se$SB_IO_IN
.sym 24893 i_smi_soe_se$SB_IO_IN
.sym 24894 i_rst_b$SB_IO_IN
.sym 24916 i_smi_swe_srw$SB_IO_IN
.sym 24918 i_rst_b$SB_IO_IN
.sym 24943 i_rst_b$SB_IO_IN
.sym 25011 smi_ctrl_ins.tx_reg_state[2]
.sym 25012 w_smi_data_input[7]
.sym 25013 smi_ctrl_ins.tx_reg_state[0]
.sym 25014 i_rst_b$SB_IO_IN
.sym 25017 smi_ctrl_ins.tx_reg_state[3]
.sym 25019 i_ss$SB_IO_IN
.sym 25020 w_smi_data_input[7]
.sym 25022 i_rst_b$SB_IO_IN
.sym 25024 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[1]
.sym 25026 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[0]
.sym 25032 smi_ctrl_ins.swe_and_reset
.sym 25038 smi_ctrl_ins.tx_reg_state[1]
.sym 25041 i_ss$SB_IO_IN
.sym 25047 smi_ctrl_ins.tx_reg_state[1]
.sym 25048 w_smi_data_input[7]
.sym 25049 smi_ctrl_ins.tx_reg_state[2]
.sym 25052 smi_ctrl_ins.tx_reg_state[1]
.sym 25054 w_smi_data_input[7]
.sym 25055 i_rst_b$SB_IO_IN
.sym 25058 smi_ctrl_ins.tx_reg_state[3]
.sym 25059 i_rst_b$SB_IO_IN
.sym 25060 w_smi_data_input[7]
.sym 25061 smi_ctrl_ins.tx_reg_state[0]
.sym 25065 w_smi_data_input[7]
.sym 25066 smi_ctrl_ins.tx_reg_state[0]
.sym 25067 i_rst_b$SB_IO_IN
.sym 25071 i_rst_b$SB_IO_IN
.sym 25072 smi_ctrl_ins.tx_reg_state[3]
.sym 25073 smi_ctrl_ins.tx_reg_state[0]
.sym 25077 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[0]
.sym 25079 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[1]
.sym 25083 smi_ctrl_ins.tx_reg_state[2]
.sym 25084 i_rst_b$SB_IO_IN
.sym 25085 w_smi_data_input[7]
.sym 25087 smi_ctrl_ins.swe_and_reset
.sym 25167 w_smi_data_input[7]
.sym 25175 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 25187 smi_ctrl_ins.swe_and_reset
.sym 25225 w_smi_data_input[7]
.sym 25242 smi_ctrl_ins.swe_and_reset
.sym 25243 smi_ctrl_ins.w_fifo_push_trigger_SB_DFFNSR_Q_R
.sym 25328 i_rst_b_SB_LUT4_I3_O
.sym 25334 w_tx_fifo_empty
.sym 25353 w_tx_fifo_empty
.sym 25396 i_rst_b_SB_LUT4_I3_O
.sym 25397 o_iq_tx_clk_p$SB_IO_OUT_$glb_clk
.sym 25398 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25401 io_pmod[7]$SB_IO_IN
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25641 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 25643 spi_if_ins.spi.r3_rx_done
.sym 25648 spi_if_ins.spi.r2_rx_done
.sym 25649 spi_if_ins.spi.r_rx_done
.sym 25653 spi_if_ins.spi.SCKr[0]
.sym 25655 i_sck$SB_IO_IN
.sym 25661 spi_if_ins.spi.r2_rx_done
.sym 25675 i_sck$SB_IO_IN
.sym 25680 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 25684 spi_if_ins.spi.r3_rx_done
.sym 25687 spi_if_ins.spi.r2_rx_done
.sym 25693 spi_if_ins.spi.r_rx_done
.sym 25699 spi_if_ins.spi.SCKr[0]
.sym 25707 r_counter_$glb_clk
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25725 $io_pmod[3]$iobuf_i
.sym 25782 i_sck$SB_IO_IN
.sym 25784 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25785 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25787 i_mosi$SB_IO_IN
.sym 25791 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25793 o_miso_$_TBUF__Y_E
.sym 25796 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25806 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 25811 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25817 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 25821 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 25828 i_mosi$SB_IO_IN
.sym 25836 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25840 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25846 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25854 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 25861 o_miso_$_TBUF__Y_E
.sym 25862 i_sck$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25880 smi_ctrl_ins.soe_and_reset
.sym 25938 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 25941 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 25943 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 25948 i_rst_b$SB_IO_IN
.sym 25950 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25953 i_sck$SB_IO_IN
.sym 25955 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 25970 i_rst_b$SB_IO_IN
.sym 25979 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 25982 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 25995 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 26006 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 26016 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 26017 i_sck$SB_IO_IN
.sym 26103 io_pmod_SB_DFFE_Q_E
.sym 26104 w_rx_data[3]
.sym 26164 w_rx_data[3]
.sym 26171 io_pmod_SB_DFFE_Q_E
.sym 26172 r_counter_$glb_clk
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26176 io_pmod[1]$SB_IO_IN
.sym 26258 io_pmod_SB_DFFE_Q_E
.sym 26263 w_rx_data[2]
.sym 26264 w_rx_data[1]
.sym 26265 w_rx_data[0]
.sym 26299 w_rx_data[2]
.sym 26312 w_rx_data[1]
.sym 26316 w_rx_data[0]
.sym 26326 io_pmod_SB_DFFE_Q_E
.sym 26327 r_counter_$glb_clk
.sym 26329 io_pmod[0]$SB_IO_IN
.sym 26337 io_pmod[2]$SB_IO_IN
.sym 26407 w_rx_data[0]
.sym 26411 w_rx_data[3]
.sym 26413 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26447 w_rx_data[3]
.sym 26479 w_rx_data[0]
.sym 26481 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26482 r_counter_$glb_clk
.sym 26557 w_rx_data[0]
.sym 26563 w_rx_data[1]
.sym 26568 o_led1_SB_DFFER_Q_E
.sym 26592 w_rx_data[1]
.sym 26597 w_rx_data[0]
.sym 26636 o_led1_SB_DFFER_Q_E
.sym 26637 r_counter_$glb_clk
.sym 26638 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 26648 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26652 o_led1_SB_DFFER_Q_E
.sym 26731 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26760 o_rx_h_tx_l_b$SB_IO_OUT
.sym 26810 o_tr_vc1$SB_IO_OUT
.sym 26960 o_tr_vc1_b$SB_IO_OUT
.sym 27275 i_rst_b$SB_IO_IN
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27301 o_smi_read_req$SB_IO_OUT
.sym 27365 io_pmod[3]$SB_IO_IN
.sym 27395 i_rst_b$SB_IO_IN
.sym 27397 i_glob_clock$SB_IO_IN
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27415 $io_pmod[3]$iobuf_i
.sym 27429 smi_ctrl_ins.soe_and_reset
.sym 27453 smi_ctrl_ins.soe_and_reset
.sym 27459 i_rst_b_SB_LUT4_I3_O
.sym 27477 i_rst_b_SB_LUT4_I3_O
.sym 27514 i_rst_b$SB_IO_IN
.sym 27516 i_glob_clock$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27522 $io_pmod[1]$iobuf_i
.sym 27533 $io_pmod[1]$iobuf_i
.sym 27539 $io_pmod[2]$iobuf_i
.sym 27549 $io_pmod[0]$iobuf_i
.sym 27564 $io_pmod[0]$iobuf_i
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27591 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27643 o_tr_vc1_b$SB_IO_OUT
.sym 27716 w_rx_09_fifo_data[23]
.sym 27717 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27719 w_rx_09_fifo_data[22]
.sym 27720 w_rx_24_fifo_data[22]
.sym 27721 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27728 w_rx_09_fifo_data[27]
.sym 27729 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27732 w_rx_09_fifo_data[19]
.sym 27733 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27740 w_rx_09_fifo_data[21]
.sym 27741 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27744 w_rx_09_fifo_data[25]
.sym 27745 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27748 w_rx_09_fifo_data[29]
.sym 27749 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27751 w_rx_09_fifo_data[26]
.sym 27752 w_rx_24_fifo_data[26]
.sym 27753 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27755 w_rx_09_fifo_data[24]
.sym 27756 w_rx_24_fifo_data[24]
.sym 27757 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27760 w_rx_09_fifo_data[24]
.sym 27761 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27764 w_rx_09_fifo_data[26]
.sym 27765 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27768 w_rx_09_fifo_data[22]
.sym 27769 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27772 w_rx_09_fifo_data[28]
.sym 27773 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27776 w_rx_09_fifo_data[20]
.sym 27777 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27780 w_rx_09_fifo_data[17]
.sym 27781 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27783 w_rx_24_fifo_data[16]
.sym 27784 w_rx_09_fifo_data[16]
.sym 27785 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27787 w_rx_09_fifo_data[18]
.sym 27788 w_rx_24_fifo_data[18]
.sym 27789 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27792 w_rx_09_fifo_data[15]
.sym 27793 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27796 w_rx_09_fifo_data[14]
.sym 27797 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27800 w_rx_09_fifo_data[16]
.sym 27801 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27803 w_rx_09_fifo_data[20]
.sym 27804 w_rx_24_fifo_data[20]
.sym 27805 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27808 w_rx_09_fifo_data[18]
.sym 27809 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27816 w_rx_24_fifo_data[14]
.sym 27817 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27820 w_rx_24_fifo_data[24]
.sym 27821 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27824 w_rx_24_fifo_data[16]
.sym 27825 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27828 w_rx_24_fifo_data[22]
.sym 27829 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27832 w_rx_24_fifo_data[18]
.sym 27833 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27837 o_iq_tx_clk_p$SB_IO_OUT
.sym 27840 w_rx_24_fifo_data[20]
.sym 27841 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27844 w_rx_09_fifo_data[9]
.sym 27845 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27852 w_rx_09_fifo_data[11]
.sym 27853 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27856 w_rx_09_fifo_data[12]
.sym 27857 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27864 w_rx_09_fifo_data[10]
.sym 27865 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27868 w_rx_09_fifo_data[13]
.sym 27869 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27871 w_rx_09_fifo_data[14]
.sym 27872 w_rx_24_fifo_data[14]
.sym 27873 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27875 w_rx_09_fifo_data[6]
.sym 27876 w_rx_24_fifo_data[6]
.sym 27877 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27880 w_rx_24_fifo_data[4]
.sym 27881 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27884 w_rx_24_fifo_data[8]
.sym 27885 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27888 w_rx_24_fifo_data[12]
.sym 27889 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27892 w_rx_24_fifo_data[5]
.sym 27893 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27896 w_rx_24_fifo_data[10]
.sym 27897 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27900 w_rx_24_fifo_data[7]
.sym 27901 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27904 w_rx_24_fifo_data[6]
.sym 27905 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 27907 w_rx_24_fifo_data[8]
.sym 27908 w_rx_09_fifo_data[8]
.sym 27909 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27912 w_rx_09_fifo_data[6]
.sym 27913 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27915 w_rx_09_fifo_data[10]
.sym 27916 w_rx_24_fifo_data[10]
.sym 27917 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 27924 w_rx_09_fifo_data[2]
.sym 27925 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27928 w_rx_09_fifo_data[8]
.sym 27929 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27932 w_rx_09_fifo_data[4]
.sym 27933 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27938 rx_fifo.rd_addr[9]
.sym 27950 rx_fifo.rd_addr_gray_wr[0]
.sym 27962 rx_fifo.rd_addr_gray_wr[9]
.sym 27980 w_rx_09_fifo_data[1]
.sym 27981 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 27996 i_rst_b$SB_IO_IN
.sym 27997 w_lvds_rx_09_d0_SB_LUT4_I0_O[1]
.sym 28003 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28004 w_lvds_rx_09_d0_SB_LUT4_I0_O[1]
.sym 28005 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 28008 w_lvds_rx_09_d0
.sym 28009 w_lvds_rx_09_d1
.sym 28012 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28013 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_D[1]
.sym 28014 w_lvds_rx_09_d0
.sym 28015 w_lvds_rx_09_d1
.sym 28016 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28017 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28022 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_DFFER_Q_D[1]
.sym 28026 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28027 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28028 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28029 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 28031 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28032 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28033 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28035 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 28038 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28039 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 28040 $PACKER_VCC_NET
.sym 28041 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 28042 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28043 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28044 $PACKER_VCC_NET
.sym 28045 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 28047 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28048 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28049 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28053 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28054 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28055 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 28056 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 28057 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28064 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28065 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_2_D_SB_LUT4_O_I3[1]
.sym 28067 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[3]
.sym 28070 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28071 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_1_D_SB_LUT4_O_I1[3]
.sym 28074 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28075 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 28076 $PACKER_VCC_NET
.sym 28077 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_E_D_SB_LUT4_O_I3
.sym 28081 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 28082 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 28083 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28084 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28085 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 28086 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 28087 rx_fifo.full_o_SB_LUT4_I1_I3[0]
.sym 28088 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 28089 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28090 w_lvds_rx_24_d1
.sym 28091 w_lvds_rx_24_d0
.sym 28092 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28093 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28097 rx_fifo.full_o_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 28104 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28105 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_D[1]
.sym 28108 w_lvds_rx_24_d1
.sym 28109 w_lvds_rx_24_d0
.sym 28119 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28120 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28121 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.sym 28122 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_D[1]
.sym 28126 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28127 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28128 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[2]
.sym 28129 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 28210 w_rx_fifo_pulled_data[25]
.sym 28218 w_rx_fifo_pulled_data[26]
.sym 28226 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 28227 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 28228 smi_ctrl_ins.int_cnt_rx[4]
.sym 28229 smi_ctrl_ins.int_cnt_rx[3]
.sym 28230 w_rx_fifo_pulled_data[18]
.sym 28238 w_rx_fifo_pulled_data[27]
.sym 28242 w_rx_fifo_pulled_data[24]
.sym 28246 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 28247 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 28248 smi_ctrl_ins.int_cnt_rx[4]
.sym 28249 smi_ctrl_ins.int_cnt_rx[3]
.sym 28254 w_rx_fifo_pulled_data[17]
.sym 28260 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 28261 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 28264 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 28265 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 28268 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[0]
.sym 28269 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I2[1]
.sym 28271 w_rx_24_fifo_data[19]
.sym 28272 w_rx_09_fifo_data[19]
.sym 28273 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28276 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[0]
.sym 28277 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I2[1]
.sym 28280 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 28281 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 28282 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 28283 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 28284 smi_ctrl_ins.int_cnt_rx[4]
.sym 28285 smi_ctrl_ins.int_cnt_rx[3]
.sym 28286 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 28287 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 28288 smi_ctrl_ins.int_cnt_rx[4]
.sym 28289 smi_ctrl_ins.int_cnt_rx[3]
.sym 28290 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 28291 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 28292 smi_ctrl_ins.int_cnt_rx[4]
.sym 28293 smi_ctrl_ins.int_cnt_rx[3]
.sym 28294 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 28295 smi_ctrl_ins.int_cnt_rx[4]
.sym 28296 smi_ctrl_ins.int_cnt_rx[3]
.sym 28297 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 28298 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 28299 smi_ctrl_ins.int_cnt_rx[4]
.sym 28300 smi_ctrl_ins.int_cnt_rx[3]
.sym 28301 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 28302 w_rx_fifo_pulled_data[19]
.sym 28306 w_rx_fifo_pulled_data[16]
.sym 28310 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 28311 smi_ctrl_ins.int_cnt_rx[4]
.sym 28312 smi_ctrl_ins.int_cnt_rx[3]
.sym 28313 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 28314 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 28315 smi_ctrl_ins.int_cnt_rx[4]
.sym 28316 smi_ctrl_ins.int_cnt_rx[3]
.sym 28317 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 28319 w_rx_09_fifo_data[17]
.sym 28320 w_rx_24_fifo_data[17]
.sym 28321 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28322 w_rx_fifo_pulled_data[13]
.sym 28326 w_rx_fifo_pulled_data[8]
.sym 28330 w_rx_fifo_pulled_data[10]
.sym 28334 w_rx_fifo_pulled_data[15]
.sym 28338 w_rx_fifo_pulled_data[3]
.sym 28342 w_rx_fifo_pulled_data[6]
.sym 28356 w_rx_24_fifo_data[15]
.sym 28357 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28360 w_rx_24_fifo_data[9]
.sym 28361 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28363 w_rx_09_fifo_data[11]
.sym 28364 w_rx_24_fifo_data[11]
.sym 28365 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28368 i_rst_b$SB_IO_IN
.sym 28369 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28372 w_rx_24_fifo_data[13]
.sym 28373 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28376 w_rx_24_fifo_data[17]
.sym 28377 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28380 w_rx_24_fifo_data[11]
.sym 28381 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28383 w_rx_09_fifo_data[9]
.sym 28384 w_rx_24_fifo_data[9]
.sym 28385 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28387 w_rx_09_fifo_data[5]
.sym 28388 w_rx_24_fifo_data[5]
.sym 28389 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28392 w_rx_09_fifo_data[5]
.sym 28393 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28395 w_rx_24_fifo_data[12]
.sym 28396 w_rx_09_fifo_data[12]
.sym 28397 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28399 w_rx_24_fifo_data[15]
.sym 28400 w_rx_09_fifo_data[15]
.sym 28401 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28404 w_rx_09_fifo_data[3]
.sym 28405 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28408 w_rx_09_fifo_data[7]
.sym 28409 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28411 w_rx_24_fifo_data[13]
.sym 28412 w_rx_09_fifo_data[13]
.sym 28413 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28415 w_rx_09_fifo_data[7]
.sym 28416 w_rx_24_fifo_data[7]
.sym 28417 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28419 w_rx_24_fifo_data[4]
.sym 28420 w_rx_09_fifo_data[4]
.sym 28421 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28423 rx_fifo.full_o_SB_LUT4_I0_O[0]
.sym 28424 rx_fifo.full_o_SB_LUT4_I0_O[1]
.sym 28425 rx_fifo.full_o_SB_LUT4_I0_O[2]
.sym 28426 w_rx_fifo_full
.sym 28427 rx_fifo.rd_addr_gray_wr_r[9]
.sym 28428 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 28429 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 28438 rx_fifo.rd_addr_gray_wr_r[9]
.sym 28439 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28440 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 28441 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 28446 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 28447 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 28448 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 28449 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 28450 rx_fifo.rd_addr_gray_wr_r[9]
.sym 28451 rx_fifo.wr_addr[1]
.sym 28452 rx_fifo.rd_addr_gray_wr_r[0]
.sym 28453 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 28454 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 28455 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 28456 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 28457 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 28464 w_rx_24_fifo_data[2]
.sym 28465 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28466 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 28467 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 28468 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 28469 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 28470 rx_fifo.rd_addr_gray_wr_r[9]
.sym 28471 rx_fifo.rd_addr_gray_wr_r[0]
.sym 28472 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 28473 rx_fifo.wr_addr_SB_DFFESR_Q_7_D[3]
.sym 28476 w_rx_24_fifo_data[3]
.sym 28477 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28479 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[0]
.sym 28480 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28481 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[2]
.sym 28482 w_rx_fifo_pulled_data[0]
.sym 28486 w_rx_fifo_pulled_data[11]
.sym 28490 w_rx_fifo_pulled_data[14]
.sym 28499 w_rx_09_fifo_data[3]
.sym 28500 w_rx_24_fifo_data[3]
.sym 28501 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28502 w_rx_fifo_pulled_data[1]
.sym 28506 w_rx_fifo_pulled_data[9]
.sym 28510 w_rx_fifo_pulled_data[2]
.sym 28516 w_rx_24_fifo_data[0]
.sym 28517 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28523 w_rx_09_fifo_data[0]
.sym 28524 w_rx_24_fifo_data[0]
.sym 28525 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28530 w_lvds_rx_09_d0
.sym 28531 w_lvds_rx_09_d1
.sym 28532 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28533 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28535 w_rx_24_fifo_data[2]
.sym 28536 w_rx_09_fifo_data[2]
.sym 28537 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28539 w_rx_24_fifo_data[1]
.sym 28540 w_rx_09_fifo_data[1]
.sym 28541 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28544 w_rx_24_fifo_data[1]
.sym 28545 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28549 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 28552 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28553 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28562 w_lvds_rx_09_d0
.sym 28567 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28568 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 28569 w_lvds_rx_09_d0_SB_LUT4_I0_O[2]
.sym 28571 w_lvds_rx_09_d1
.sym 28572 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 28573 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 28590 w_lvds_rx_24_d1
.sym 28591 w_lvds_rx_24_d0
.sym 28592 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28593 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28598 w_lvds_rx_24_d1
.sym 28599 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_Q[1]
.sym 28600 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28601 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 28609 w_lvds_rx_24_d0
.sym 28612 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28613 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28615 w_rx_fifo_full
.sym 28616 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_Q[0]
.sym 28617 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 28636 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[0]
.sym 28637 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E[1]
.sym 28668 w_rx_fifo_full
.sym 28669 lvds_rx_09_inst.i_sync_input_SB_DFFER_D_Q[2]
.sym 28739 w_rx_09_fifo_data[21]
.sym 28740 w_rx_24_fifo_data[21]
.sym 28741 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28744 w_rx_24_fifo_data[21]
.sym 28745 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28747 w_rx_09_fifo_data[23]
.sym 28748 w_rx_24_fifo_data[23]
.sym 28749 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28751 w_rx_24_fifo_data[25]
.sym 28752 w_rx_09_fifo_data[25]
.sym 28753 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28756 w_rx_24_fifo_data[25]
.sym 28757 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28759 w_rx_09_fifo_data[27]
.sym 28760 w_rx_24_fifo_data[27]
.sym 28761 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28764 w_rx_24_fifo_data[23]
.sym 28765 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28768 w_rx_24_fifo_data[27]
.sym 28769 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28771 w_rx_09_fifo_data[31]
.sym 28772 w_rx_24_fifo_data[31]
.sym 28773 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28776 w_rx_24_fifo_data[26]
.sym 28777 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28780 w_rx_24_fifo_data[28]
.sym 28781 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28783 w_rx_24_fifo_data[28]
.sym 28784 w_rx_09_fifo_data[28]
.sym 28785 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28788 w_rx_24_fifo_data[19]
.sym 28789 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28791 w_rx_09_fifo_data[29]
.sym 28792 w_rx_24_fifo_data[29]
.sym 28793 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28796 w_rx_24_fifo_data[29]
.sym 28797 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 28799 w_rx_09_fifo_data[30]
.sym 28800 w_rx_24_fifo_data[30]
.sym 28801 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 28806 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 28807 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 28808 smi_ctrl_ins.int_cnt_rx[4]
.sym 28809 smi_ctrl_ins.int_cnt_rx[3]
.sym 28814 w_rx_fifo_pulled_data[5]
.sym 28818 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 28819 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 28820 smi_ctrl_ins.int_cnt_rx[4]
.sym 28821 smi_ctrl_ins.int_cnt_rx[3]
.sym 28822 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 28823 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 28824 smi_ctrl_ins.int_cnt_rx[4]
.sym 28825 smi_ctrl_ins.int_cnt_rx[3]
.sym 28826 w_rx_fifo_pulled_data[7]
.sym 28830 w_rx_fifo_pulled_data[4]
.sym 28835 rx_fifo.wr_addr[0]
.sym 28840 rx_fifo.wr_addr[1]
.sym 28841 rx_fifo.wr_addr[0]
.sym 28844 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 28845 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 28848 rx_fifo.wr_addr[3]
.sym 28849 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 28852 rx_fifo.wr_addr[4]
.sym 28853 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 28856 rx_fifo.wr_addr[5]
.sym 28857 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 28860 rx_fifo.wr_addr[6]
.sym 28861 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 28864 rx_fifo.wr_addr[7]
.sym 28865 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 28868 rx_fifo.wr_addr[8]
.sym 28869 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 28872 rx_fifo.wr_addr[9]
.sym 28873 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 28875 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 28876 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 28877 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 28878 rx_fifo.wr_addr_gray[0]
.sym 28883 rx_fifo.rd_addr_gray_wr_r[6]
.sym 28884 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 28885 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 28886 rx_fifo.wr_addr_gray_rd[5]
.sym 28892 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 28893 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 28894 rx_fifo.wr_addr_gray[5]
.sym 28898 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 28902 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28903 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 28904 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 28905 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]
.sym 28906 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 28910 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 28911 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 28912 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 28913 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 28914 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28918 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 28925 rx_fifo.wr_addr[1]
.sym 28928 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 28929 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28932 i_rst_b$SB_IO_IN
.sym 28933 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 28935 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 28936 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 28937 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 28938 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28939 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 28940 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 28941 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 28944 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 28945 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 28946 w_rx_fifo_pulled_data[12]
.sym 28950 rx_fifo.rd_addr_gray_wr_r[6]
.sym 28951 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 28952 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 28953 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28954 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 28955 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 28956 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 28957 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 28960 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[0]
.sym 28961 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 28964 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 28965 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 28969 rx_fifo.rd_addr[8]
.sym 28970 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 28974 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 28980 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 28981 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 28983 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 28984 rx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 28985 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 28986 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 28990 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 28994 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28995 rx_fifo.wr_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28996 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 28997 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 28998 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28999 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[1]
.sym 29000 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[2]
.sym 29001 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[3]
.sym 29002 rx_fifo.rd_addr_gray_wr[8]
.sym 29006 rx_fifo.rd_addr_gray[7]
.sym 29010 rx_fifo.rd_addr_gray[6]
.sym 29014 rx_fifo.rd_addr_gray[0]
.sym 29018 rx_fifo.rd_addr_gray_wr[6]
.sym 29022 rx_fifo.rd_addr_gray_wr[7]
.sym 29026 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 29030 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29036 rx_fifo.wr_addr_SB_DFFESR_Q_D[0]
.sym 29037 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29040 rx_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29041 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 29042 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 29048 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 29049 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 29050 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29054 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I3_O[1]
.sym 29060 w_rx_09_fifo_data[0]
.sym 29061 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 29222 w_rx_fifo_pulled_data[20]
.sym 29230 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 29231 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 29232 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 29233 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 29234 w_rx_fifo_pulled_data[22]
.sym 29238 w_rx_fifo_pulled_data[23]
.sym 29246 w_rx_fifo_pulled_data[21]
.sym 29250 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 29251 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 29252 smi_ctrl_ins.int_cnt_rx[4]
.sym 29253 smi_ctrl_ins.int_cnt_rx[3]
.sym 29254 w_rx_fifo_pulled_data[28]
.sym 29258 w_rx_fifo_pulled_data[30]
.sym 29266 w_rx_fifo_pulled_data[29]
.sym 29270 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 29271 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 29272 smi_ctrl_ins.int_cnt_rx[4]
.sym 29273 smi_ctrl_ins.int_cnt_rx[3]
.sym 29274 w_rx_fifo_pulled_data[31]
.sym 29278 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 29279 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 29280 smi_ctrl_ins.int_cnt_rx[4]
.sym 29281 smi_ctrl_ins.int_cnt_rx[3]
.sym 29282 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 29288 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 29289 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 29290 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 29296 i_rst_b$SB_IO_IN
.sym 29297 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 29298 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 29302 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 29306 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 29307 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 29308 smi_ctrl_ins.int_cnt_rx[4]
.sym 29309 smi_ctrl_ins.int_cnt_rx[3]
.sym 29316 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[0]
.sym 29317 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I2[1]
.sym 29320 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 29321 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 29322 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 29323 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 29324 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 29325 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 29328 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[0]
.sym 29329 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I2[1]
.sym 29330 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 29331 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[1]
.sym 29332 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[2]
.sym 29333 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 29334 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 29335 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 29336 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 29337 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29338 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 29339 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 29340 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 29341 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 29344 smi_ctrl_ins.int_cnt_rx[4]
.sym 29345 smi_ctrl_ins.int_cnt_rx[3]
.sym 29346 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29352 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 29353 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 29354 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 29358 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 29359 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 29360 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 29361 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 29365 rx_fifo.rd_addr[0]
.sym 29366 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 29370 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[2]
.sym 29374 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 29381 rx_fifo.wr_addr[0]
.sym 29383 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29384 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 29385 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 29388 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 29389 rx_fifo.wr_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 29390 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 29394 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 29395 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 29396 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 29397 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 29400 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 29401 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 29403 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 29404 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 29405 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]
.sym 29406 rx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 29411 rx_fifo.wr_addr[1]
.sym 29416 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[0]
.sym 29417 rx_fifo.wr_addr[1]
.sym 29420 rx_fifo.wr_addr[3]
.sym 29421 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29424 rx_fifo.wr_addr[4]
.sym 29425 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29428 rx_fifo.wr_addr[5]
.sym 29429 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29432 rx_fifo.wr_addr[6]
.sym 29433 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 29436 rx_fifo.wr_addr[7]
.sym 29437 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 29440 rx_fifo.wr_addr[8]
.sym 29441 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29444 rx_fifo.wr_addr[9]
.sym 29445 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 29446 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29447 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 29448 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 29449 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 29452 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 29453 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 29454 w_rx_data[5]
.sym 29458 rx_fifo.rd_addr_gray_wr_r[6]
.sym 29459 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 29460 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 29461 rx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 29462 w_rx_data[0]
.sym 29467 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 29468 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 29469 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 29471 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 29472 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29473 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 29474 rx_fifo.wr_addr_gray_rd[4]
.sym 29478 rx_fifo.wr_addr_gray[4]
.sym 29490 rx_fifo.wr_addr_gray[2]
.sym 29496 rx_fifo.rd_addr[8]
.sym 29497 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 29498 rx_fifo.rd_addr[7]
.sym 29499 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 29500 rx_fifo.rd_addr[6]
.sym 29501 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 29502 rx_fifo.wr_addr_gray_rd[2]
.sym 29509 rx_fifo.rd_addr[1]
.sym 29510 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D[1]
.sym 29516 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 29517 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29518 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[3]
.sym 29522 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 29534 rx_fifo.rd_addr_SB_DFFESR_Q_D[1]
.sym 29538 rx_fifo.wr_addr_gray[6]
.sym 29542 rx_fifo.wr_addr_gray_rd[6]
.sym 29546 rx_fifo.wr_addr_gray_rd[3]
.sym 29550 rx_fifo.wr_addr[9]
.sym 29554 rx_fifo.wr_addr_gray[1]
.sym 29558 rx_fifo.wr_addr_gray[3]
.sym 29562 rx_fifo.wr_addr_gray_rd[1]
.sym 29566 rx_fifo.wr_addr_gray_rd[9]
.sym 29570 rx_fifo.wr_addr_gray_rd[7]
.sym 29574 rx_fifo.wr_addr_gray_rd[8]
.sym 29590 rx_fifo.wr_addr_gray[8]
.sym 29594 rx_fifo.wr_addr_gray[7]
.sym 29602 rx_fifo.rd_addr_gray[4]
.sym 29606 rx_fifo.rd_addr_gray_wr[1]
.sym 29630 rx_fifo.rd_addr_gray[1]
.sym 29725 w_lvds_rx_09_d0_SB_LUT4_I0_O[0]
.sym 29734 tx_fifo.wr_addr_gray[6]
.sym 29738 tx_fifo.wr_addr_gray[2]
.sym 29746 tx_fifo.wr_addr_gray_rd[5]
.sym 29757 lvds_rx_24_inst.i_sync_input_SB_DFFER_D_E_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1]
.sym 29758 tx_fifo.wr_addr_gray[5]
.sym 29762 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 29763 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 29764 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 29765 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 29766 tx_fifo.wr_addr_gray[4]
.sym 29770 tx_fifo.wr_addr_gray[3]
.sym 29775 i_rst_b$SB_IO_IN
.sym 29776 smi_ctrl_ins.int_cnt_rx[4]
.sym 29777 smi_ctrl_ins.int_cnt_rx[3]
.sym 29778 tx_fifo.wr_addr_gray_rd[6]
.sym 29784 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 29785 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 29790 tx_fifo.wr_addr_gray_rd[4]
.sym 29802 tx_fifo.wr_addr[9]
.sym 29806 tx_fifo.wr_addr_gray_rd[3]
.sym 29814 tx_fifo.wr_addr_gray_rd[2]
.sym 29818 tx_fifo.wr_addr_gray_rd[1]
.sym 29822 tx_fifo.wr_addr_gray_rd[9]
.sym 29826 smi_ctrl_ins.r_fifo_pull
.sym 29830 smi_ctrl_ins.w_fifo_pull_trigger
.sym 29836 rx_fifo.rd_addr[1]
.sym 29837 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 29838 smi_ctrl_ins.w_fifo_push_trigger
.sym 29843 w_rx_fifo_empty
.sym 29844 smi_ctrl_ins.r_fifo_pull_1
.sym 29845 smi_ctrl_ins.r_fifo_pull
.sym 29847 rx_fifo.rd_addr[3]
.sym 29848 rx_fifo.rd_addr[2]
.sym 29849 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 29852 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 29853 rx_fifo.rd_addr_SB_DFFESR_Q_6_D[0]
.sym 29854 smi_ctrl_ins.r_fifo_push
.sym 29859 w_tx_fifo_full
.sym 29860 smi_ctrl_ins.r_fifo_push_1
.sym 29861 smi_ctrl_ins.r_fifo_push
.sym 29863 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 29864 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 29865 rx_fifo.rd_addr_SB_DFFESR_Q_D[0]
.sym 29866 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 29867 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 29868 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29869 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 29870 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29871 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29872 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29873 rx_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29875 rx_fifo.rd_addr[2]
.sym 29876 rx_fifo.rd_addr[1]
.sym 29877 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 29878 rx_fifo.rd_addr[2]
.sym 29879 rx_fifo.rd_addr[1]
.sym 29880 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 29881 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 29884 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[0]
.sym 29885 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 29886 w_rx_fifo_empty
.sym 29887 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[1]
.sym 29888 rx_fifo.rd_addr_SB_DFFESR_Q_7_D[0]
.sym 29889 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_I3[3]
.sym 29891 rx_fifo.rd_addr[0]
.sym 29896 rx_fifo.rd_addr[1]
.sym 29897 rx_fifo.rd_addr[0]
.sym 29900 rx_fifo.rd_addr[2]
.sym 29901 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 29904 rx_fifo.rd_addr[3]
.sym 29905 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 29908 rx_fifo.rd_addr[4]
.sym 29909 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 29912 rx_fifo.rd_addr[5]
.sym 29913 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 29916 rx_fifo.rd_addr[6]
.sym 29917 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 29920 rx_fifo.rd_addr[7]
.sym 29921 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29924 rx_fifo.rd_addr[8]
.sym 29925 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 29928 rx_fifo.rd_addr[9]
.sym 29929 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 29930 rx_fifo.rd_addr[5]
.sym 29931 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 29932 rx_fifo.rd_addr[4]
.sym 29933 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 29934 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[0]
.sym 29935 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[1]
.sym 29936 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[2]
.sym 29937 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O[3]
.sym 29938 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 29942 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29946 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 29950 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 29956 rx_fifo.rd_addr[6]
.sym 29957 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29958 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29959 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 29960 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 29961 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 29962 rx_fifo.rd_addr[4]
.sym 29963 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 29964 rx_fifo.rd_addr[2]
.sym 29965 rx_fifo.rd_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 29967 rx_fifo.rd_addr[5]
.sym 29968 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[1]
.sym 29969 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3[2]
.sym 29972 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 29973 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29974 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 29975 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 29976 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 29977 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]
.sym 29978 rx_fifo.rd_addr_gray[5]
.sym 29982 rx_fifo.rd_addr_gray_SB_DFFESR_Q_D_SB_LUT4_I3_I1[0]
.sym 29983 rx_fifo.rd_addr[9]
.sym 29984 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29985 rx_fifo.rd_addr[8]
.sym 29986 rx_fifo.rd_addr_gray_wr[3]
.sym 29990 rx_fifo.rd_addr_gray_wr[5]
.sym 29996 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 29997 rx_fifo.full_o_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 29998 rx_fifo.rd_addr_gray_wr[4]
.sym 30002 rx_fifo.rd_addr_gray[3]
.sym 30006 rx_fifo.rd_addr_gray[8]
.sym 30010 rx_fifo.rd_addr_gray_wr[2]
.sym 30014 rx_fifo.rd_addr_gray[2]
.sym 30033 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 30042 rx_fifo.rd_addr[4]
.sym 30043 rx_fifo.rd_addr[3]
.sym 30044 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[1]
.sym 30045 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[3]
.sym 30047 io_pmod[6]$SB_IO_IN
.sym 30048 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 30049 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 30052 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.sym 30053 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30059 io_pmod[7]$SB_IO_IN
.sym 30060 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 30061 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[2]
.sym 30062 rx_fifo.rd_addr[8]
.sym 30063 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 30064 rx_fifo.rd_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 30065 rx_fifo.rd_addr[6]
.sym 30082 w_rx_data[4]
.sym 30094 w_rx_data[6]
.sym 30098 w_rx_data[7]
.sym 30102 w_rx_data[3]
.sym 30106 w_rx_data[1]
.sym 30110 w_rx_data[2]
.sym 30116 lvds_rx_24_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 30117 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30120 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_2_I2[0]
.sym 30121 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30124 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 30125 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30132 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 30133 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30136 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_3_I2[0]
.sym 30137 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30140 lvds_rx_09_inst.i_sync_input_SB_LUT4_O_I2[1]
.sym 30141 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30144 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_1_I2[0]
.sym 30145 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30147 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30148 i_button_SB_LUT4_I0_O[1]
.sym 30149 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[2]
.sym 30151 o_rx_h_tx_l$SB_IO_OUT
.sym 30152 i_button_SB_LUT4_I0_O[1]
.sym 30153 i_button_SB_LUT4_I0_O[2]
.sym 30165 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30175 o_tr_vc1$SB_IO_OUT
.sym 30176 i_button_SB_LUT4_I0_O[1]
.sym 30177 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_I3[2]
.sym 30178 i_button$SB_IO_IN
.sym 30179 io_ctrl_ins.pmod_dir_state[7]
.sym 30180 o_led1_SB_LUT4_I1_I3[3]
.sym 30181 o_led1_SB_LUT4_I1_I2[2]
.sym 30182 i_config[2]$SB_IO_IN
.sym 30183 io_ctrl_ins.pmod_dir_state[5]
.sym 30184 o_led1_SB_LUT4_I1_I3[3]
.sym 30185 o_led1_SB_LUT4_I1_I2[2]
.sym 30190 w_rx_data[6]
.sym 30198 w_rx_data[7]
.sym 30202 i_config[3]$SB_IO_IN
.sym 30203 io_ctrl_ins.pmod_dir_state[6]
.sym 30204 o_led1_SB_LUT4_I1_I3[3]
.sym 30205 o_led1_SB_LUT4_I1_I2[2]
.sym 30206 w_rx_data[5]
.sym 30245 tx_fifo.wr_addr[0]
.sym 30246 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 30250 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30256 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 30257 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30258 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 30268 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30269 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 30270 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 30276 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 30277 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 30279 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 30280 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30281 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 30282 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 30288 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 30289 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 30292 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 30293 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 30295 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 30296 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 30297 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30300 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 30301 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 30304 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30305 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 30312 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 30313 tx_fifo.rd_addr[2]
.sym 30314 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 30315 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 30316 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 30317 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 30320 smi_ctrl_ins.int_cnt_rx[4]
.sym 30321 smi_ctrl_ins.int_cnt_rx[3]
.sym 30325 smi_ctrl_ins.int_cnt_rx[3]
.sym 30330 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30331 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 30332 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30333 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 30335 tx_fifo.rd_addr[2]
.sym 30336 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 30337 tx_fifo.rd_addr[1]
.sym 30340 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30341 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 30342 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30343 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30344 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30345 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 30348 i_rst_b$SB_IO_IN
.sym 30349 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 30350 tx_fifo.rd_addr_gray_wr[1]
.sym 30355 tx_fifo.rd_addr[2]
.sym 30356 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 30357 tx_fifo.rd_addr[1]
.sym 30358 rx_fifo.wr_addr_gray_rd[0]
.sym 30362 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 30363 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 30364 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 30365 tx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 30366 tx_fifo.rd_addr_gray[1]
.sym 30371 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 30372 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30373 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 30376 tx_fifo.rd_addr[8]
.sym 30377 tx_fifo.rd_addr_SB_DFFNESR_Q_D[0]
.sym 30382 tx_fifo.rd_addr[9]
.sym 30383 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 30384 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 30385 tx_fifo.rd_addr[8]
.sym 30386 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 30393 tx_fifo.wr_addr[1]
.sym 30396 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 30397 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 30400 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 30401 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 30402 tx_fifo.wr_addr_gray[8]
.sym 30406 tx_fifo.wr_addr_gray_rd[8]
.sym 30414 tx_fifo.wr_addr_gray_rd[0]
.sym 30418 tx_fifo.wr_addr_gray_rd[7]
.sym 30426 tx_fifo.wr_addr_gray[7]
.sym 30430 tx_fifo.wr_addr_gray[0]
.sym 30434 rx_fifo.full_o_SB_LUT4_I2_O_SB_DFFER_D_Q[1]
.sym 30444 rx_fifo.rd_addr_SB_DFFESR_Q_5_D[1]
.sym 30445 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30446 w_tx_fifo_full
.sym 30454 w_rx_fifo_empty
.sym 30460 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30461 rx_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 30468 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[0]
.sym 30469 rx_fifo.rd_addr_SB_DFFESR_Q_5_D_SB_LUT4_I2_O[3]
.sym 30472 i_rst_b$SB_IO_IN
.sym 30473 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30490 w_rx_data[0]
.sym 30495 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30496 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 30497 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30500 spi_if_ins.state_if[1]
.sym 30501 spi_if_ins.state_if[0]
.sym 30502 spi_if_ins.w_rx_data[4]
.sym 30507 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30512 spi_if_ins.state_if[1]
.sym 30513 spi_if_ins.state_if[0]
.sym 30514 spi_if_ins.w_rx_data[5]
.sym 30518 i_rst_b$SB_IO_IN
.sym 30519 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30521 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30522 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 30527 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30528 spi_if_ins.state_if[1]
.sym 30529 spi_if_ins.state_if[0]
.sym 30531 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30532 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30533 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30534 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 30539 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30540 spi_if_ins.state_if[1]
.sym 30541 spi_if_ins.state_if[0]
.sym 30544 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30545 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30547 i_rst_b$SB_IO_IN
.sym 30548 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30549 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30551 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 30552 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30553 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 30554 i_rst_b$SB_IO_IN
.sym 30555 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30556 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30557 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30558 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 30566 w_cs[2]
.sym 30567 w_fetch
.sym 30568 w_load
.sym 30569 o_led1_SB_LUT4_I1_I2[1]
.sym 30574 w_cs[2]
.sym 30575 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 30576 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 30577 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 30578 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 30579 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30580 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3[0]
.sym 30581 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 30583 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 30584 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30585 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 30588 spi_if_ins.o_cs_SB_LUT4_I0_3_O_SB_DFFER_Q_D_SB_LUT4_O_I2[0]
.sym 30589 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.sym 30594 w_rx_data[2]
.sym 30599 w_fetch
.sym 30600 w_cs[0]
.sym 30601 sys_ctrl_ins.i_cs_SB_LUT4_I2_I3[2]
.sym 30604 i_rst_b$SB_IO_IN
.sym 30605 w_fetch
.sym 30607 w_fetch
.sym 30608 w_load
.sym 30609 w_cs[0]
.sym 30615 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 30616 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30617 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 30618 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 30619 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30620 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 30621 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 30622 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 30623 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30624 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 30625 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 30626 w_cs[1]
.sym 30627 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 30628 o_led1_SB_LUT4_I1_I2[1]
.sym 30629 o_led1_SB_LUT4_I1_I2[2]
.sym 30630 w_rx_data[1]
.sym 30637 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30642 w_cs[3]
.sym 30643 w_cs[2]
.sym 30644 w_cs[1]
.sym 30645 w_cs[0]
.sym 30650 w_rx_data[4]
.sym 30659 w_tx_data_io[5]
.sym 30660 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 30661 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 30664 spi_if_ins.w_rx_data[6]
.sym 30665 spi_if_ins.w_rx_data[5]
.sym 30668 spi_if_ins.w_rx_data[6]
.sym 30669 spi_if_ins.w_rx_data[5]
.sym 30675 w_tx_data_io[7]
.sym 30676 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 30677 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 30678 w_tx_data_smi[1]
.sym 30679 w_tx_data_io[1]
.sym 30680 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 30681 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 30686 w_tx_data_io[2]
.sym 30687 w_tx_data_smi[2]
.sym 30688 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 30689 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 30694 spi_if_ins.o_cs_SB_LUT4_I0_3_O[0]
.sym 30695 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 30696 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 30697 spi_if_ins.o_cs_SB_LUT4_I0_3_O[3]
.sym 30699 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 30700 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 30701 r_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 30703 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 30704 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 30705 r_tx_data_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 30706 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 30707 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 30708 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 30709 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 30714 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 30715 r_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 30716 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 30717 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 30719 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 30720 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 30721 r_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1[2]
.sym 30725 r_counter
.sym 30741 i_config[3]$SB_IO_IN
.sym 30745 i_button$SB_IO_IN
.sym 30755 tx_fifo.rd_addr[0]
.sym 30760 tx_fifo.rd_addr[1]
.sym 30761 tx_fifo.rd_addr[0]
.sym 30764 tx_fifo.rd_addr[2]
.sym 30765 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 30768 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30769 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3
.sym 30772 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 30773 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D_SB_LUT4_O_I3
.sym 30776 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 30777 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3
.sym 30780 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30781 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 30784 tx_fifo.rd_addr[7]
.sym 30785 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30788 tx_fifo.rd_addr[8]
.sym 30789 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 30792 tx_fifo.rd_addr[9]
.sym 30793 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_O_I3
.sym 30795 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 30796 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 30797 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 30800 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 30801 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 30802 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30808 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30809 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 30813 tx_fifo.rd_addr[0]
.sym 30814 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 30818 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 30819 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[1]
.sym 30820 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 30821 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 30822 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30823 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 30824 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 30825 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[3]
.sym 30826 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 30827 tx_fifo.rd_addr[1]
.sym 30828 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 30829 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 30830 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30831 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 30832 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 30833 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 30834 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30835 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 30836 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 30837 lvds_tx_inst.r_pulled_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 30839 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[0]
.sym 30840 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[1]
.sym 30841 lvds_tx_inst.r_pulled_SB_LUT4_I1_O[2]
.sym 30843 tx_fifo.rd_addr_gray_wr_r[8]
.sym 30844 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 30845 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 30848 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 30849 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 30850 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[0]
.sym 30854 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0]
.sym 30855 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[1]
.sym 30856 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[2]
.sym 30857 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O[3]
.sym 30858 tx_fifo.rd_addr_SB_DFFNESR_Q_4_D[0]
.sym 30863 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[0]
.sym 30864 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[1]
.sym 30865 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 30866 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[0]
.sym 30870 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 30871 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 30872 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]
.sym 30873 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 30874 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 30875 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[0]
.sym 30876 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30877 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30878 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 30882 tx_fifo.empty_o_SB_LUT4_I0_O[0]
.sym 30883 tx_fifo.empty_o_SB_LUT4_I0_O[1]
.sym 30884 tx_fifo.empty_o_SB_LUT4_I0_O[2]
.sym 30885 tx_fifo.empty_o_SB_LUT4_I0_O[3]
.sym 30887 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 30888 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 30889 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30890 tx_fifo.wr_addr_gray[1]
.sym 30894 w_tx_fifo_empty
.sym 30895 w_tx_fifo_pull
.sym 30896 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 30897 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30899 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 30900 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 30901 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[2]
.sym 30906 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 30907 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 30908 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 30909 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 30910 tx_fifo.rd_addr[7]
.sym 30911 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 30912 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[1]
.sym 30913 tx_fifo.empty_o_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 30914 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[3]
.sym 30918 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 30922 tx_fifo.rd_addr[9]
.sym 30923 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[0]
.sym 30924 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 30925 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 30927 w_tx_fifo_pull
.sym 30928 tx_fifo.rd_addr[1]
.sym 30929 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[2]
.sym 30933 tx_fifo.rd_addr[1]
.sym 30934 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D_SB_LUT4_I3_O[2]
.sym 30938 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_D[3]
.sym 30944 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 30945 tx_fifo.rd_addr_SB_DFFNESR_Q_D[2]
.sym 30947 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30951 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30952 $PACKER_VCC_NET
.sym 30955 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30956 $PACKER_VCC_NET
.sym 30957 spi_if_ins.spi.r_tx_bit_count_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 30959 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30960 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[1]
.sym 30961 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E[2]
.sym 30963 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30964 $PACKER_VCC_NET
.sym 30965 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30967 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30968 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 30969 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30977 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30978 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30983 spi_if_ins.spi.r_tx_byte[1]
.sym 30984 spi_if_ins.spi.r_tx_bit_count[0]
.sym 30985 spi_if_ins.spi.r_tx_byte[0]
.sym 30989 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 30993 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30994 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30996 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30997 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I2[3]
.sym 30998 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 30999 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31000 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31001 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31005 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 31006 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31007 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31008 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 31009 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 31012 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31013 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31015 spi_if_ins.spi.r_tx_byte[7]
.sym 31016 spi_if_ins.spi.r_tx_byte[6]
.sym 31017 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31018 spi_if_ins.w_rx_data[2]
.sym 31022 spi_if_ins.w_rx_data[0]
.sym 31027 spi_if_ins.state_if_SB_DFFESR_Q_2_D[0]
.sym 31028 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31029 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31030 spi_if_ins.w_rx_data[1]
.sym 31035 spi_if_ins.spi.r_tx_byte[5]
.sym 31036 spi_if_ins.spi.r_tx_byte[4]
.sym 31037 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31039 spi_if_ins.spi.r_tx_byte[3]
.sym 31040 spi_if_ins.spi.r_tx_byte[2]
.sym 31041 spi_if_ins.spi.r_tx_bit_count[0]
.sym 31042 spi_if_ins.r_tx_byte[2]
.sym 31046 spi_if_ins.r_tx_byte[5]
.sym 31050 spi_if_ins.r_tx_byte[0]
.sym 31054 spi_if_ins.r_tx_byte[4]
.sym 31058 spi_if_ins.r_tx_byte[3]
.sym 31062 spi_if_ins.r_tx_byte[6]
.sym 31066 spi_if_ins.r_tx_byte[1]
.sym 31070 spi_if_ins.r_tx_byte[7]
.sym 31075 i_rst_b$SB_IO_IN
.sym 31076 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31077 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 31078 w_cs[1]
.sym 31079 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1[1]
.sym 31080 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 31081 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 31082 w_rx_data[2]
.sym 31087 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31088 io_pmod[2]$SB_IO_IN
.sym 31089 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 31092 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 31093 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 31094 w_rx_data[7]
.sym 31102 w_rx_data[5]
.sym 31107 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 31108 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31109 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31110 o_shdn_tx_lna$SB_IO_OUT
.sym 31111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 31112 i_button_SB_LUT4_I0_O[1]
.sym 31113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[3]
.sym 31115 w_ioc[4]
.sym 31116 w_ioc[3]
.sym 31117 w_ioc[2]
.sym 31119 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 31120 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31121 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 31122 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[0]
.sym 31123 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 31124 o_led1_SB_LUT4_I1_I3[3]
.sym 31125 o_led0_SB_LUT4_I1_O[1]
.sym 31127 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31128 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 31129 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 31131 w_ioc[4]
.sym 31132 w_ioc[3]
.sym 31133 w_ioc[2]
.sym 31135 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[0]
.sym 31136 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31137 o_led1_SB_LUT4_I1_I3_SB_LUT4_O_I3[3]
.sym 31138 spi_if_ins.w_rx_data[3]
.sym 31142 w_tx_data_smi[0]
.sym 31143 w_tx_data_io[0]
.sym 31144 spi_if_ins.o_cs_SB_LUT4_I0_4_O[2]
.sym 31145 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 31146 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 31152 spi_if_ins.w_rx_data[6]
.sym 31153 spi_if_ins.w_rx_data[5]
.sym 31154 w_cs[2]
.sym 31155 w_fetch
.sym 31156 w_load
.sym 31157 o_led1_SB_LUT4_I1_I3[3]
.sym 31161 sys_ctrl_ins.i_cs_SB_DFFE_Q_D
.sym 31166 spi_if_ins.w_rx_data[4]
.sym 31170 w_cs[3]
.sym 31171 w_cs[2]
.sym 31172 w_cs[1]
.sym 31173 w_cs[0]
.sym 31176 i_rst_b$SB_IO_IN
.sym 31177 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 31178 w_cs[3]
.sym 31179 w_cs[2]
.sym 31180 w_cs[1]
.sym 31181 w_cs[0]
.sym 31184 spi_if_ins.w_rx_data[6]
.sym 31185 spi_if_ins.w_rx_data[5]
.sym 31186 w_cs[3]
.sym 31187 w_cs[2]
.sym 31188 w_cs[1]
.sym 31189 w_cs[0]
.sym 31190 w_cs[3]
.sym 31191 w_cs[2]
.sym 31192 w_cs[1]
.sym 31193 w_cs[0]
.sym 31202 r_tx_data[5]
.sym 31206 r_tx_data[2]
.sym 31210 r_tx_data[3]
.sym 31214 r_tx_data[6]
.sym 31218 r_tx_data[4]
.sym 31222 r_tx_data[0]
.sym 31226 r_tx_data[7]
.sym 31230 r_tx_data[1]
.sym 31267 tx_fifo.wr_addr[0]
.sym 31272 tx_fifo.wr_addr[1]
.sym 31273 tx_fifo.wr_addr[0]
.sym 31276 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 31277 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 31280 tx_fifo.wr_addr[3]
.sym 31281 tx_fifo.wr_addr_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31284 tx_fifo.wr_addr[4]
.sym 31285 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31288 tx_fifo.wr_addr[5]
.sym 31289 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 31292 tx_fifo.wr_addr[6]
.sym 31293 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31296 tx_fifo.wr_addr[7]
.sym 31297 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31300 tx_fifo.wr_addr[8]
.sym 31301 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31304 tx_fifo.wr_addr[9]
.sym 31305 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31306 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 31310 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 31314 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 31319 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31320 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31321 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 31322 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[1]
.sym 31328 tx_fifo.wr_addr_SB_DFFESR_Q_3_D[2]
.sym 31329 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31331 tx_fifo.wr_addr[1]
.sym 31336 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[0]
.sym 31337 tx_fifo.wr_addr[1]
.sym 31340 tx_fifo.wr_addr[3]
.sym 31341 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31344 tx_fifo.wr_addr[4]
.sym 31345 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31348 tx_fifo.wr_addr[5]
.sym 31349 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31352 tx_fifo.wr_addr[6]
.sym 31353 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31356 tx_fifo.wr_addr[7]
.sym 31357 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31360 tx_fifo.wr_addr[8]
.sym 31361 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31364 tx_fifo.wr_addr[9]
.sym 31365 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31367 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 31368 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 31369 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31370 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[1]
.sym 31375 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 31376 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 31377 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31379 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 31380 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 31381 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 31382 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 31383 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31384 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 31385 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 31386 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31390 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 31391 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31392 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 31393 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 31396 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31397 tx_fifo.full_o_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 31398 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 31399 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 31400 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 31401 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 31402 tx_fifo.rd_addr_gray_wr[3]
.sym 31406 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 31407 tx_fifo.rd_addr_gray_wr_r[8]
.sym 31408 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31409 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[3]
.sym 31410 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 31411 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]
.sym 31412 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]
.sym 31413 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]
.sym 31414 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]
.sym 31415 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]
.sym 31416 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]
.sym 31417 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]
.sym 31418 tx_fifo.rd_addr_gray[0]
.sym 31422 tx_fifo.rd_addr_gray[7]
.sym 31427 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31432 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31433 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31436 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31437 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 31438 i_ss$SB_IO_IN
.sym 31439 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31440 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31441 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31449 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31451 w_rx_fifo_empty
.sym 31452 w_tx_fifo_full
.sym 31453 w_smi_data_direction
.sym 31458 tx_fifo.rd_addr_gray_wr[8]
.sym 31462 tx_fifo.rd_addr_gray_wr[7]
.sym 31466 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31470 tx_fifo.rd_addr_gray[8]
.sym 31474 tx_fifo.rd_addr_gray_wr[9]
.sym 31479 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31480 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31481 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31482 tx_fifo.rd_addr_gray[3]
.sym 31486 tx_fifo.rd_addr[9]
.sym 31502 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 31516 i_ss$SB_IO_IN
.sym 31517 spi_if_ins.r_tx_data_valid
.sym 31520 i_ss$SB_IO_IN
.sym 31521 spi_if_ins.r_tx_data_valid
.sym 31545 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O
.sym 31546 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31550 i_rst_b$SB_IO_IN
.sym 31551 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 31552 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 31553 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 31558 w_rx_data[2]
.sym 31570 w_rx_data[0]
.sym 31586 w_rx_data[0]
.sym 31590 w_rx_data[3]
.sym 31596 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31597 i_button_SB_LUT4_I0_O[1]
.sym 31598 w_cs[1]
.sym 31599 w_fetch
.sym 31600 w_load
.sym 31601 o_led0_SB_LUT4_I1_O[1]
.sym 31602 w_rx_data[1]
.sym 31610 w_rx_data[4]
.sym 31614 w_rx_data[2]
.sym 31620 o_led1_SB_LUT4_I1_I2[1]
.sym 31621 io_ctrl_ins.o_data_out_SB_DFFESR_Q_2_R[1]
.sym 31622 o_led1_SB_LUT4_I1_O[0]
.sym 31623 o_led0_SB_LUT4_I1_O[1]
.sym 31624 o_led1_SB_LUT4_I1_O[2]
.sym 31625 o_led1_SB_LUT4_I1_O[3]
.sym 31626 o_led0_SB_LUT4_I1_O[0]
.sym 31627 o_led0_SB_LUT4_I1_O[1]
.sym 31628 o_led0_SB_LUT4_I1_O[2]
.sym 31629 o_led0_SB_LUT4_I1_O[3]
.sym 31630 o_shdn_rx_lna$SB_IO_OUT
.sym 31631 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31632 io_pmod[1]$SB_IO_IN
.sym 31633 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 31636 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31637 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 31638 o_tr_vc2$SB_IO_OUT
.sym 31639 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31640 io_pmod[3]$SB_IO_IN
.sym 31641 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 31642 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 31643 o_led0_SB_LUT4_I1_O[1]
.sym 31644 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 31645 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 31646 io_ctrl_ins.pmod_dir_state[0]
.sym 31647 o_led0$SB_IO_OUT
.sym 31648 o_led1_SB_LUT4_I1_I2[1]
.sym 31649 o_led1_SB_LUT4_I1_I3[3]
.sym 31652 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31653 o_led1_SB_LUT4_I1_I3[3]
.sym 31654 w_cs[1]
.sym 31655 w_fetch
.sym 31656 w_load
.sym 31657 o_led1_SB_LUT4_I1_I2[1]
.sym 31662 io_ctrl_ins.pmod_dir_state[1]
.sym 31663 o_led1$SB_IO_OUT
.sym 31664 o_led1_SB_LUT4_I1_I2[1]
.sym 31665 o_led1_SB_LUT4_I1_I3[3]
.sym 31666 w_rx_data[0]
.sym 31674 i_rst_b$SB_IO_IN
.sym 31675 w_cs[1]
.sym 31676 w_fetch
.sym 31677 w_load
.sym 31678 i_config[0]$SB_IO_IN
.sym 31679 io_ctrl_ins.pmod_dir_state[3]
.sym 31680 o_led1_SB_LUT4_I1_I2[1]
.sym 31681 o_led1_SB_LUT4_I1_I3[3]
.sym 31686 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 31687 r_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 31688 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 31689 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[3]
.sym 31699 o_led1_SB_LUT4_I1_I2[0]
.sym 31700 o_led1_SB_LUT4_I1_I2[1]
.sym 31701 o_led1_SB_LUT4_I1_I2[2]
.sym 31706 i_config[1]$SB_IO_IN
.sym 31707 o_led1_SB_LUT4_I1_I3[1]
.sym 31708 o_led1_SB_LUT4_I1_I2[1]
.sym 31709 o_led1_SB_LUT4_I1_I3[3]
.sym 31710 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[0]
.sym 31711 r_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 31712 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[2]
.sym 31713 r_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0[3]
.sym 31730 o_tr_vc1_b$SB_IO_OUT
.sym 31731 i_button_SB_LUT4_I0_O[1]
.sym 31732 i_config_SB_LUT4_I0_2_O[2]
.sym 31733 i_config_SB_LUT4_I0_2_O[3]
.sym 31782 tx_fifo.rd_addr_gray[4]
.sym 31793 i_smi_soe_se$SB_IO_IN
.sym 31794 tx_fifo.rd_addr_gray_wr[4]
.sym 31814 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D_SB_LUT4_I3_O[2]
.sym 31818 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31824 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D[1]
.sym 31825 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31826 tx_fifo.rd_addr_gray_SB_DFFNESR_Q_5_D[1]
.sym 31830 tx_fifo.rd_addr_SB_DFFNESR_Q_5_D[1]
.sym 31834 tx_fifo.rd_addr_SB_DFFNESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 31842 tx_fifo.rd_addr_gray_wr[2]
.sym 31846 tx_fifo.rd_addr_gray[6]
.sym 31850 tx_fifo.rd_addr_gray_wr[6]
.sym 31854 tx_fifo.rd_addr_gray[2]
.sym 31862 tx_fifo.rd_addr_gray[5]
.sym 31870 tx_fifo.rd_addr_gray_wr[5]
.sym 31892 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]
.sym 31893 tx_fifo.wr_addr_SB_DFFESR_Q_6_D[1]
.sym 31894 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]
.sym 31895 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O[1]
.sym 31896 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 31897 tx_fifo.wr_addr_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 31898 tx_fifo.wr_addr_SB_DFFESR_Q_3_D_SB_LUT4_I3_O[2]
.sym 31907 tx_fifo.full_o_SB_LUT4_I1_O[0]
.sym 31908 tx_fifo.full_o_SB_LUT4_I1_O[1]
.sym 31909 tx_fifo.full_o_SB_LUT4_I1_O[2]
.sym 31911 w_tx_fifo_full
.sym 31912 tx_fifo.wr_addr[1]
.sym 31913 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 31918 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[0]
.sym 31919 tx_fifo.wr_addr[1]
.sym 31920 smi_ctrl_ins.r_fifo_push_1_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1]
.sym 31921 tx_fifo.wr_addr_gray_SB_DFFESR_Q_D[2]
.sym 31922 tx_fifo.rd_addr_gray_wr[0]
.sym 31928 i_rst_b$SB_IO_IN
.sym 31929 w_tx_fifo_pull
.sym 31962 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31995 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31996 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31997 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31998 spi_if_ins.r_tx_byte[7]
.sym 31999 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32000 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32001 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32002 i_mosi$SB_IO_IN
.sym 32006 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32013 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32014 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32024 i_ss$SB_IO_IN
.sym 32025 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32030 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32034 spi_if_ins.spi.r_rx_byte[5]
.sym 32038 spi_if_ins.spi.r_rx_byte[0]
.sym 32042 spi_if_ins.spi.r_rx_byte[4]
.sym 32046 spi_if_ins.spi.r_rx_byte[3]
.sym 32050 spi_if_ins.spi.r_rx_byte[7]
.sym 32054 spi_if_ins.spi.r_rx_byte[2]
.sym 32058 spi_if_ins.spi.r_rx_byte[6]
.sym 32062 spi_if_ins.spi.r_rx_byte[1]
.sym 32066 spi_if_ins.w_rx_data[2]
.sym 32070 spi_if_ins.w_rx_data[1]
.sym 32074 spi_if_ins.w_rx_data[0]
.sym 32082 spi_if_ins.w_rx_data[3]
.sym 32098 i_rst_b$SB_IO_IN
.sym 32099 o_led0_SB_LUT4_I1_O[0]
.sym 32100 o_led1_SB_LUT4_I1_I2[0]
.sym 32101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32102 w_rx_data[1]
.sym 32114 w_rx_data[4]
.sym 32123 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 32124 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32125 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 32126 w_rx_data[3]
.sym 32132 o_led1_SB_LUT4_I1_O[0]
.sym 32133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_I3[1]
.sym 32134 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 32135 o_led1_SB_LUT4_I1_I2[0]
.sym 32136 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32142 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 32143 io_pmod[0]$SB_IO_IN
.sym 32144 io_ctrl_ins.mixer_en_state
.sym 32145 io_pmod_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 32148 o_led1_SB_LUT4_I1_O[0]
.sym 32149 o_led0_SB_LUT4_I1_O[0]
.sym 32150 io_ctrl_ins.rf_pin_state[2]
.sym 32151 o_led1_SB_LUT4_I1_I2[0]
.sym 32152 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32153 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32159 io_ctrl_ins.rf_pin_state[1]
.sym 32160 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32161 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32162 io_ctrl_ins.rf_pin_state[0]
.sym 32163 o_led1_SB_LUT4_I1_I2[0]
.sym 32164 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32165 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32166 io_ctrl_ins.rf_pin_state[5]
.sym 32167 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32168 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32169 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32175 io_ctrl_ins.rf_pin_state[6]
.sym 32176 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32177 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32180 o_led1_SB_LUT4_I1_I2[0]
.sym 32181 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 32182 o_led1_SB_LUT4_I1_I2[0]
.sym 32183 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_3_Q[1]
.sym 32184 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32185 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32186 io_ctrl_ins.rf_pin_state[4]
.sym 32187 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_DFFER_E_Q[3]
.sym 32188 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32189 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32191 io_ctrl_ins.rf_pin_state[7]
.sym 32192 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_1_O[3]
.sym 32193 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32198 w_rx_data[0]
.sym 32214 w_rx_data[6]
.sym 32226 spi_if_ins.w_rx_data[6]
.sym 32328 i_smi_soe_se$SB_IO_IN
.sym 32329 i_rst_b$SB_IO_IN
.sym 32344 i_smi_swe_srw$SB_IO_IN
.sym 32345 i_rst_b$SB_IO_IN
.sym 32357 i_ss$SB_IO_IN
.sym 32359 w_smi_data_input[7]
.sym 32360 smi_ctrl_ins.tx_reg_state[2]
.sym 32361 smi_ctrl_ins.tx_reg_state[1]
.sym 32363 i_rst_b$SB_IO_IN
.sym 32364 w_smi_data_input[7]
.sym 32365 smi_ctrl_ins.tx_reg_state[1]
.sym 32366 i_rst_b$SB_IO_IN
.sym 32367 w_smi_data_input[7]
.sym 32368 smi_ctrl_ins.tx_reg_state[3]
.sym 32369 smi_ctrl_ins.tx_reg_state[0]
.sym 32371 i_rst_b$SB_IO_IN
.sym 32372 w_smi_data_input[7]
.sym 32373 smi_ctrl_ins.tx_reg_state[0]
.sym 32375 i_rst_b$SB_IO_IN
.sym 32376 smi_ctrl_ins.tx_reg_state[3]
.sym 32377 smi_ctrl_ins.tx_reg_state[0]
.sym 32380 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[0]
.sym 32381 smi_ctrl_ins.tx_reg_state_SB_DFFN_Q_3_D_SB_LUT4_O_I2[1]
.sym 32383 i_rst_b$SB_IO_IN
.sym 32384 w_smi_data_input[7]
.sym 32385 smi_ctrl_ins.tx_reg_state[2]
.sym 32409 w_smi_data_input[7]
.sym 32421 w_tx_fifo_empty
.sym 32482 spi_if_ins.spi.r2_rx_done
.sym 32490 i_sck$SB_IO_IN
.sym 32494 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 32500 spi_if_ins.spi.r3_rx_done
.sym 32501 spi_if_ins.spi.r2_rx_done
.sym 32502 spi_if_ins.spi.r_rx_done
.sym 32506 spi_if_ins.spi.SCKr[0]
.sym 32514 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 32518 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 32522 i_mosi$SB_IO_IN
.sym 32526 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32530 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32534 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32538 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 32549 i_rst_b$SB_IO_IN
.sym 32550 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 32554 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 32562 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 32570 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 32602 w_rx_data[3]
.sym 32622 w_rx_data[2]
.sym 32630 w_rx_data[1]
.sym 32634 w_rx_data[0]
.sym 32650 w_rx_data[3]
.sym 32670 w_rx_data[0]
.sym 32674 w_rx_data[1]
.sym 32678 w_rx_data[0]
.sym 32717 o_rx_h_tx_l_b$SB_IO_OUT
