# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/sim/simPipeCPU_dist_mem_gen_0_0.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/sim/simPipeCPU_xlslice_0_0.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/sim/simPipeCPU_xlslice_0_1.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/sim/simPipeCPU_RAM_B_0_0.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_util_vector_logic_0_0/sim/simPipeCPU_util_vector_logic_0_0.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/ImmGen.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/Regs.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/alu.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/controller.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/datapath.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/84ef/pCPU.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_pCPU_0_0/sim/simPipeCPU_pCPU_0_0.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/sim/simPipeCPU.v" \
"../../../../simPipeCPU.gen/sources_1/bd/simPipeCPU/hdl/simPipeCPU_wrapper.v" \
"../../../../simPipeCPU.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
