Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Oct 13 16:50:02 2019
| Host         : PC-20180520MDXC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pps_out2_control_sets_placed.rpt
| Design       : pps_out2
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              26 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------+-----------------------------------+------------------+----------------+
|        Clock Signal        |              Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------------+-----------------------------------+------------------+----------------+
|  pps_1hz/clk_1s            |                                         |                                   |                1 |              1 |
|  CLK_400_out/inst/clk_400M | pps_adjust/pps_adjust_out3_out          | pps_adjust/pps_adjust_out_i_1_n_0 |                1 |              1 |
|  CLK_IBUF                  |                                         |                                   |                1 |              1 |
|  CLK_400_out/inst/clk_400M |                                         |                                   |                1 |              2 |
|  pps_adjust/flag_H         | CLK_400_out/inst/locked                 | pps_adjust/index_H_cnt            |                3 |             10 |
|  CLK_400_out/inst/clk_400M | pps_adjust/out_index                    | pps_adjust/out_index[9]_i_1_n_0   |                4 |             10 |
|  CLK_IBUF                  |                                         | sw_r_IBUF                         |                5 |             26 |
|  CLK_400_out/inst/clk_400M | pps_adjust/cnt[0]_i_2_n_0               | pps_adjust/cnt[0]_i_1_n_0         |                8 |             31 |
|  CLK_400_out/inst/clk_400M | CLK_400_out/inst/locked                 | pps_adjust/cnt_T[30]_i_1_n_0      |                9 |             31 |
|  CLK_400_out/inst/clk_400M | CLK_400_out/inst/locked                 | pps_adjust/H_buff[30]_i_1_n_0     |                7 |             32 |
|  pps_adjust/flag_H         | pps_adjust/memory_T_reg_0_3_0_5_i_1_n_0 |                                   |                6 |             48 |
|  pps_adjust/flag_H         | pps_adjust/p_0_in1_out                  |                                   |                6 |             48 |
|  CLK_400_out/inst/clk_400M | CLK_400_out/inst/locked                 | pps_adjust/T_buff[30]_i_1_n_0     |               22 |             63 |
+----------------------------+-----------------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 10     |                     2 |
| 16+    |                     7 |
+--------+-----------------------+


