INFO: [HLS 200-0] Workspace /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0 opened at Sat Mar 14 15:50:44 UTC 2020
INFO: [HLS 200-100] Command     open_solution returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         license_isbetapart xc7z020 
INFO: [HLS 200-100] Command         license_isbetapart returned 1; 0.01 sec.
INFO: [HLS 200-100] Execute         open_platform DefaultPlatform 
INFO: [HLS 200-100] Command         open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         import_lib /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.lib 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.lib 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.lib 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_old.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_vivado.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/dsp48e1.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           get_default_platform 
INFO: [HLS 200-100] Command           get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command           config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute           config_chip_info -quiet -speed medium 
INFO: [HLS 200-100] Command           config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command         import_lib returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute                 source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute                 source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.18 sec.
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         open_platform DefaultPlatform 
INFO: [HLS 200-100] Command         open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         import_lib /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv7.lib 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_hp.lib 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv.hlp 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute                 source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_hp.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         import_lib returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.02 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     set_part returned 0; 0.24 sec.
INFO: [HLS 200-100] Execute     create_clock -period 10 -name default 
INFO: [HLS 200-100] Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-100] Command       config_clock returned 0; 0 sec.
INFO: [HLS 200-100] Command     create_clock returned 0; 0 sec.
INFO: [HLS 200-100] Execute     csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-100] Execute       is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/hls/mmult_fixed/mmult_test.cpp 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_xip /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/hls/mmult_fixed/mmult_test.cpp 
INFO: [HLS 200-100] Command       is_xip returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/hls/mmult_fixed/mmult_fixed.cpp 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Execute       is_xip /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/hls/mmult_fixed/mmult_fixed.cpp 
INFO: [HLS 200-100] Command       is_xip returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source run_sim.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 2.69 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-100] Command     csim_design returned 0; 4.65 sec.
INFO: [HLS 200-100] Execute     csynth_design 
INFO: [HLS 200-100] Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
INFO: [HLS 200-10] Analyzing design file '../hls/mmult_fixed/mmult_fixed.cpp' ... 
INFO: [HLS 200-0] Compiling one TU...
INFO: [HLS 200-100] Execute         is_m_axi_addr64 
INFO: [HLS 200-100] Command         is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling ../hls/mmult_fixed/mmult_fixed.cpp as C++
INFO: [HLS 200-0] Syntax Checking before pre-processing...
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__   -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/systemc/include" -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/include" -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/include/ap_sysc" -fexceptions -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "../hls/mmult_fixed/mmult_fixed.cpp"  -o "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.00.o" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/systemc/include -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/include -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/include/ap_sysc -fexceptions -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot -include etc/autopilot_ssdm_op.h ../hls/mmult_fixed/mmult_fixed.cpp -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.00.o
INFO: [HLS 200-100] Command         clang returned 0; 0.75 sec.
INFO: [HLS 200-100] Execute         is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.00.o 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "../hls/mmult_fixed/mmult_fixed.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot" -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -CC -E ../hls/mmult_fixed/mmult_fixed.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp
INFO: [HLS 200-100] Command         clang returned 0; 0.13 sec.
INFO: [HLS 200-0] GCC PP time: 0 seconds per iteration
INFO: [HLS 200-100] Execute         list_core -type functional_unit 
INFO: [HLS 200-100] Command         list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp.ap-line.cpp /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-100] Execute         cdt  "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp.ap-line.cpp"  -m "mmult_hw" -o "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/solution0.directive --source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/../hls/mmult_fixed/mmult_fixed.cpp --error /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db --ca --es --gf --pd --p2d /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db --sd --scff /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
INFO: [HLS 200-100] Command         cdt returned 0; 7.13 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pp.0.cpp.ap-cdt.cpp /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.0.cpp /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot" -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -CC -E /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.2.cpp
INFO: [HLS 200-100] Command         clang returned 0; 0.09 sec.
INFO: [HLS 200-0] Processing labels
INFO: [HLS 200-100] Execute         clang  -fno-limit-debug-info -gcc-toolchain /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot" -I "/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot -I /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -g -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.g.bc
INFO: [HLS 200-100] Command         clang returned 0; 0.69 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/ve_warning.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 355.559 ; gain = 16.719 ; free physical = 1891 ; free virtual = 7452
INFO: [HLS 200-0] Linking Release ...
INFO: [HLS 200-100] Execute         llvm-ld /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.bc -disable-opt -L/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/lib -lm_basic -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o 
INFO: [HLS 200-100] Command         llvm-ld returned 0; 0.1 sec.
INFO: [HLS 200-100] Execute         disassemble /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o 
INFO: [HLS 200-100] Execute           is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0.01 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.08 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
INFO: [HLS 200-100] Execute         llvm-ld /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_fixed.g.bc -disable-opt -L/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/lib -lm_basic -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g 
INFO: [HLS 200-100] Command         llvm-ld returned 0; 0.1 sec.
INFO: [HLS 200-100] Execute         disassemble /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g 
INFO: [HLS 200-100] Execute           is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.06 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 355.559 ; gain = 16.719 ; free physical = 1887 ; free virtual = 7452
INFO: [HLS 200-100] Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
INFO: [HLS 200-100] Execute           cleanup_all_models 
INFO: [HLS 200-100] Command           cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-100] Execute           transform -promote-dbg-pointer /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.pp.bc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.pp.0.bc -f 
INFO: [HLS 200-100] Command           transform returned 0; 0.04 sec.
INFO: [HLS 200-100] Execute           llvm-ld /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.pp.0.bc -disable-opt -L/home/krueger/vivado-2017-1/Vivado_HLS/2017.1/lnx64/lib -lfloatconversion -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.0 
INFO: [HLS 200-100] Command           llvm-ld returned 0; 0.1 sec.
INFO: [HLS 200-0] Running Standard Transforms...
INFO: [HLS 200-100] Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult_hw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.0.bc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (../hls/mmult_fixed/mmult_fixed.cpp:77).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (../hls/mmult_fixed/mmult_fixed.cpp:57).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (../hls/mmult_fixed/mmult_fixed.cpp:47).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (../hls/mmult_fixed/mmult_fixed.cpp:114).
INFO: [HLS 200-100] Command           transform returned 0; 0.1 sec.
INFO: [HLS 200-100] Execute           disassemble /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.1 /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.1 
INFO: [HLS 200-100] Execute             is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.1.bc 
INFO: [HLS 200-100] Command             is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command           disassemble returned 0; 0.06 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 355.973 ; gain = 17.133 ; free physical = 1872 ; free virtual = 7441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
INFO: [HLS 200-100] Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.1.bc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [HLS 200-100] Command           transform returned 0; 0.1 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
INFO: [HLS 200-100] Execute           transform -syn-check /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.2.prechk.bc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-100] Command           transform returned 0; 0.04 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 355.973 ; gain = 17.133 ; free physical = 1865 ; free virtual = 7435
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.g.1.bc to /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
INFO: [HLS 200-100] Execute           transform -hls -tmp /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.1.bc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (../hls/mmult_fixed/mmult_fixed.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (../hls/mmult_fixed/mmult_fixed.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (../hls/mmult_fixed/mmult_fixed.cpp:93) in function 'mmult_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (../hls/mmult_fixed/mmult_fixed.cpp:97) in function 'mmult_hw' completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf.V' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 with a block factor 32.
INFO: [XFORM 203-101] Partitioning array 'in_buf.V' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 with a block factor 32.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.0' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.1' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.2' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.3' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.4' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.5' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.6' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.7' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.8' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.9' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.10' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.11' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.12' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.13' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.14' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.15' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.16' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.17' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.18' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.19' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.20' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.21' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.22' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.23' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.24' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.25' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.26' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.27' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.28' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.29' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.30' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.V.31' (../hls/mmult_fixed/mmult_fixed.cpp:33) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.0' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.1' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.2' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.3' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.4' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.5' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.6' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.7' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.8' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.9' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.10' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.11' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.12' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.13' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.14' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.15' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.16' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.17' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.18' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.19' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.20' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.21' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.22' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.23' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.24' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.25' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.26' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.27' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.28' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.29' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.30' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_buf.V.31' (../hls/mmult_fixed/mmult_fixed.cpp:35) in dimension 2 automatically.
WARNING: [XFORM 203-124] Array  'in_stream.data.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.data.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.keep.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.strb.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.user.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.last.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.id.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.dest.V' (../hls/mmult_fixed/mmult_fixed.cpp:9): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-100] Command           transform returned 0; 1.9 sec.
INFO: [HLS 200-0] Presyn 2...
INFO: [HLS 200-100] Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.1.tmp.bc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'mmult_hw' (../hls/mmult_fixed/mmult_fixed.cpp:9)...256 expression(s) balanced.
INFO: [HLS 200-100] Command           transform returned 0; 0.47 sec.
INFO: [HLS 200-100] Execute           disassemble /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.2 /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.2 
INFO: [HLS 200-100] Execute             is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.2.bc 
INFO: [HLS 200-100] Command             is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command           disassemble returned 0; 0.08 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 483.941 ; gain = 145.102 ; free physical = 1819 ; free virtual = 7394
INFO: [HLS 200-0] Building ssdm...
INFO: [HLS 200-100] Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -validate-dataflow -cdfg-build /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.2.bc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOAD_W_1' (../hls/mmult_fixed/mmult_fixed.cpp:54:38) in function 'mmult_hw' : 
                         the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOAD_I_1' (../hls/mmult_fixed/mmult_fixed.cpp:74:38) in function 'mmult_hw' : 
                         the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (../hls/mmult_fixed/mmult_fixed.cpp:91:37) in function 'mmult_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'STORE_O_1' (../hls/mmult_fixed/mmult_fixed.cpp:109:39) in function 'mmult_hw' : 
                         the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LT' (../hls/mmult_fixed/mmult_fixed.cpp:70:40) in function 'mmult_hw' : 
                         more than one sub loop.
INFO: [HLS 200-100] Command           transform returned 0; 1.74 sec.
INFO: [HLS 200-100] Execute           disassemble /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.3 /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.3 
INFO: [HLS 200-100] Execute             is_encrypted /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.o.3.bc 
INFO: [HLS 200-100] Command             is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command           disassemble returned 0; 0.06 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 483.941 ; gain = 145.102 ; free physical = 1801 ; free virtual = 7377
INFO: [HLS 200-0] Finish building internal data model.
INFO: [HLS 200-100] Command         opt_and_import_c returned 0; 4.69 sec.
INFO: [HLS 200-100] Command       elaborate returned 0; 15.62 sec.
INFO: [HLS 200-100] Execute       autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-100] Execute         ap_set_top_model mmult_hw 
INFO: [HLS 200-100] Command         ap_set_top_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         get_model_list mmult_hw -filter all-wo-channel -topdown 
INFO: [HLS 200-100] Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-100] Execute         preproc_iomode -model mmult_hw 
INFO: [HLS 200-100] Command         preproc_iomode returned 0; 0 sec.
INFO: [HLS 200-100] Execute         get_model_list mmult_hw -filter all-wo-channel 
INFO: [HLS 200-100] Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: mmult_hw
INFO: [HLS 200-0] Configuring Module : mmult_hw ...
INFO: [HLS 200-100] Execute         set_default_model mmult_hw 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         apply_spec_resource_limit mmult_hw 
INFO: [HLS 200-100] Command         apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: mmult_hw
INFO: [HLS 200-0] Preprocessing Module: mmult_hw ...
INFO: [HLS 200-100] Execute         set_default_model mmult_hw 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         cdfg_preprocess -model mmult_hw 
INFO: [HLS 200-100] Command         cdfg_preprocess returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute         rtl_gen_preprocess mmult_hw 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for synthesis: mmult_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         set_default_model mmult_hw 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         schedule -model mmult_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_OFF_1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_W_2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_I_2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [SCHED 204-61] Pipelining loop 'STORE_O_2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('r_V_252', ../hls/mmult_fixed/mmult_fixed.cpp:99) (3.36 ns)
	'add' operation ('tmp254', ../hls/mmult_fixed/mmult_fixed.cpp:101) (3.02 ns)
	'add' operation ('tmp252', ../hls/mmult_fixed/mmult_fixed.cpp:101) (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command         schedule returned 0; 3.24 sec.
INFO: [HLS 200-111]  Elapsed time: 24.15 seconds; current allocated memory: 130.715 MB.
INFO: [HLS 200-100] Execute         report -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 0.66 sec.
INFO: [HLS 200-100] Execute         db_write -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.sched.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.61 sec.
INFO: [HLS 200-0] Finish scheduling mmult_hw.
INFO: [HLS 200-100] Execute         set_default_model mmult_hw 
INFO: [HLS 200-100] Command         set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute         bind -model mmult_hw 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=mmult_hw
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command         bind returned 0; 4.08 sec.
INFO: [HLS 200-111]  Elapsed time: 5.35 seconds; current allocated memory: 144.406 MB.
INFO: [HLS 200-100] Execute         report -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 2.13 sec.
INFO: [HLS 200-100] Execute         db_write -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.bind.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 0.67 sec.
INFO: [HLS 200-0] Finish binding mmult_hw.
INFO: [HLS 200-100] Execute         get_model_list mmult_hw -filter all-wo-channel 
INFO: [HLS 200-100] Command         get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
INFO: [HLS 200-100] Execute         rtl_gen_preprocess mmult_hw 
INFO: [HLS 200-100] Command         rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL generation: mmult_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute         create_rtl_model mmult_hw -vendor xilinx -mg_file /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_offset_buf_V' to 'mmult_hw_offset_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_0_V' to 'mmult_hw_weight_bcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_1_V' to 'mmult_hw_weight_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_2_V' to 'mmult_hw_weight_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_3_V' to 'mmult_hw_weight_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_4_V' to 'mmult_hw_weight_bg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_5_V' to 'mmult_hw_weight_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_6_V' to 'mmult_hw_weight_bibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0_7_V' to 'mmult_hw_weight_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_0_V' to 'mmult_hw_weight_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_1_V' to 'mmult_hw_weight_blbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_2_V' to 'mmult_hw_weight_bmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_3_V' to 'mmult_hw_weight_bncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_4_V' to 'mmult_hw_weight_bocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_5_V' to 'mmult_hw_weight_bpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_6_V' to 'mmult_hw_weight_bqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1_7_V' to 'mmult_hw_weight_brcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_0_V' to 'mmult_hw_weight_bsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_1_V' to 'mmult_hw_weight_btde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_2_V' to 'mmult_hw_weight_budo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_3_V' to 'mmult_hw_weight_bvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_4_V' to 'mmult_hw_weight_bwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_5_V' to 'mmult_hw_weight_bxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_6_V' to 'mmult_hw_weight_byd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2_7_V' to 'mmult_hw_weight_bzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_0_V' to 'mmult_hw_weight_bAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_1_V' to 'mmult_hw_weight_bBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_2_V' to 'mmult_hw_weight_bCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_3_V' to 'mmult_hw_weight_bDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_4_V' to 'mmult_hw_weight_bEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_5_V' to 'mmult_hw_weight_bFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_6_V' to 'mmult_hw_weight_bGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3_7_V' to 'mmult_hw_weight_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_0_V' to 'mmult_hw_weight_bIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_1_V' to 'mmult_hw_weight_bJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_2_V' to 'mmult_hw_weight_bKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_3_V' to 'mmult_hw_weight_bLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_4_V' to 'mmult_hw_weight_bMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_5_V' to 'mmult_hw_weight_bNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_6_V' to 'mmult_hw_weight_bOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_4_7_V' to 'mmult_hw_weight_bPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_0_V' to 'mmult_hw_weight_bQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_1_V' to 'mmult_hw_weight_bRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_2_V' to 'mmult_hw_weight_bShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_3_V' to 'mmult_hw_weight_bThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_4_V' to 'mmult_hw_weight_bUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_5_V' to 'mmult_hw_weight_bVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_6_V' to 'mmult_hw_weight_bWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_5_7_V' to 'mmult_hw_weight_bXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_0_V' to 'mmult_hw_weight_bYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_1_V' to 'mmult_hw_weight_bZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_2_V' to 'mmult_hw_weight_b0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_3_V' to 'mmult_hw_weight_b1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_4_V' to 'mmult_hw_weight_b2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_5_V' to 'mmult_hw_weight_b3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_6_V' to 'mmult_hw_weight_b4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_6_7_V' to 'mmult_hw_weight_b5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_0_V' to 'mmult_hw_weight_b6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_1_V' to 'mmult_hw_weight_b7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_2_V' to 'mmult_hw_weight_b8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_3_V' to 'mmult_hw_weight_b9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_4_V' to 'mmult_hw_weight_bbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_5_V' to 'mmult_hw_weight_bbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_6_V' to 'mmult_hw_weight_bbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_7_7_V' to 'mmult_hw_weight_bbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_0_V' to 'mmult_hw_weight_bbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_1_V' to 'mmult_hw_weight_bbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_2_V' to 'mmult_hw_weight_bbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_3_V' to 'mmult_hw_weight_bbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_4_V' to 'mmult_hw_weight_bbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_5_V' to 'mmult_hw_weight_bbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_6_V' to 'mmult_hw_weight_bbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_8_7_V' to 'mmult_hw_weight_bbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_0_V' to 'mmult_hw_weight_bbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_1_V' to 'mmult_hw_weight_bbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_2_V' to 'mmult_hw_weight_bbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_3_V' to 'mmult_hw_weight_bbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_4_V' to 'mmult_hw_weight_bbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_5_V' to 'mmult_hw_weight_bbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_6_V' to 'mmult_hw_weight_bbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_9_7_V' to 'mmult_hw_weight_bbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_0_V' to 'mmult_hw_weight_bbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_1_V' to 'mmult_hw_weight_bbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_2_V' to 'mmult_hw_weight_bbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_3_V' to 'mmult_hw_weight_bbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_4_V' to 'mmult_hw_weight_bbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_5_V' to 'mmult_hw_weight_bbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_6_V' to 'mmult_hw_weight_bbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_10_7_V' to 'mmult_hw_weight_bbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_0_V' to 'mmult_hw_weight_bbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_1_V' to 'mmult_hw_weight_bbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_2_V' to 'mmult_hw_weight_bbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_3_V' to 'mmult_hw_weight_bbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_4_V' to 'mmult_hw_weight_bbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_5_V' to 'mmult_hw_weight_bbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_6_V' to 'mmult_hw_weight_bbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_11_7_V' to 'mmult_hw_weight_bbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_0_V' to 'mmult_hw_weight_bbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_1_V' to 'mmult_hw_weight_bbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_2_V' to 'mmult_hw_weight_bbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_3_V' to 'mmult_hw_weight_bbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_4_V' to 'mmult_hw_weight_bbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_5_V' to 'mmult_hw_weight_bbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_6_V' to 'mmult_hw_weight_bbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_12_7_V' to 'mmult_hw_weight_bbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_0_V' to 'mmult_hw_weight_bbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_1_V' to 'mmult_hw_weight_bbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_2_V' to 'mmult_hw_weight_bbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_3_V' to 'mmult_hw_weight_bbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_4_V' to 'mmult_hw_weight_bbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_5_V' to 'mmult_hw_weight_bbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_6_V' to 'mmult_hw_weight_bbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_13_7_V' to 'mmult_hw_weight_bbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_0_V' to 'mmult_hw_weight_bb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_1_V' to 'mmult_hw_weight_bb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_2_V' to 'mmult_hw_weight_bb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_3_V' to 'mmult_hw_weight_bb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_4_V' to 'mmult_hw_weight_bb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_5_V' to 'mmult_hw_weight_bb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_6_V' to 'mmult_hw_weight_bb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_14_7_V' to 'mmult_hw_weight_bb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_0_V' to 'mmult_hw_weight_bb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_1_V' to 'mmult_hw_weight_bb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_2_V' to 'mmult_hw_weight_bcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_3_V' to 'mmult_hw_weight_bcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_4_V' to 'mmult_hw_weight_bccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_5_V' to 'mmult_hw_weight_bcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_6_V' to 'mmult_hw_weight_bceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_15_7_V' to 'mmult_hw_weight_bcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_0_V' to 'mmult_hw_weight_bcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_1_V' to 'mmult_hw_weight_bchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_2_V' to 'mmult_hw_weight_bciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_3_V' to 'mmult_hw_weight_bcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_4_V' to 'mmult_hw_weight_bckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_5_V' to 'mmult_hw_weight_bclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_6_V' to 'mmult_hw_weight_bcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_16_7_V' to 'mmult_hw_weight_bcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_0_V' to 'mmult_hw_weight_bcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_1_V' to 'mmult_hw_weight_bcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_2_V' to 'mmult_hw_weight_bcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_3_V' to 'mmult_hw_weight_bcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_4_V' to 'mmult_hw_weight_bcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_5_V' to 'mmult_hw_weight_bctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_6_V' to 'mmult_hw_weight_bcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_17_7_V' to 'mmult_hw_weight_bcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_0_V' to 'mmult_hw_weight_bcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_1_V' to 'mmult_hw_weight_bcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_2_V' to 'mmult_hw_weight_bcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_3_V' to 'mmult_hw_weight_bczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_4_V' to 'mmult_hw_weight_bcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_5_V' to 'mmult_hw_weight_bcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_6_V' to 'mmult_hw_weight_bcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_18_7_V' to 'mmult_hw_weight_bcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_0_V' to 'mmult_hw_weight_bcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_1_V' to 'mmult_hw_weight_bcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_2_V' to 'mmult_hw_weight_bcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_3_V' to 'mmult_hw_weight_bcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_4_V' to 'mmult_hw_weight_bcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_5_V' to 'mmult_hw_weight_bcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_6_V' to 'mmult_hw_weight_bcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_19_7_V' to 'mmult_hw_weight_bcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_0_V' to 'mmult_hw_weight_bcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_1_V' to 'mmult_hw_weight_bcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_2_V' to 'mmult_hw_weight_bcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_3_V' to 'mmult_hw_weight_bcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_4_V' to 'mmult_hw_weight_bcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_5_V' to 'mmult_hw_weight_bcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_6_V' to 'mmult_hw_weight_bcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_20_7_V' to 'mmult_hw_weight_bcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_0_V' to 'mmult_hw_weight_bcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_1_V' to 'mmult_hw_weight_bcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_2_V' to 'mmult_hw_weight_bcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_3_V' to 'mmult_hw_weight_bcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_4_V' to 'mmult_hw_weight_bcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_5_V' to 'mmult_hw_weight_bcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_6_V' to 'mmult_hw_weight_bc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_21_7_V' to 'mmult_hw_weight_bc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_0_V' to 'mmult_hw_weight_bc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_1_V' to 'mmult_hw_weight_bc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_2_V' to 'mmult_hw_weight_bc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_3_V' to 'mmult_hw_weight_bc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_4_V' to 'mmult_hw_weight_bc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_5_V' to 'mmult_hw_weight_bc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_6_V' to 'mmult_hw_weight_bc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_22_7_V' to 'mmult_hw_weight_bc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_0_V' to 'mmult_hw_weight_bdaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_1_V' to 'mmult_hw_weight_bdbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_2_V' to 'mmult_hw_weight_bdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_3_V' to 'mmult_hw_weight_bddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_4_V' to 'mmult_hw_weight_bdeE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_weight_bdeE' is changed to 'mmult_hw_weight_bdeE_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_5_V' to 'mmult_hw_weight_bdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_6_V' to 'mmult_hw_weight_bdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_23_7_V' to 'mmult_hw_weight_bdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_0_V' to 'mmult_hw_weight_bdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_1_V' to 'mmult_hw_weight_bdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_2_V' to 'mmult_hw_weight_bdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_3_V' to 'mmult_hw_weight_bdlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_4_V' to 'mmult_hw_weight_bdmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_5_V' to 'mmult_hw_weight_bdnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_6_V' to 'mmult_hw_weight_bdoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_24_7_V' to 'mmult_hw_weight_bdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_0_V' to 'mmult_hw_weight_bdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_1_V' to 'mmult_hw_weight_bdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_2_V' to 'mmult_hw_weight_bdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_3_V' to 'mmult_hw_weight_bdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_4_V' to 'mmult_hw_weight_bduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_5_V' to 'mmult_hw_weight_bdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_6_V' to 'mmult_hw_weight_bdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_25_7_V' to 'mmult_hw_weight_bdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_0_V' to 'mmult_hw_weight_bdyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_1_V' to 'mmult_hw_weight_bdzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_2_V' to 'mmult_hw_weight_bdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_3_V' to 'mmult_hw_weight_bdBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_4_V' to 'mmult_hw_weight_bdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_5_V' to 'mmult_hw_weight_bdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_6_V' to 'mmult_hw_weight_bdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_26_7_V' to 'mmult_hw_weight_bdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_0_V' to 'mmult_hw_weight_bdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_1_V' to 'mmult_hw_weight_bdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_2_V' to 'mmult_hw_weight_bdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_3_V' to 'mmult_hw_weight_bdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_4_V' to 'mmult_hw_weight_bdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_5_V' to 'mmult_hw_weight_bdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_6_V' to 'mmult_hw_weight_bdMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_27_7_V' to 'mmult_hw_weight_bdNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_0_V' to 'mmult_hw_weight_bdOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_1_V' to 'mmult_hw_weight_bdPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_2_V' to 'mmult_hw_weight_bdQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_3_V' to 'mmult_hw_weight_bdRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_4_V' to 'mmult_hw_weight_bdSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_5_V' to 'mmult_hw_weight_bdTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_6_V' to 'mmult_hw_weight_bdUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_28_7_V' to 'mmult_hw_weight_bdVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_0_V' to 'mmult_hw_weight_bdWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_1_V' to 'mmult_hw_weight_bdXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_2_V' to 'mmult_hw_weight_bdYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_3_V' to 'mmult_hw_weight_bdZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_4_V' to 'mmult_hw_weight_bd0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_5_V' to 'mmult_hw_weight_bd1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_6_V' to 'mmult_hw_weight_bd2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_29_7_V' to 'mmult_hw_weight_bd3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_0_V' to 'mmult_hw_weight_bd4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_1_V' to 'mmult_hw_weight_bd5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_2_V' to 'mmult_hw_weight_bd6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_3_V' to 'mmult_hw_weight_bd7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_4_V' to 'mmult_hw_weight_bd8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_5_V' to 'mmult_hw_weight_bd9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_6_V' to 'mmult_hw_weight_beaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_30_7_V' to 'mmult_hw_weight_bebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_0_V' to 'mmult_hw_weight_becO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_1_V' to 'mmult_hw_weight_bedO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_2_V' to 'mmult_hw_weight_beeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_3_V' to 'mmult_hw_weight_befO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_4_V' to 'mmult_hw_weight_begO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_5_V' to 'mmult_hw_weight_behP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_6_V' to 'mmult_hw_weight_beiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_31_7_V' to 'mmult_hw_weight_bejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_0_V' to 'mmult_hw_in_buf_0ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_1_V' to 'mmult_hw_in_buf_0elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_2_V' to 'mmult_hw_in_buf_0emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_3_V' to 'mmult_hw_in_buf_0enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_4_V' to 'mmult_hw_in_buf_0eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_5_V' to 'mmult_hw_in_buf_0epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_6_V' to 'mmult_hw_in_buf_0eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_0_7_V' to 'mmult_hw_in_buf_0erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_0_V' to 'mmult_hw_in_buf_1esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_1_V' to 'mmult_hw_in_buf_1etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_2_V' to 'mmult_hw_in_buf_1euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_3_V' to 'mmult_hw_in_buf_1evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_4_V' to 'mmult_hw_in_buf_1ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_5_V' to 'mmult_hw_in_buf_1exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_6_V' to 'mmult_hw_in_buf_1eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_1_7_V' to 'mmult_hw_in_buf_1ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_0_V' to 'mmult_hw_in_buf_2eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_1_V' to 'mmult_hw_in_buf_2eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_2_V' to 'mmult_hw_in_buf_2eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_3_V' to 'mmult_hw_in_buf_2eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_4_V' to 'mmult_hw_in_buf_2eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_5_V' to 'mmult_hw_in_buf_2eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_6_V' to 'mmult_hw_in_buf_2eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_2_7_V' to 'mmult_hw_in_buf_2eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_0_V' to 'mmult_hw_in_buf_3eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_1_V' to 'mmult_hw_in_buf_3eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_2_V' to 'mmult_hw_in_buf_3eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_3_V' to 'mmult_hw_in_buf_3eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_4_V' to 'mmult_hw_in_buf_3eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_5_V' to 'mmult_hw_in_buf_3eNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_6_V' to 'mmult_hw_in_buf_3eOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_3_7_V' to 'mmult_hw_in_buf_3ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_0_V' to 'mmult_hw_in_buf_4eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_1_V' to 'mmult_hw_in_buf_4eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_2_V' to 'mmult_hw_in_buf_4eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_3_V' to 'mmult_hw_in_buf_4eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_4_V' to 'mmult_hw_in_buf_4eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_5_V' to 'mmult_hw_in_buf_4eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_6_V' to 'mmult_hw_in_buf_4eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_4_7_V' to 'mmult_hw_in_buf_4eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_0_V' to 'mmult_hw_in_buf_5eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_1_V' to 'mmult_hw_in_buf_5eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_2_V' to 'mmult_hw_in_buf_5e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_3_V' to 'mmult_hw_in_buf_5e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_4_V' to 'mmult_hw_in_buf_5e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_5_V' to 'mmult_hw_in_buf_5e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_6_V' to 'mmult_hw_in_buf_5e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_5_7_V' to 'mmult_hw_in_buf_5e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_0_V' to 'mmult_hw_in_buf_6e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_1_V' to 'mmult_hw_in_buf_6e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_2_V' to 'mmult_hw_in_buf_6e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_3_V' to 'mmult_hw_in_buf_6e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_4_V' to 'mmult_hw_in_buf_6faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_5_V' to 'mmult_hw_in_buf_6fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_6_V' to 'mmult_hw_in_buf_6fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_6_7_V' to 'mmult_hw_in_buf_6fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_0_V' to 'mmult_hw_in_buf_7feY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_1_V' to 'mmult_hw_in_buf_7ffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_2_V' to 'mmult_hw_in_buf_7fgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_3_V' to 'mmult_hw_in_buf_7fhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_4_V' to 'mmult_hw_in_buf_7fiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_5_V' to 'mmult_hw_in_buf_7fjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_6_V' to 'mmult_hw_in_buf_7fkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_7_7_V' to 'mmult_hw_in_buf_7flZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_0_V' to 'mmult_hw_in_buf_8fmZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_1_V' to 'mmult_hw_in_buf_8fn0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_2_V' to 'mmult_hw_in_buf_8fo0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_3_V' to 'mmult_hw_in_buf_8fp0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_4_V' to 'mmult_hw_in_buf_8fq0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_5_V' to 'mmult_hw_in_buf_8fr0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_6_V' to 'mmult_hw_in_buf_8fs0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_8_7_V' to 'mmult_hw_in_buf_8ft1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_0_V' to 'mmult_hw_in_buf_9fu1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_1_V' to 'mmult_hw_in_buf_9fv1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_2_V' to 'mmult_hw_in_buf_9fw1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_3_V' to 'mmult_hw_in_buf_9fx1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_4_V' to 'mmult_hw_in_buf_9fy1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_5_V' to 'mmult_hw_in_buf_9fz2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_6_V' to 'mmult_hw_in_buf_9fA2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_9_7_V' to 'mmult_hw_in_buf_9fB2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_0_V' to 'mmult_hw_in_buf_1fC2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_1_V' to 'mmult_hw_in_buf_1fD2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_2_V' to 'mmult_hw_in_buf_1fE2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_3_V' to 'mmult_hw_in_buf_1fF3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_4_V' to 'mmult_hw_in_buf_1fG3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_5_V' to 'mmult_hw_in_buf_1fH3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_6_V' to 'mmult_hw_in_buf_1fI3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_10_7_V' to 'mmult_hw_in_buf_1fJ3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_0_V' to 'mmult_hw_in_buf_1fK3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_1_V' to 'mmult_hw_in_buf_1fL3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_2_V' to 'mmult_hw_in_buf_1fM4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_3_V' to 'mmult_hw_in_buf_1fN4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_4_V' to 'mmult_hw_in_buf_1fO4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_5_V' to 'mmult_hw_in_buf_1fP4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_6_V' to 'mmult_hw_in_buf_1fQ4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_11_7_V' to 'mmult_hw_in_buf_1fR4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_0_V' to 'mmult_hw_in_buf_1fS5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_1_V' to 'mmult_hw_in_buf_1fT5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_2_V' to 'mmult_hw_in_buf_1fU5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_3_V' to 'mmult_hw_in_buf_1fV5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_4_V' to 'mmult_hw_in_buf_1fW5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_5_V' to 'mmult_hw_in_buf_1fX5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_6_V' to 'mmult_hw_in_buf_1fY6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_12_7_V' to 'mmult_hw_in_buf_1fZ6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_0_V' to 'mmult_hw_in_buf_1f06' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_1_V' to 'mmult_hw_in_buf_1f16' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_2_V' to 'mmult_hw_in_buf_1f26' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_3_V' to 'mmult_hw_in_buf_1f36' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_4_V' to 'mmult_hw_in_buf_1f47' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_5_V' to 'mmult_hw_in_buf_1f57' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_6_V' to 'mmult_hw_in_buf_1f67' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_13_7_V' to 'mmult_hw_in_buf_1f77' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_0_V' to 'mmult_hw_in_buf_1f87' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_1_V' to 'mmult_hw_in_buf_1f97' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_2_V' to 'mmult_hw_in_buf_1ga8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_3_V' to 'mmult_hw_in_buf_1gb8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_4_V' to 'mmult_hw_in_buf_1gc8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_5_V' to 'mmult_hw_in_buf_1gd8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_6_V' to 'mmult_hw_in_buf_1ge8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_14_7_V' to 'mmult_hw_in_buf_1gf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_0_V' to 'mmult_hw_in_buf_1gg8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_1_V' to 'mmult_hw_in_buf_1gh9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_2_V' to 'mmult_hw_in_buf_1gi9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_3_V' to 'mmult_hw_in_buf_1gj9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_4_V' to 'mmult_hw_in_buf_1gk9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_5_V' to 'mmult_hw_in_buf_1gl9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_6_V' to 'mmult_hw_in_buf_1gm9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_15_7_V' to 'mmult_hw_in_buf_1gnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_0_V' to 'mmult_hw_in_buf_1gob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_1_V' to 'mmult_hw_in_buf_1gpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_2_V' to 'mmult_hw_in_buf_1gqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_3_V' to 'mmult_hw_in_buf_1grb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_4_V' to 'mmult_hw_in_buf_1gsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_5_V' to 'mmult_hw_in_buf_1gtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_6_V' to 'mmult_hw_in_buf_1gub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_16_7_V' to 'mmult_hw_in_buf_1gvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_0_V' to 'mmult_hw_in_buf_1gwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_1_V' to 'mmult_hw_in_buf_1gxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_2_V' to 'mmult_hw_in_buf_1gyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_3_V' to 'mmult_hw_in_buf_1gzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_4_V' to 'mmult_hw_in_buf_1gAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_5_V' to 'mmult_hw_in_buf_1gBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_6_V' to 'mmult_hw_in_buf_1gCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_17_7_V' to 'mmult_hw_in_buf_1gDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_0_V' to 'mmult_hw_in_buf_1gEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_1_V' to 'mmult_hw_in_buf_1gFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_2_V' to 'mmult_hw_in_buf_1gGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_3_V' to 'mmult_hw_in_buf_1gHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_4_V' to 'mmult_hw_in_buf_1gIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_5_V' to 'mmult_hw_in_buf_1gJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_6_V' to 'mmult_hw_in_buf_1gKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_18_7_V' to 'mmult_hw_in_buf_1gLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_0_V' to 'mmult_hw_in_buf_1gMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_1_V' to 'mmult_hw_in_buf_1gNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_1gNb' is changed to 'mmult_hw_in_buf_1gNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_2_V' to 'mmult_hw_in_buf_1gOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_1gOb' is changed to 'mmult_hw_in_buf_1gOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_3_V' to 'mmult_hw_in_buf_1gPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_1gPb' is changed to 'mmult_hw_in_buf_1gPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_4_V' to 'mmult_hw_in_buf_1gQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_1gQb' is changed to 'mmult_hw_in_buf_1gQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_5_V' to 'mmult_hw_in_buf_1gRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_1gRb' is changed to 'mmult_hw_in_buf_1gRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_6_V' to 'mmult_hw_in_buf_1gSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_1gSb' is changed to 'mmult_hw_in_buf_1gSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_19_7_V' to 'mmult_hw_in_buf_1gTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_1gTb' is changed to 'mmult_hw_in_buf_1gTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_0_V' to 'mmult_hw_in_buf_2gUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_1_V' to 'mmult_hw_in_buf_2gVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_2_V' to 'mmult_hw_in_buf_2gWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_3_V' to 'mmult_hw_in_buf_2gXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_4_V' to 'mmult_hw_in_buf_2gYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_5_V' to 'mmult_hw_in_buf_2gZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_6_V' to 'mmult_hw_in_buf_2g0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_20_7_V' to 'mmult_hw_in_buf_2g1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_0_V' to 'mmult_hw_in_buf_2g2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_1_V' to 'mmult_hw_in_buf_2g3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_2_V' to 'mmult_hw_in_buf_2g4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_3_V' to 'mmult_hw_in_buf_2g5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_4_V' to 'mmult_hw_in_buf_2g6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_5_V' to 'mmult_hw_in_buf_2g7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_6_V' to 'mmult_hw_in_buf_2g8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_21_7_V' to 'mmult_hw_in_buf_2g9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_0_V' to 'mmult_hw_in_buf_2hab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_1_V' to 'mmult_hw_in_buf_2hbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_2_V' to 'mmult_hw_in_buf_2hcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_3_V' to 'mmult_hw_in_buf_2hdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_4_V' to 'mmult_hw_in_buf_2heb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_5_V' to 'mmult_hw_in_buf_2hfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_6_V' to 'mmult_hw_in_buf_2hgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_22_7_V' to 'mmult_hw_in_buf_2hhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_0_V' to 'mmult_hw_in_buf_2hib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_1_V' to 'mmult_hw_in_buf_2hjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_2_V' to 'mmult_hw_in_buf_2hkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_3_V' to 'mmult_hw_in_buf_2hlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_4_V' to 'mmult_hw_in_buf_2hmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_5_V' to 'mmult_hw_in_buf_2hnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_6_V' to 'mmult_hw_in_buf_2hob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_23_7_V' to 'mmult_hw_in_buf_2hpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_0_V' to 'mmult_hw_in_buf_2hqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_1_V' to 'mmult_hw_in_buf_2hrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_2_V' to 'mmult_hw_in_buf_2hsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_3_V' to 'mmult_hw_in_buf_2htb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_4_V' to 'mmult_hw_in_buf_2hub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_5_V' to 'mmult_hw_in_buf_2hvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_6_V' to 'mmult_hw_in_buf_2hwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_24_7_V' to 'mmult_hw_in_buf_2hxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_0_V' to 'mmult_hw_in_buf_2hyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_1_V' to 'mmult_hw_in_buf_2hzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_2_V' to 'mmult_hw_in_buf_2hAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hAb' is changed to 'mmult_hw_in_buf_2hAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_3_V' to 'mmult_hw_in_buf_2hBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hBb' is changed to 'mmult_hw_in_buf_2hBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_4_V' to 'mmult_hw_in_buf_2hCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hCb' is changed to 'mmult_hw_in_buf_2hCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_5_V' to 'mmult_hw_in_buf_2hDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hDb' is changed to 'mmult_hw_in_buf_2hDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_6_V' to 'mmult_hw_in_buf_2hEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hEb' is changed to 'mmult_hw_in_buf_2hEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_25_7_V' to 'mmult_hw_in_buf_2hFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hFb' is changed to 'mmult_hw_in_buf_2hFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_0_V' to 'mmult_hw_in_buf_2hGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hGb' is changed to 'mmult_hw_in_buf_2hGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_1_V' to 'mmult_hw_in_buf_2hHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hHb' is changed to 'mmult_hw_in_buf_2hHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_2_V' to 'mmult_hw_in_buf_2hIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hIb' is changed to 'mmult_hw_in_buf_2hIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_3_V' to 'mmult_hw_in_buf_2hJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hJb' is changed to 'mmult_hw_in_buf_2hJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_4_V' to 'mmult_hw_in_buf_2hKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hKb' is changed to 'mmult_hw_in_buf_2hKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_5_V' to 'mmult_hw_in_buf_2hLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hLb' is changed to 'mmult_hw_in_buf_2hLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_6_V' to 'mmult_hw_in_buf_2hMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hMb' is changed to 'mmult_hw_in_buf_2hMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_26_7_V' to 'mmult_hw_in_buf_2hNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hNb' is changed to 'mmult_hw_in_buf_2hNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_0_V' to 'mmult_hw_in_buf_2hOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hOb' is changed to 'mmult_hw_in_buf_2hOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_1_V' to 'mmult_hw_in_buf_2hPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hPb' is changed to 'mmult_hw_in_buf_2hPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_2_V' to 'mmult_hw_in_buf_2hQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hQb' is changed to 'mmult_hw_in_buf_2hQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_3_V' to 'mmult_hw_in_buf_2hRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hRb' is changed to 'mmult_hw_in_buf_2hRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_4_V' to 'mmult_hw_in_buf_2hSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hSb' is changed to 'mmult_hw_in_buf_2hSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_5_V' to 'mmult_hw_in_buf_2hTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hTb' is changed to 'mmult_hw_in_buf_2hTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_6_V' to 'mmult_hw_in_buf_2hUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hUb' is changed to 'mmult_hw_in_buf_2hUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_27_7_V' to 'mmult_hw_in_buf_2hVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hVb' is changed to 'mmult_hw_in_buf_2hVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_0_V' to 'mmult_hw_in_buf_2hWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hWb' is changed to 'mmult_hw_in_buf_2hWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_1_V' to 'mmult_hw_in_buf_2hXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hXb' is changed to 'mmult_hw_in_buf_2hXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_2_V' to 'mmult_hw_in_buf_2hYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hYb' is changed to 'mmult_hw_in_buf_2hYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_3_V' to 'mmult_hw_in_buf_2hZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'mmult_hw_in_buf_2hZb' is changed to 'mmult_hw_in_buf_2hZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_4_V' to 'mmult_hw_in_buf_2h0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_5_V' to 'mmult_hw_in_buf_2h1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_6_V' to 'mmult_hw_in_buf_2h2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_28_7_V' to 'mmult_hw_in_buf_2h3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_0_V' to 'mmult_hw_in_buf_2h4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_1_V' to 'mmult_hw_in_buf_2h5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_2_V' to 'mmult_hw_in_buf_2h6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_3_V' to 'mmult_hw_in_buf_2h7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_4_V' to 'mmult_hw_in_buf_2h8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_5_V' to 'mmult_hw_in_buf_2h9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_6_V' to 'mmult_hw_in_buf_2iab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_29_7_V' to 'mmult_hw_in_buf_2ibb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_0_V' to 'mmult_hw_in_buf_3icb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_1_V' to 'mmult_hw_in_buf_3idb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_2_V' to 'mmult_hw_in_buf_3ieb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_3_V' to 'mmult_hw_in_buf_3ifb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_4_V' to 'mmult_hw_in_buf_3igb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_5_V' to 'mmult_hw_in_buf_3ihb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_6_V' to 'mmult_hw_in_buf_3iib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_30_7_V' to 'mmult_hw_in_buf_3ijb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_0_V' to 'mmult_hw_in_buf_3ikb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_1_V' to 'mmult_hw_in_buf_3ilb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_2_V' to 'mmult_hw_in_buf_3imb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_3_V' to 'mmult_hw_in_buf_3inb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_4_V' to 'mmult_hw_in_buf_3iob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_5_V' to 'mmult_hw_in_buf_3ipb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_6_V' to 'mmult_hw_in_buf_3iqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_in_buf_31_7_V' to 'mmult_hw_in_buf_3irb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_mul_8ns_8s_16_3' to 'mmult_hw_mul_8ns_isb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_mac_muladd_8ns_8s_32ns_32_1' to 'mmult_hw_mac_mulaitb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_mac_muladd_8ns_8s_16s_17_1' to 'mmult_hw_mac_mulaiub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_mac_muladd_8ns_8s_17s_18_1' to 'mmult_hw_mac_mulaivb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_mac_mulaitb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_mac_mulaiub': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_mac_mulaivb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_mul_8ns_isb': 127 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-100] Command         create_rtl_model returned 0; 3.59 sec.
INFO: [HLS 200-111]  Elapsed time: 6.39 seconds; current allocated memory: 172.870 MB.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         gen_rtl mmult_hw -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/syn/systemc/mmult_hw -synmodules mmult_hw 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0.06 sec.
INFO: [HLS 200-100] Execute         gen_rtl mmult_hw -istop -style xilinx -f -lang vhdl -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/syn/vhdl/mmult_hw 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 1.67 sec.
INFO: [HLS 200-100] Execute         gen_rtl mmult_hw -istop -style xilinx -f -lang vlog -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/syn/verilog/mmult_hw 
INFO: [HLS 200-100] Command         gen_rtl returned 0; 0.86 sec.
INFO: [HLS 200-100] Execute         export_constraint_db -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.constraint.tcl -f -tool general 
INFO: [HLS 200-100] Command         export_constraint_db returned 0; 0 sec.
INFO: [HLS 200-100] Execute         report -model mmult_hw -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.design.xml -verbose -f -dv 
INFO: [HLS 200-100] Command         report returned 0; 1.62 sec.
INFO: [HLS 200-100] Execute         report -model mmult_hw -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.sdaccel.xml -verbose -f -sdaccel 
INFO: [HLS 200-100] Command         report returned 0; 2.49 sec.
INFO: [HLS 200-100] Execute         gen_tb_info mmult_hw -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw -p /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db 
INFO: [HLS 200-100] Command         gen_tb_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute         report -model mmult_hw -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/syn/report/mmult_hw_csynth.rpt -f 
INFO: [HLS 200-100] Command         report returned 0; 0.86 sec.
INFO: [HLS 200-100] Execute         report -model mmult_hw -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/syn/report/mmult_hw_csynth.xml -f -x 
INFO: [HLS 200-100] Command         report returned 0; 0.82 sec.
INFO: [HLS 200-100] Execute         report -model mmult_hw -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command         report returned 0; 2.96 sec.
INFO: [HLS 200-100] Execute         db_write -model mmult_hw -o /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.adb -f 
INFO: [HLS 200-100] Command         db_write returned 0; 1.52 sec.
INFO: [HLS 200-100] Execute         sc_get_clocks mmult_hw 
INFO: [HLS 200-100] Command         sc_get_clocks returned 0; 0 sec.
INFO: [HLS 200-100] Execute         sc_get_portdomain mmult_hw 
INFO: [HLS 200-100] Command         sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: mmult_hw
INFO: [HLS 200-0] Handling components in module [mmult_hw] ... 
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [HLS 200-0] Found component mmult_hw_mul_8ns_isb.
INFO: [HLS 200-0] Append model mmult_hw_mul_8ns_isb
INFO: [HLS 200-0] Found component mmult_hw_mac_mulaitb.
INFO: [HLS 200-0] Append model mmult_hw_mac_mulaitb
INFO: [HLS 200-0] Found component mmult_hw_mac_mulaiub.
INFO: [HLS 200-0] Append model mmult_hw_mac_mulaiub
INFO: [HLS 200-0] Found component mmult_hw_mac_mulaivb.
INFO: [HLS 200-0] Append model mmult_hw_mac_mulaivb
INFO: [HLS 200-0] Found component mmult_hw_offset_bbkb.
INFO: [HLS 200-0] Append model mmult_hw_offset_bbkb
INFO: [HLS 200-0] Found component mmult_hw_weight_bcud.
INFO: [HLS 200-0] Append model mmult_hw_weight_bcud
INFO: [HLS 200-0] Found component mmult_hw_in_buf_0ekP.
INFO: [HLS 200-0] Append model mmult_hw_in_buf_0ekP
INFO: [HLS 200-0] Found component mmult_hw_out_buf_V.
INFO: [HLS 200-0] Append model mmult_hw_out_buf_V
INFO: [HLS 200-0] Found component mmult_hw_CONTROL_BUS_s_axi.
INFO: [HLS 200-0] Append model mmult_hw_CONTROL_BUS_s_axi
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Append model mmult_hw
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: mmult_hw_mul_8ns_isb mmult_hw_mac_mulaitb mmult_hw_mac_mulaiub mmult_hw_mac_mulaivb mmult_hw_offset_bbkb mmult_hw_weight_bcud mmult_hw_in_buf_0ekP mmult_hw_out_buf_V mmult_hw_CONTROL_BUS_s_axi mmult_hw
INFO: [HLS 200-0] To file: write model mmult_hw_mul_8ns_isb
INFO: [HLS 200-0] To file: write model mmult_hw_mac_mulaitb
INFO: [HLS 200-0] To file: write model mmult_hw_mac_mulaiub
INFO: [HLS 200-0] To file: write model mmult_hw_mac_mulaivb
INFO: [HLS 200-0] To file: write model mmult_hw_offset_bbkb
INFO: [HLS 200-0] To file: write model mmult_hw_weight_bcud
INFO: [HLS 200-0] To file: write model mmult_hw_in_buf_0ekP
INFO: [HLS 200-0] To file: write model mmult_hw_out_buf_V
INFO: [HLS 200-0] To file: write model mmult_hw_CONTROL_BUS_s_axi
INFO: [HLS 200-0] To file: write model mmult_hw
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
INFO: [HLS 200-100] Execute         export_ssdm /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/a.export.ll 
INFO: [HLS 200-100] Command         export_ssdm returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute                 source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute                 source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command                 ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'mmult_hw_mul_8ns_isb_Mul3S_0'
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_bbkb_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_bcud_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_in_buf_0ekP_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_out_buf_V_ram' using block RAMs.
INFO: [HLS 200-100] Execute           source ./CONTROL_BUS.slave.tcl 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.1 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 632.414 ; gain = 293.574 ; free physical = 1622 ; free virtual = 7255
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-100] Command       autosyn returned 0; 29.24 sec.
INFO: [HLS 200-100] Command     csynth_design returned 0; 44.86 sec.
INFO: [HLS 200-100] Execute     export_design -evaluate verilog -format ip_catalog 
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.constraint.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.tbgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.constraint.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.constraint.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.constraint.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.12 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/mmult_hw.constraint.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.11 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute           source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.15 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /home/krueger/vivado-2017-1/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/krueger/cs5222/projects/project2/cs5222-lab-fpga-mlp/zynq/build/accel/solution0/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command     export_design returned 0; 432.32 sec.
INFO: [HLS 200-100] Execute     close_project 
INFO: [HLS 200-100] Command     close_project returned 0; 0 sec.
INFO: [HLS 200-100] Execute     cleanup_all 
INFO: [HLS 200-100] Command     cleanup_all returned 0; 0.09 sec.
