Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Oct 27 15:30:32 2019
| Host         : DESKTOP-2IK6IHS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adder_control_sets_placed.rpt
| Design       : adder
| Device       : xc7a50t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+------------------+------------------+----------------+
|            Clock Signal           | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+------------------+------------------+----------------+
|  myadder1/d_a_to_g_reg[6]_i_2_n_0 |               |                  |                1 |              3 |
|  clk_IBUF_BUFG                    |               |                  |                3 |              4 |
|  clk_IBUF_BUFG                    |               | myadder1/cout2   |                2 |              4 |
|  clk_IBUF_BUFG                    |               | myadder1/i2[16]  |                5 |             14 |
+-----------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     2 |
| 14     |                     1 |
+--------+-----------------------+


