
<html><head><title>PSL Assertions</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668920" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="PSL Assertions" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Analog Mixed-Signal,Spectre AMS Designer,Spectre AMS Designer," />
<meta name="prod_subfeature" content="wreal ,Verilog-AMS, wreal, Verilog-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668920" />
<meta name="NextFile" content="Limitations_of_Using_PSL_Assertions.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Strength-Based_Interface_Element__SIE_.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- PSL Assertions" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Strength-Based_Interface_Element__SIE_.html" title="Strength-Based_Interface_Element__SIE_">Strength-Based_Interface_Eleme ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Limitations_of_Using_PSL_Assertions.html" title="Limitations_of_Using_PSL_Assertions">Limitations_of_Using_PSL_Asser ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>PSL Assertions</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="PSLAssertions-PSL"></span>Using the AMS Designer simulator, you can specify<span>&#160;</span><a href="Glossary.html#Glossary-1034986">PSL</a><span>&#160;</span>assertions on<code><span>&#160;</span>real<span>&#160;</span></code>and Verilog-AMS<code><span>&#160;</span>wreal<span>&#160;</span></code>nets that connect to<code><span>&#160;</span>electrical<span>&#160;</span></code>nets. This methodology enables you to use PSL assertions with analog and mixed-signal blocks that you model using the Verilog-AMS wreal&#160;data type.</p>

<p>You must use the<span>&#160;</span><code>-assert</code><span>&#160;</span>option with the<span>&#160;</span><code>xrun</code><span>&#160;</span>or<span>&#160;</span><code>xmvlog</code><span>&#160;</span>command to enable PSL assertions.</p>

<p>Expressions involving<code><span>&#160;</span>wreal<span>&#160;</span></code>type objects that are explicitly declared can appear in PSL assertions in boolean expressions, clocking expressions, and as actual arguments in property and sequence instances.</p>

<p><code>wreal mywreal1, mywreal2;</code></p>

<p><code>reg clk;</code></p>

<p><code>// psl assert always ({mywreal1 &gt; 4.4; mywreal2 &lt; 6.6}) @(posedge clk);</code></p>

<p>Here is an example of specifying PSL assertions on a<code><span>&#160;</span>wreal<span>&#160;</span></code>net,<code><span>&#160;</span>out1</code>, in a Verilog-AMS module:</p>

<p><code>`timescale 1ns/100ps</code></p>

<p><code>module INV ( out1, in1 );</code></p>

<p><code>&#160;&#160;output out1;</code><br /><code>&#160;&#160;input in1;</code><br /><code>&#160;&#160;wreal in1,<span>&#160;</span><strong>out1</strong>;</code></p>

<p><code>&#160;&#160;real out1_reg;</code></p>

<p><code>&#160;&#160;// psl out_eq_in_real_vams: assert</code><br /><code>&#160;&#160;//&#160;&#160;&#160;never (<span>&#160;</span><strong>out1</strong><span>&#160;</span>&lt; 1.25 &amp;&amp; in1 &lt; 1.25);</code></p>

<p><code>&#160;&#160;// psl out_eq_in_real_vams2: assert</code><br /><code>&#160;&#160;// &#160;&#160;never (<span>&#160;</span><strong>out1</strong><span>&#160;</span>&lt; 1.25 &amp;&amp; in1 &gt; 1.25);</code></p>

<p><code>&#160;&#160;always @(in1)</code><br /><code>&#160;&#160;&#160;&#160;if(in1 &gt; 1.25)</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;out1_reg = 0.0;</code><br /><code>&#160;&#160;&#160;&#160;else</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;out1_reg = 2.5;</code></p>

<p><code>&#160;&#160;assign out1 = out1_reg;</code></p>

<p><code>endmodule</code></p>

<p>For<code><span>&#160;</span>electrical<span>&#160;</span></code>nets, you assign the<code><span>&#160;</span>electrical<span>&#160;</span></code>net to a<code><span>&#160;</span>real<span>&#160;</span></code>or<code><span>&#160;</span>wreal<span>&#160;</span></code>variable, and then specify the PSL assertion on the<code><span>&#160;</span>real<span>&#160;</span></code>or<code><span>&#160;</span>wreal<span>&#160;</span></code>variable. You can also specify PSL assertions directly on<code><span>&#160;</span>electrical<span>&#160;</span></code>nets that are enclosed within access functions.</p>

<p>If PSL assertions are used on a mixed net, the assertion statement affects the discipline of the net. The simulator generates a warning for such scenarios. For example, the AMS simulator generates a warning message when a net is connected to a digital construct in the assertion statement. Discrete discipline is used for such nets during discipline resolution.</p>

<p><code>module top;</code><br /><code>&#160; &#160;ana_test ana_test(abc);</code><br /><code>&#160; &#160;//psl comparator_pos: assert always (((top.abc &gt; 1.0) )) @( posedge(top.ana_test.int_var)) ;</code><br /><code>endmodule&#160;</code></p>

<p><code>module ana_test(ana_port);</code><br /><code>&#160; output ana_port ;</code><br /><code>&#160; electrical ana_port ;</code><br /><code>&#160; reg int_var =0;</code><br /><code>&#160; always #1000 int_var = ~int_var ;</code><br /><code>endmodule</code></p>

<p><code>//psl comparator_pos: assert always (((top.abc &gt; 1.0) )) @( posedge(top.ana_test.int_var)) ;</code></p>

<p>In the above example, net<code><span>&#160;</span>top.abc<span>&#160;</span></code>connects to electrical port, but it will have a resolved discrete discipline because it is used in digital constructs in the assertion statement.</p>

<p>You can use the xmelab option<code><span>&#160;</span>-amselabtrace assert<span>&#160;</span></code>option to trace nets that are connected to digital constructs in an assertion statement.</p>
<h4 id="PSLAssertions-AnalogEventFunctionsforAssertionClocking">Analog Event Functions for Assertion Clocking</h4>

<p>Verilog-AMS analog event functions<code><span>&#160;</span>cross<span>&#160;</span></code>and<code><span>&#160;</span>above<span>&#160;</span></code>are supported as clocking events in PSL assertions. For example:</p>

<p><code>electrical sig1, sig2, sig3;</code><br /><code>reg a, b;</code><br /><code>// psl assert always ({V(sig1);a} |=&gt; {V(sig2);b}) @(cross(V(sig3)));</code></p>
<h4 id="PSLAssertions-SupportforPSLBuilt-InFunctions">Support for PSL Built-In Functions</h4>

<p>Analog expressions are allowed only within the<code><span>&#160;</span>prev<span>&#160;</span></code>PSL built-in sampled value function. It is an error to have analog expressions as arguments to built-in sampled value functions other than<code><span>&#160;</span>prev.</code><span>&#160;</span>For example:</p>

<p><code>// psl assert always ({V(sigout) &gt; 0.5} |=&gt; {prev(V(sigout)) &gt; 0.4}) @(cross(V(sigout))); // ok</code></p>

<p><code>// psl assert always ({V(sigout) &gt; 0.5} |=&gt; {stable(V(sigout)) &gt; 0.4}) @(cross(V(sigout))); // not allowed</code></p>
<h5 id="PSLAssertions-RelatedTopic">Related Topic</h5><ul><li><a href="Limitations_of_Using_PSL_Assertions.html">Limitations of Using PSL Assertions</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Strength-Based_Interface_Element__SIE_.html" id="prev" title="Strength-Based_Interface_Element__SIE_">Strength-Based_Interface_Eleme ...</a></em></b><b><em><a href="Limitations_of_Using_PSL_Assertions.html" id="nex" title="Limitations_of_Using_PSL_Assertions">Limitations_of_Using_PSL_Asser ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>