<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Nov  8 13:00:10 2018" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:arty-z7-20:part0:1.0" DEVICE="7z020" NAME="driver_block_design" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="data_in_0_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_0_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_0_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_0_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_0_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_1_en" SIGIS="undef"/>
    <PORT DIR="O" NAME="data_in_1_rst" SIGIS="rst"/>
    <PORT DIR="I" LEFT="31" NAME="data_in_1_dout" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="data_in_1_clk" SIGIS="clk"/>
    <PORT DIR="O" LEFT="31" NAME="data_in_1_addr" RIGHT="0" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_0" PORT="clk"/>
        <CONNECTION INSTANCE="sout_module_1" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enable_0" SIGIS="undef" SIGNAME="External_Ports_enable_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_0" SIGIS="rst" SIGNAME="External_Ports_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_0" PORT="reset"/>
        <CONNECTION INSTANCE="sout_module_1" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="next_section_0" SIGIS="undef" SIGNAME="External_Ports_next_section_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="next_section"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="buf_selected_0" SIGIS="undef" SIGNAME="External_Ports_buf_selected_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_selected"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="setup_0" SIGIS="undef" SIGNAME="External_Ports_setup_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="setup"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ready_0" SIGIS="undef" SIGNAME="mean_machine_module_0_ready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="ready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gsclk_0" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="gsclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_0" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="latch_0" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sout_0" SIGIS="undef" SIGNAME="sout_module_1_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sout_module_1" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="sout_module_0_data_in" NAME="data_in_0" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_0_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_0_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_0_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_0_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_0_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sout_module_1_data_in" NAME="data_in_1" TYPE="INITIATOR">
      <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
      <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
      <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
      <PARAMETER NAME="READ_WRITE_MODE"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="EN" PHYSICAL="data_in_1_en"/>
        <PORTMAP LOGICAL="RST" PHYSICAL="data_in_1_rst"/>
        <PORTMAP LOGICAL="DOUT" PHYSICAL="data_in_1_dout"/>
        <PORTMAP LOGICAL="CLK" PHYSICAL="data_in_1_clk"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="data_in_1_addr"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/mean_machine_module_0" HWVERSION="1.0" INSTANCE="mean_machine_module_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mean_machine_module" VLNV="xilinx.com:user:mean_machine_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_mean_machine_module_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="next_section" SIGIS="undef" SIGNAME="External_Ports_next_section_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="next_section_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="buf_selected" SIGIS="undef" SIGNAME="External_Ports_buf_selected_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="buf_selected_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="latch_select"/>
            <CONNECTION INSTANCE="sout_module_1" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="bit_num"/>
            <CONNECTION INSTANCE="sout_module_1" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gsclk" SIGIS="undef" SIGNAME="mean_machine_module_0_gsclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gsclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sclk" SIGIS="undef" SIGNAME="mean_machine_module_0_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="latch" SIGIS="undef" SIGNAME="mean_machine_module_0_latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="latch_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="buf_select" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_1" PORT="buf_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="mean_machine_module_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="setup" SIGIS="undef" SIGNAME="External_Ports_setup_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="setup_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sout_module_0" HWVERSION="1.0" INSTANCE="sout_module_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_1" PORT="pass_through_bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_0_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sout_module_1" HWVERSION="1.0" INSTANCE="sout_module_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sout_module" VLNV="xilinx.com:user:sout_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_sout_module_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="bit_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_bit_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="bit_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="buf_num" RIGHT="0" SIGIS="undef" SIGNAME="mean_machine_module_0_buf_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="buf_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pass_through_bit" SIGIS="undef" SIGNAME="sout_module_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="latch_select" SIGIS="undef" SIGNAME="mean_machine_module_0_latch_select">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mean_machine_module_0" PORT="latch_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="sout_module_1_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="b_clk" SIGIS="clk"/>
        <PORT DIR="O" LEFT="31" NAME="b_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="b_d_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_en" SIGIS="undef"/>
        <PORT DIR="O" NAME="b_rst" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sout_module_1_data_in" NAME="data_in" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="b_en"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="b_rst"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="b_d_out"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="b_clk"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="b_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="driver_block_design_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sout_module_0" PORT="buf_num"/>
            <CONNECTION INSTANCE="sout_module_0" PORT="pass_through_bit"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
