C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Asyn_FIFIO/asyn_fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Asyn_FIFIO/asyn_fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module asyn_fifo

Top level modules:
	asyn_fifo

} {} {}} C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Asyn_FIFIO/tb_asyn_fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/miaqi/Documents/job/prep/clock_domain_crossing/Asyn_FIFIO/tb_asyn_fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_asyn_fifo

Top level modules:
	tb_asyn_fifo

} {} {}}
