0.7
2020.2
May 22 2024
18:54:44
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,1748969326,verilog,,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,tinyriscv_soc_tb,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/clint.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/csr_reg.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,clint,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/csr_reg.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/ctrl.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,csr_reg,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/ctrl.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/div.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,ctrl,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,1748953416,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v;/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/clint.v,,,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/div.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/ex.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,div,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/ex.v,1748969107,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/full_handshake_rx.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,ex,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/id.v,1748969226,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/id_ex.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,id,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/id_ex.v,1748969082,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/if_id.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,id_ex,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/if_id.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_dm.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,if_id,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/mac.v,1748348457,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/new/mac_load_reg.v,,mac_128,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/mac_regs.v,1748964211,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/gen_buf.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,mac_regs,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/pc_reg.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/ram.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,pc_reg,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/regs.v,1748963871,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/rib.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,regs,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/rib.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/rom.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,rib,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/tinyriscv.v,1748969222,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/uart.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,tinyriscv,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_dm.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_driver.v,,jtag_dm,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_driver.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_top.v,,jtag_driver,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/jtag_top.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/mac.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,jtag_top,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/uart_debug.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/soc/tinyriscv_soc_top.v,,uart_debug,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/gpio.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/id.v,,gpio,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/ram.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/regs.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,ram,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/rom.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/spi.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,rom,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/spi.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/timer.v,,spi,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/timer.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/tinyriscv.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,timer,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/uart.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/debug/uart_debug.v,,uart,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/soc/tinyriscv_soc_top.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/mac_regs.v,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/defines.v,tinyriscv_soc_top,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/full_handshake_rx.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/full_handshake_tx.v,,full_handshake_rx,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/full_handshake_tx.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/gen_dff.v,,full_handshake_tx,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/gen_buf.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/new/mac_load_config.v,,gen_ticks_sync,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/utils/gen_dff.v,1748348433,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/perips/gpio.v,,gen_en_dff;gen_pipe_dff;gen_rst_0_dff;gen_rst_1_dff;gen_rst_def_dff,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/new/mac_load_config.v,1748952389,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v,,mac_load_config,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/new/mac_load_reg.v,1748969582,verilog,,/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/sources_1/imports/rtl_load/core/pc_reg.v,,mac_load_reg,,,../../../../tinyriscv_load.srcs/sources_1/imports/rtl_load/core,,,,,
