/*
	Copyright 2016 - 2022 Benjamin Vedder	benjamin@vedder.se
	Copyright 2022 Jakub Tomczak

	This file is part of the VESC firmware.

	The VESC firmware is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    The VESC firmware is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "encoder/enc_abi.h"
#include "encoder/encoder_cfg.h"
#include "ch.h"
#include "hal.h"
#include "hw.h"
#include "mc_interface.h"
#include "utils_math.h"

#include <string.h>
#include <math.h>

static void enc_abi_pin_isr(ABI_config_t *cfg) {
	// Only reset if the pin is still high to avoid too short pulses, which
	// most likely are noise.
	__NOP();
	__NOP();
	__NOP();
	__NOP();
	if (palReadPad(cfg->I_gpio, cfg->I_pin)) {
		const unsigned int cnt = cfg->timer->CNT;
		const unsigned int lim = cfg->counts / 20;

		cfg->state.cnt_at_ind_last = cfg->timer->CNT;
		cfg->state.index_pulse_cnt++;

		if (cfg->state.index_found) {
			// Some plausibility filtering.
			if (cnt > (cfg->counts - lim) || cnt < lim) {
				cfg->timer->CNT = 0;
				cfg->state.bad_pulses = 0;
			} else {
				cfg->state.bad_pulses++;

				if (cfg->state.bad_pulses > 5) {
					cfg->state.index_found = 0;
				}
			}
		} else {
			cfg->timer->CNT = 0;
			cfg->state.index_found = true;
			cfg->state.bad_pulses = 0;
		}
	}
}

bool enc_abi_init(ABI_config_t *cfg) {
	memset(&cfg->state, 0, sizeof(ABI_state));

	palSetPadMode(cfg->A_gpio, cfg->A_pin, PAL_MODE_ALTERNATE(cfg->tim_af));
	palSetPadMode(cfg->B_gpio, cfg->B_pin, PAL_MODE_ALTERNATE(cfg->tim_af));
	palSetPadMode(cfg->I_gpio, cfg->I_pin, PAL_MODE_INPUT_PULLUP);

	// Enable timer clock
	HW_ENC_TIM_CLK_EN();

	// Enable SYSCFG clock
	rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);

	// Set the encoder Mode - Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges
	//depending on the level of the other input
	cfg->timer->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1;
	// Select the Capture Compare 1 and the Capture Compare 2 as input
	cfg->timer->CCMR1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
	// Set the Autoreload Register value
	cfg->timer->ARR = cfg->counts - 1;
	// Filter
	cfg->timer->CCMR1 |= 6 << 12 | 6 << 4;
	cfg->timer->CCMR2 |= 6 << 4;

	// Enable timer
	cfg->timer->CR1 |= TIM_CR1_CEN;

	// Interrupt on index pulse
	// Configure Event
	palSetPadCallback(cfg->exti_portsrc, cfg->exti_pinsrc, (palcallback_t)enc_abi_pin_isr, &encoder_cfg_ABI);
	palEnablePadEvent(cfg->exti_portsrc, cfg->exti_pinsrc, PAL_EVENT_MODE_RISING_EDGE);

	return true;
}

void enc_abi_deinit(ABI_config_t *cfg) {
	palDisablePadEvent(cfg->exti_portsrc, cfg->exti_pinsrc);
	HW_ENC_TIM_RESET();
	palSetPadMode(cfg->A_gpio, cfg->A_pin, PAL_MODE_INPUT_PULLUP);
	palSetPadMode(cfg->B_gpio, cfg->B_pin, PAL_MODE_INPUT_PULLUP);
	palSetPadMode(cfg->I_gpio, cfg->I_pin, PAL_MODE_INPUT_PULLUP);
}

float enc_abi_read_deg(ABI_config_t *cfg) {
	return ((float)cfg->timer->CNT * 360.0) / (float)cfg->counts;
}


