Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 7716563f8bc4431197a47444ccae442a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mp_adder_TB_behav xil_defaultlib.mp_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 512 for port 'a' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v:87]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 512 for port 'b' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v:88]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 512 for port 'sum' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA_32bit
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.CSA_MUX_512bit_default
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=128,ADDER...
Compiling module xil_defaultlib.mp_adder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot mp_adder_TB_behav
