// Seed: 3837444079
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    output wand id_3#(
        .id_7 (1),
        .id_8 (1 - -1),
        .id_9 (1),
        .id_10(1),
        .id_11(-1),
        .id_12(-1),
        .id_13(1)
    ),
    input tri id_4
    , id_14,
    input tri id_5
);
  parameter id_15 = 1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3,
    output tri1 id_4
);
  id_6 :
  assert property (@(negedge id_2) id_2 & -1)
  else id_0 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = 1'b0;
endmodule
