<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001814A1-20030102-D00000.TIF SYSTEM "US20030001814A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001814A1-20030102-D00001.TIF SYSTEM "US20030001814A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001814A1-20030102-D00002.TIF SYSTEM "US20030001814A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001814A1-20030102-D00003.TIF SYSTEM "US20030001814A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001814A1-20030102-D00004.TIF SYSTEM "US20030001814A1-20030102-D00004.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001814</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09962814</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010926</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38691</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G09G003/36</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>345</class>
<subclass>100000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Liquid crystal display device having a source driver and method for driving the same</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Duk-Min</given-name>
<family-name>Lee</family-name>
</name>
<residence>
<residence-non-us>
<city>Ichon-Shi</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>JACOBSON HOLMAN</name-1>
<name-2></name-2>
<address>
<address-1>400 SEVENTH STREET, N.W.</address-1>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20004</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A source driver of a liquid crystal display device and a method for driving the liquid crystal display device, which is capable of reducing power consumption therein. The source driver includes a register block for storing digital data signals associated with tone information; a level shifter for converting voltage levels of the digital data signals into predetermined voltage levels; an output buffer controller for generating buffer control signals in response to the digital data signals; a resistor string for establishing gradation voltages; an output buffer for transferring the gradation voltages in response to the buffer control signals; and a digital to analog converter for providing the gradation voltages transferred from the output buffer into a liquid crystal display panel in response to output signals supplied from the level shifter. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates generally to a liquid crystal display (LCD) device and, more specifically, to a source driver capable of the reducing power consumption of a LCD device and a method for driving the LCD device with the source driver thereof. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> LCD devices have typically been used as display components in portable electronic apparatuses such as cellular phones and portable gaming devices. As power dissipated by a LCD device is most dominant in whole power consumption in a portable apparatus, battery life is shortened. The problem of insufficient battery power becomes more severe in a smaller sized portable apparatus, such as a miniature gaming device. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a functional constitution of a known source driver employed in a LCD device, being associated with 240 channels. The source driver shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> has a register block <highlight><bold>100</bold></highlight> storing digital data signals, a level shifter <highlight><bold>200</bold></highlight> converting voltage levels of the digital data signals supplied from the register block <highlight><bold>100</bold></highlight> into predetermined voltage levels, a digital-to-analog converter (DAC) <highlight><bold>300</bold></highlight> generating an alternative one of a plurality of gradation voltages V<highlight><bold>1</bold></highlight>&tilde;V<highlight><bold>64</bold></highlight> in response to output signals from the level shifter <highlight><bold>200</bold></highlight>, and an output buffer <highlight><bold>400</bold></highlight> transferring output signals of the DAC converter <highlight><bold>300</bold></highlight> to source lines arranged in a LCD panel. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The register block <highlight><bold>100</bold></highlight>, which may be constructed in various architectures, includes a shift register <highlight><bold>110</bold></highlight>, a sampling register <highlight><bold>120</bold></highlight>, and a hold register <highlight><bold>130</bold></highlight>. The shift register <highlight><bold>110</bold></highlight> generates enable signals E<highlight><bold>1</bold></highlight>&tilde;Em in sequence. The sampling register <highlight><bold>120</bold></highlight> receives and stores the digital data signals that are R/G/B data signals R<highlight><bold>0</bold></highlight>&tilde;R<highlight><bold>5</bold></highlight>, G<highlight><bold>0</bold></highlight>&tilde;G<highlight><bold>5</bold></highlight>, and B<highlight><bold>0</bold></highlight>&tilde;B<highlight><bold>5</bold></highlight> in pixels, each of which is composed of three channels, in response to the enable signals E<highlight><bold>1</bold></highlight>&tilde;Em provided from the shift register <highlight><bold>110</bold></highlight>. The hold register <highlight><bold>130</bold></highlight> receives and stores the R/G/B data signals held in the sampling register <highlight><bold>120</bold></highlight> in pixels thereof in a time and transfers them to the level shifter <highlight><bold>200</bold></highlight> in response to a load signal LD. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> With respect to operation of the source driver shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the sampling register <highlight><bold>120</bold></highlight> stores predetermined data bits, e.g., the R/G/B data signals R<highlight><bold>0</bold></highlight>&tilde;R<highlight><bold>5</bold></highlight>, G<highlight><bold>0</bold></highlight>&tilde;G<highlight><bold>5</bold></highlight>, and B<highlight><bold>0</bold></highlight>&tilde;B<highlight><bold>5</bold></highlight>, in response to the plurality of enable signals E<highlight><bold>1</bold></highlight>&tilde;Em supplied from the shift register <highlight><bold>110</bold></highlight>. For instance, when the first enable signal E<highlight><bold>1</bold></highlight> is applied to the shift register <highlight><bold>110</bold></highlight>, the sampling register <highlight><bold>120</bold></highlight> receives the first R/G/B signal and then simultaneously stores it into the first through third channels among plural channels. Consequently, the second R/G/B signal is simultaneously stored in the fourth through sixth channels among the plural channels in response to the second enable signal E<highlight><bold>2</bold></highlight>. Through the aforementioned procedures, all the R/G/B signals are settled in channels corresponding to pixels of the sampling register <highlight><bold>120</bold></highlight> in response to enable signals supplied from the shift register <highlight><bold>110</bold></highlight>. The R/G/B signals held in channels of the sampling register <highlight><bold>120</bold></highlight> move into channels of pixels in the hold register <highlight><bold>130</bold></highlight> in response to the externally supplied load signal LD. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The R/G/B signals divisionally assigned to channels are transferred to the level shifter <highlight><bold>200</bold></highlight> so as to be converted to signals having predetermined voltage levels. The level shifter <highlight><bold>200</bold></highlight> converts voltage levels of the R/G/B signals into predetermined levels before providing them to the DAC <highlight><bold>300</bold></highlight> which is driven at a high voltage. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The R/G/B signals with the converted voltage levels set by the level shifter <highlight><bold>200</bold></highlight> are applied to the DAC <highlight><bold>300</bold></highlight>. The DAC <highlight><bold>300</bold></highlight> selects an alternative one of the plurality of gradation voltages V<highlight><bold>1</bold></highlight>&tilde;V<highlight><bold>64</bold></highlight> in accordance with the output signals from the level shifter <highlight><bold>200</bold></highlight> and then provides such voltage to the output buffer <highlight><bold>400</bold></highlight>. The output buffer <highlight><bold>400</bold></highlight> applies analog signals generated from the DAC <highlight><bold>300</bold></highlight> to source lines arranged in the LCD panel (not shown). </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In the construction of the source driver that is divided into the digital parts of registers and analog parts of the level shifters, the DAC and output buffer, the analog parts dissipate a large portion of the entire amount of power consumed by the source driver. In particular, most of the consumed power in the analog part is concentrated on the output buffer directly involved in a data output operation of the source driver. Current consumed by the buffer is classified as static current for a stand-by state, and operational current for normal activation. The current state that is dominant in the buffer is the static current because the operational current flows only for a very short time. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Considering current consumption properties in the buffer, the conventional manner for operating the source driver requires an increase in the number of buffers in proportion to the larger size and higher resolution of LCD panels desired by consumers, which magnifies the amount of power consumed. Furthermore, in the circumstance that LCD devices associated with the conventional source drivers are employed in miniaturized and portable electronic apparatuses such as cellular phones and gaming devices, problems are encountered when attempts are made to reduce power consumption, achieve a low power condition with batteries, or lengthen the operational life of batteries. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> It is, therefore, an object of the present invention to provide a source driver capable of reducing power consumption in a LCD device and to provide a method for driving the LCD device. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> It is another object of the present invention to provide a source driver capable of reducing power consumption during a stand-by state in a LCD device and to provide a method for driving the LCD device. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> In order to attain the above objects, according to an aspect of the present invention, there is provided a source driver of a liquid crystal display device, the source driver including a register block for storing digital data signals associated with tone information; a level shifter for converting voltage levels of the digital data signals into predetermined voltage levels; an output buffer controller for generating a plurality of buffer control signals in response to the digital data signals; a resistor string for establishing a plurality of gradation voltages with analog constituent; an output buffer for transferring the gradation voltages in response to the buffer control signals; and a digital-to-analog converter for providing the gradation voltages transferred from the output buffer into a liquid crystal display panel in response to output signals supplied from the level shifter. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> According to another aspect of the invention, a source driver of a liquid crystal display device includes a shift register for generating a plurality of enable signals in sequence; a sampling register for storing a plurality of R/G/B data signals at their corresponding pixels in response to the enable signals; a hold register for storing the R/G/B data signals supplied through the sampling register; a level shifter for converting voltage levels of the R/G/B data signals of the hold register into predetermined voltage levels; an output buffer controller for generating a plurality of buffer control signals in response to the R/G/B data signals; a resistor string for establishing a plurality of gradation voltages with analog constituent; an output buffer for transferring the gradation voltages in response to the buffer control signals; and a digital-to-analog converter for providing the gradation voltages transferred from the output buffer into a liquid crystal display panel in response to output signals supplied from the level shifter. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The invention also provides a method for driving a liquid crystal display device having a plurality of buffer units and a liquid crystal display panel, the method including steps of generating a digital data signal as tone information; level-shifting the digital data signal; comparing the digital data signal with an address signal assigned to one of the buffer units; loading an alternative one of gradation voltages into the buffer unit assigned to the alternative gradation voltage in accordance with a result of the comparison; and providing the alternative gradation voltage to the liquid crystal display panel in response to the level-shifted signal. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The present invention further includes a method for driving a liquid crystal display device having a plurality of buffer units and a liquid crystal display panel including steps of generating a plurality of enable signals in sequence; storing address signals to designate the buffer units; generating a plurality of gradation voltages; receiving external R/G/B data signals and storing the R/G/B data signals in their corresponding pixels in response to the enable signals; level-shifting voltage levels of the R/G/B data signals to predetermined voltage levels; generating control signals after comparing the R/G/B data signals with the address signals; generating a plurality of buffer control signals to operate the buffer units; loading an alternative one of gradation voltages into an conductive buffer unit assigned to the alternative gradation voltage; and providing the alternative gradation voltage to the liquid crystal display panel in response to the level-shifted signal. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The present invention will be better understood from the following detailed description of the exemplary embodiments thereof taken in conjunction with the accompanying drawings, with a scope thereof being pointed out in the appended claims.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The present invention will be described by way of exemplary embodiments, but not limitations, illustrated in the accompanying drawings in which like references denote similar elements, and in which: </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a functional block diagram of a conventional source driver embedded in a LCD; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a functional block diagram of a source driver embedded in a LCD, according to a preferred embodiment of the present invention; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a functional block diagram of the output buffer controller shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; and </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a detailed functional block diagram illustrating the internal architecture of the output buffer controller shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF THE PREFERRED EMBODIMENT </heading>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The following detailed description is illustrative of the best mode presently contemplated by the inventors for practicing the invention. It should be understood that the description of these preferred embodiments should not be taken in a limiting sense. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows the construction of a source driver according to an embodiment of the invention. Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the inventive source driver includes a register block <highlight><bold>100</bold></highlight>, a level shifter <highlight><bold>200</bold></highlight>, an output buffer control circuit <highlight><bold>700</bold></highlight>, a resistor string <highlight><bold>800</bold></highlight>, an output buffer <highlight><bold>600</bold></highlight>, and a DAC <highlight><bold>500</bold></highlight>. The register block <highlight><bold>100</bold></highlight> stores digital data signals (hereinafter, referred to as R/G/B data signals). The level shifter <highlight><bold>200</bold></highlight> converts voltage levels of the R/G/B data signals into predetermined voltage levels. The output buffer control circuit <highlight><bold>700</bold></highlight> generates buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn in response to the R/G/B data signals. The resistor string <highlight><bold>800</bold></highlight> provides plural gradation voltages V<highlight><bold>1</bold></highlight>&tilde;Vn to the output buffer <highlight><bold>600</bold></highlight>. The output buffer <highlight><bold>600</bold></highlight> receives and holds the gradation voltages V<highlight><bold>1</bold></highlight>&tilde;Vn and then generates output signals GV<highlight><bold>1</bold></highlight>&tilde;GVn to be applied to the DAC <highlight><bold>500</bold></highlight>, in response to the holds control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn. The DAC <highlight><bold>500</bold></highlight> provides analog output signals OUT<highlight><bold>1</bold></highlight>&tilde;OUTk converted from the output signals GV<highlight><bold>1</bold></highlight>&tilde;GVn in response to output signals LS<highlight><bold>1</bold></highlight>&tilde;LSk supplied from the level shifter <highlight><bold>200</bold></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The register block <highlight><bold>100</bold></highlight>, which is comparable with that shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, includes a shift register <highlight><bold>110</bold></highlight>, a sampling register <highlight><bold>120</bold></highlight>, and a hold register <highlight><bold>130</bold></highlight>. The shift register <highlight><bold>110</bold></highlight> generates enable signals E<highlight><bold>1</bold></highlight>&tilde;Em in sequence. The sampling register <highlight><bold>120</bold></highlight> receives and stores 18-bit video signals that are composed of respective 6 bit R/G/B data signals R<highlight><bold>0</bold></highlight>&tilde;R<highlight><bold>5</bold></highlight>, G<highlight><bold>0</bold></highlight>&tilde;G<highlight><bold>5</bold></highlight>, and B<highlight><bold>0</bold></highlight>&tilde;B<highlight><bold>5</bold></highlight> in pixels each of which is composed of three channels, in response to the enable signals E<highlight><bold>1</bold></highlight>&tilde;Em provided from the shift register <highlight><bold>110</bold></highlight>. The hold register <highlight><bold>130</bold></highlight> receives and stores the R/G/B data signals held in the sampling register <highlight><bold>120</bold></highlight> in pixels thereof in a time and transfers them to the level shifter <highlight><bold>200</bold></highlight> in response to a load signal LD. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Now an operational procedure of the source driver shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> will be explained. The sampling register <highlight><bold>120</bold></highlight> stores the R/G/B data signals R<highlight><bold>0</bold></highlight>&tilde;R<highlight><bold>5</bold></highlight>, G<highlight><bold>0</bold></highlight>&tilde;G<highlight><bold>5</bold></highlight>, and B<highlight><bold>0</bold></highlight>&tilde;B<highlight><bold>5</bold></highlight>, in response to the enable signals E<highlight><bold>1</bold></highlight>&tilde;Em supplied from the shift register <highlight><bold>110</bold></highlight>. As each pixel is composed of three channels, the first 6-bit R/G/B data signals are stored in the first through third channels in response to the first enable signal E<highlight><bold>1</bold></highlight>, and the second 6-bit R/G/B data signals are stored in the fourth through sixth channels in response to the second enable signal E<highlight><bold>2</bold></highlight>. Through the aforementioned procedures, all the R/G/B data signals are settled in channels corresponding to pixels of the sampling register <highlight><bold>120</bold></highlight> in response to the enable signals supplied from the shift register <highlight><bold>110</bold></highlight>, the last 6-bit R/G/B data signals being stored in the last three channels. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Assuming that each scan line of a LCD device is composed of 80 pixels, the shift register <highlight><bold>110</bold></highlight> generates 80 enable signals of E<highlight><bold>1</bold></highlight> through E<highlight><bold>80</bold></highlight> and the sampling register <highlight><bold>120</bold></highlight> stores the R/G/B data signals provided in sequence by 6 bits in 240 (80&times;3&equals;240) channels. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> After completing the storage operation for the R/G/B data signals in a scan line by means of the sampling register <highlight><bold>120</bold></highlight>, the hold register <highlight><bold>130</bold></highlight> stores the R/G/B data signals corresponding to a scan line therein at the same time in response to the externally-supplied load signal LD. The level shifter <highlight><bold>200</bold></highlight> converts the R/G/B data signals supplied from the hold register <highlight><bold>130</bold></highlight> into high voltage signals and then applies them to the DAC <highlight><bold>500</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Meanwhile, the R/G/B data signals are also applied to the output buffer control circuit <highlight><bold>700</bold></highlight> which generates buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The output buffer <highlight><bold>600</bold></highlight> includes a plurality of buffers which are conductive in accordance with the buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn, respectively. It is possible to arrange a number of buffers to match a number of gradation voltages, e.g., 64 buffers for 64 gradation voltages, in the embodiment of the invention, whereas the conventional number of buffers is dependent on the number of channels in a panel, e.g., 80 buffers for 80 channels. Thus, since the number of buffers arranged in the output buffer not only corresponds to the number of gradation voltages but is fewer than in the conventional arrangement, it is possible to reduce the amount of power consumed in the LCD device regardless of the increased number of channels that follows due to enlargement of the LCD panel. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The plurality of buffers in the output buffer <highlight><bold>600</bold></highlight> operate in accordance with the states of the buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn, respectively, and transfer their corresponding gradation voltages to the DAC. The gradation voltages provided through the buffers of the output buffer <highlight><bold>600</bold></highlight> are rendered to be the input signals GV<highlight><bold>1</bold></highlight>&tilde;GVn for the DAC <highlight><bold>500</bold></highlight>. Assuming that the first gradation voltage V<highlight><bold>1</bold></highlight> out of the 64 gradation voltages V<highlight><bold>1</bold></highlight>&tilde;V<highlight><bold>64</bold></highlight> is to be applied into a panel, a buffer assigned to V<highlight><bold>1</bold></highlight> is enabled and thereby provides the first gradation voltage V<highlight><bold>1</bold></highlight> to the DAC <highlight><bold>500</bold></highlight> as an input GV<highlight><bold>1</bold></highlight>. At the same time, the other 63 buffers are conditioned in shut-off states by which there is no static current dissipated during a stand-by period. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The DAC <highlight><bold>500</bold></highlight> then receives GV<highlight><bold>1</bold></highlight> from the output buffer <highlight><bold>600</bold></highlight>, and applies an output signal corresponding to the GV<highlight><bold>1</bold></highlight> to the LCD panel <highlight><bold>900</bold></highlight> in response to the output signals LS<highlight><bold>1</bold></highlight>&tilde;LSk supplied from the level shifter <highlight><bold>200</bold></highlight>. The LCD panel <highlight><bold>900</bold></highlight> displays a pixel responding to the gradation voltage GV<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Activating an alternative one among the buffers of the output buffer <highlight><bold>600</bold></highlight>, corresponding to a current gradation voltage level, enables power consumption in the output buffer to be reduced. This reduction in power consumption is accelerated by the merits of the reduced number of buffers, such number being dependent on the number of the gradation voltage levels (e.g., 64 units for 64 levels) rather than the number of channels, as well as the shut-off states of the other buffers which were not selected. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows the functional construction within the output buffer control circuit <highlight><bold>700</bold></highlight>, and <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows this construction in greater detail. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the output buffer control circuit <highlight><bold>700</bold></highlight> is constructed of a buffer address storing unit <highlight><bold>710</bold></highlight> for storing addresses designating locations of the buffers in the output buffer <highlight><bold>600</bold></highlight>, a comparing unit <highlight><bold>720</bold></highlight> for comparing output signals of the buffer address storing unit <highlight><bold>710</bold></highlight> with the R/G/B data signals, and a control signal generating unit <highlight><bold>730</bold></highlight> for creating the buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn in response to output signals PSctrl<highlight><bold>1</bold></highlight>&tilde;PSctrln supplied from the comparing unit <highlight><bold>720</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The buffer address storing unit <highlight><bold>710</bold></highlight> is formed of first to n-th buffer address storage units <highlight><bold>711</bold></highlight>&tilde;<highlight><bold>71</bold></highlight><highlight><italic>n </italic></highlight>each of which has an address corresponding to one of buffers <highlight><bold>611</bold></highlight>&tilde;<highlight><bold>61</bold></highlight><highlight><italic>n </italic></highlight>in the output buffer <highlight><bold>600</bold></highlight>. The addresses stored in the first to n-th buffer address storage units <highlight><bold>711</bold></highlight>&tilde;<highlight><bold>71</bold></highlight><highlight><italic>n </italic></highlight>of the block <highlight><bold>710</bold></highlight> designate the buffers <highlight><bold>611</bold></highlight>&tilde;<highlight><bold>61</bold></highlight><highlight><italic>n </italic></highlight>for transferring the gradation voltages assigned to predetermined tone information. For example, assuming that the first buffer <highlight><bold>611</bold></highlight>, the second buffer <highlight><bold>612</bold></highlight>, . . . , and the n-th buffer <highlight><bold>61</bold></highlight><highlight><italic>n </italic></highlight>transfer the first gradation voltage V<highlight><bold>1</bold></highlight>, the second gradation voltage V<highlight><bold>2</bold></highlight>, . . . , and the n-th gradation voltage Vn, respectively, the first address storage unit <highlight><bold>711</bold></highlight>, the second address storage unit <highlight><bold>712</bold></highlight>, . . . , and the n-th address storage unit <highlight><bold>71</bold></highlight><highlight><italic>n </italic></highlight>store addresses for the first buffer <highlight><bold>611</bold></highlight>, the second buffer <highlight><bold>612</bold></highlight>, . . . , and the n-th buffer <highlight><bold>61</bold></highlight><highlight><italic>n</italic></highlight>, respectively. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The comparing unit <highlight><bold>720</bold></highlight> is composed of a plurality of comparators <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>72</bold></highlight><highlight><italic>n </italic></highlight>for generating control signals PSctrl<highlight><bold>1</bold></highlight>&tilde;PSctrln after comparing the output signals (i.e., buffer addresses) of the buffer address storage units with the R/G/B data signals. The control signals PSctrl<highlight><bold>1</bold></highlight>&tilde;PSctrln are enabled when the R/G/B data signals are identical to the output buffer address signals from the first to n-th buffer address storage units <highlight><bold>711</bold></highlight>&tilde;<highlight><bold>71</bold></highlight><highlight><italic>n. </italic></highlight></paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> The control signal generating unit <highlight><bold>730</bold></highlight> is constructed of first to n-th signal generators <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>73</bold></highlight><highlight><italic>n </italic></highlight>creating the buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn in response to the control signals PSctrl<highlight><bold>1</bold></highlight>&tilde;PSctrln supplied from the comparators <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>72</bold></highlight><highlight><subscript>n </subscript></highlight>in order to operate the buffers <highlight><bold>611</bold></highlight>&tilde;<highlight><bold>61</bold></highlight><highlight><italic>n </italic></highlight>of the output buffer <highlight><bold>600</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> While the comparing unit <highlight><bold>720</bold></highlight> is operable in the field of a digital power source voltage because the R/G/B data signals are designed to be established on the basis of the digital voltage, the output buffer <highlight><bold>600</bold></highlight> uses an analog power source voltage. Hence, it is desirable to provide level shifters (or level converters) in the first to n-th signal generators <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>73</bold></highlight><highlight><italic>n </italic></highlight>in order to generate buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn adaptable to the analog voltage condition. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> In operation of the output buffer control circuit <highlight><bold>700</bold></highlight>, the buffer address storing unit <highlight><bold>710</bold></highlight> stores addresses for the buffers <highlight><bold>611</bold></highlight>&tilde;<highlight><bold>61</bold></highlight><highlight><italic>n </italic></highlight>in the units <highlight><bold>711</bold></highlight>&tilde;<highlight><bold>71</bold></highlight><highlight><italic>n</italic></highlight>, in which each of the first through n-th storage unit, <highlight><bold>711</bold></highlight>&tilde;<highlight><bold>71</bold></highlight><highlight><italic>n</italic></highlight>, store addresses for designating a respective one of the buffers <highlight><bold>611</bold></highlight>&tilde;<highlight><bold>61</bold></highlight><highlight><italic>n</italic></highlight>. The output signals from the units <highlight><bold>711</bold></highlight>&tilde;<highlight><bold>71</bold></highlight><highlight><italic>n </italic></highlight>are applied to the comparators <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>72</bold></highlight><highlight><italic>n </italic></highlight>of the block <highlight><bold>720</bold></highlight>, respectively. The comparators <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>72</bold></highlight><highlight><italic>n </italic></highlight>also receive the R/G/B data signals in sequence. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The comparators <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>72</bold></highlight><highlight><italic>n </italic></highlight>of the block <highlight><bold>720</bold></highlight> generate control signals PSctrl<highlight><bold>1</bold></highlight>&tilde;PSctrln resulting from comparing the buffer address signals with the R/G/B data signals. For instance, assuming that the output address signal from the storage unit <highlight><bold>71</bold></highlight><highlight><italic>n </italic></highlight>is identical to a 6-bit R/G/B data signal that has information about the n-th gradation, the n-th comparator <highlight><bold>72</bold></highlight><highlight><italic>n </italic></highlight>generates the control signal PSctrln. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The signal generators <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>73</bold></highlight><highlight><italic>n </italic></highlight>of the block <highlight><bold>730</bold></highlight> generate the buffer control signals CS<highlight><bold>1</bold></highlight>&tilde;CSn in response to the control signals PSctrl<highlight><bold>1</bold></highlight>&tilde;PSctrln supplied from the comparators <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>72</bold></highlight><highlight><italic>n</italic></highlight>, respectively. For example, the first signal generator <highlight><bold>731</bold></highlight> responds to the first control signal PSctrl<highlight><bold>1</bold></highlight> to generate the first buffer control signal CS<highlight><bold>1</bold></highlight> for operating the first buffer <highlight><bold>611</bold></highlight>. The second signal generator <highlight><bold>732</bold></highlight> responds to the second control signal PSctrl<highlight><bold>2</bold></highlight> to generate the second buffer control signal CS<highlight><bold>2</bold></highlight> for operating the second buffer <highlight><bold>612</bold></highlight>. In the same manner, the n-th signal generator <highlight><bold>73</bold></highlight><highlight><italic>n </italic></highlight>receives the n-th control signal PSctrln and then generates the n-th buffer control signal CSn for operating the n-th buffer <highlight><bold>61</bold></highlight><highlight><italic>n. </italic></highlight></paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> The output buffer <highlight><bold>600</bold></highlight> receives an alternative one of the gradation voltages V<highlight><bold>1</bold></highlight>&tilde;Vn set by the resistor string <highlight><bold>800</bold></highlight> through a selected buffer corresponding to such voltage. The driven buffer transfers the selected gradation voltage to the DAC <highlight><bold>500</bold></highlight>. For instance, if the first buffer control signal CS<highlight><bold>1</bold></highlight> is enabled, the first buffer <highlight><bold>611</bold></highlight> is activated to transfer the first gradation voltage V<highlight><bold>1</bold></highlight> to the DAC <highlight><bold>500</bold></highlight> as the output signal GV<highlight><bold>1</bold></highlight>. If the second buffer control signal CS<highlight><bold>2</bold></highlight> is enabled, the second buffer <highlight><bold>612</bold></highlight> is activated to transfer the second gradation voltage V<highlight><bold>2</bold></highlight> to the DAC <highlight><bold>500</bold></highlight> as the output signal GV<highlight><bold>2</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Then, the DAC <highlight><bold>500</bold></highlight> selects the gradation voltage provided from the output buffer <highlight><bold>600</bold></highlight> and applies the current gradation voltage to the LCD panel <highlight><bold>900</bold></highlight>, in response to the output signals LS<highlight><bold>1</bold></highlight>&tilde;LSk supplied from the level shifter <highlight><bold>200</bold></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The aforementioned procedures from the register block <highlight><bold>100</bold></highlight> to the DAC <highlight><bold>500</bold></highlight>, are repeatedly carried out until all of the gradation voltages as tone information for a frame are applied into the LCD panel, as regulated by the output buffer control circuit <highlight><bold>700</bold></highlight>. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> At this time, when there is no coincidence between the buffer address signals and the R/G/B data signals in the comparing unit <highlight><bold>720</bold></highlight>, the control signal does not emanate from any one of the comparators in the comparing unit <highlight><bold>720</bold></highlight>. During a display operation for a frame, a buffer assigned to undesired tone information is prevented from being activated to transfer the tone information (i.e., the gradation voltage) to the LCD panel. This reduces the rate of power consumption over a conventional LCD device because unnecessary generations of the buffer control signals are prohibited therefrom to turn the output buffer off. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> As described above, the invention offers advantages in reducing power consumption in a LCD device with a source driver, in which output buffers are arranged in smaller numbers relative to the conventional device. The number of buffers in an output buffer corresponds to the number of gradation voltage levels, and not to the number of pixel channels which is usually larger than the number of gradation voltage levels. Moreover, since a selected one of the plurality of buffers is activated in correspondence with a desired gradation voltage level as current tone information, unnecessary power consumption does not occur. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Although the preferred embodiments of the present invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention-as described in the accompanying claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A source driver of a liquid crystal display device, the source driver comprising: 
<claim-text>a register block for storing digital data signals associated with tone information; </claim-text>
<claim-text>a level shifter for converting voltage levels of the digital data signals into predetermined voltage levels; </claim-text>
<claim-text>an output buffer controller for generating a plurality of buffer control signals in response to the digital data signals; </claim-text>
<claim-text>a resistor string for establishing a plurality of gradation voltages with analog constituent; </claim-text>
<claim-text>an output buffer for transferring the gradation voltages in response to the buffer control signals; and </claim-text>
<claim-text>a digital-to-analog converter for providing the gradation voltages transferred from the output buffer into a liquid crystal display panel in response to output signals supplied from the level shifter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the output buffer comprises a plurality of buffer units each of which provides an alternative one of the gradation voltages to the digital-to-analog converter. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the output buffer controller comprises: 
<claim-text>a buffer address storage unit for storing a plurality of address signals to respectively designate the buffer units of the output buffer; </claim-text>
<claim-text>a comparison unit for comparing the digital data signals with output signals of the buffer address storage unit; and </claim-text>
<claim-text>a control signal generating unit for generating the buffer control signals to operate the buffer units of the output buffer in response to output signals from the comparison unit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein the buffer address storage unit comprises a plurality of storage units each of which stores one of the address signals for the buffer units. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the comparison unit comprises a plurality of comparators which generate control signals after comparing the digital data signals with the address signals. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the control signal generating unit comprises a plurality of generators which output buffer control signals to operate the buffer units of the output buffer. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A source driver of a liquid crystal display device, the source driver comprising: 
<claim-text>a shift register for generating a plurality of enable signals in sequence; </claim-text>
<claim-text>a sampling register for storing a plurality of R/G/B data signals at their corresponding pixels in response to the enable signals; </claim-text>
<claim-text>a hold register for storing the R/G/B data signals supplied through the sampling register; </claim-text>
<claim-text>a level shifter for converting voltage levels of the R/G/B data signals of the hold register into predetermined voltage levels; </claim-text>
<claim-text>an output buffer controller for generating a plurality of buffer control signals in response to the R/G/B data signals; </claim-text>
<claim-text>a resistor string for establishing a plurality of gradation voltages with analog constituent; </claim-text>
<claim-text>an output buffer for transferring the gradation voltages in response to the buffer control signals; and </claim-text>
<claim-text>a digital-to-analog converter for providing the gradation voltages transferred from the output buffer into a liquid crystal display panel in response to output signals supplied from the level shifter. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the output buffer comprises a plurality of buffer units each of which provides an alternative one of the gradation voltages to the digital-to-analog converter. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference>, wherein the output buffer controller comprises: 
<claim-text>a buffer address storage unit for storing a plurality of address signals to respectively designate the buffer units of the output buffer; </claim-text>
<claim-text>a comparison unit for comparing the R/G/B data signals with output signals of the buffer address storage unit; and </claim-text>
<claim-text>a control signal generating unit for generating the buffer control signals to operate the buffer units of the output buffer in response to output signals from the comparison unit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the buffer address storage unit comprises a plurality of storage units each of which stores one of the address signals for the buffer units. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein the comparison unit comprises a plurality of comparators which generate control signals after comparing the R/G/B data signals with the address signals. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The source driver of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the control signal generating unit comprises a plurality of generators which output buffer control signals to operate the buffer units of the output buffer. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A method of driving a liquid crystal display device having a plurality of buffer units and a liquid crystal display panel, the method comprising steps of: 
<claim-text>generating a digital data signal as tone information; </claim-text>
<claim-text>level-shifting the digital data signal; </claim-text>
<claim-text>comparing the digital data signal with an address signal assigned to one of the plurality of buffer units; </claim-text>
<claim-text>loading an alternative one of a plurality of gradation voltages into the buffer unit assigned to the alternative gradation voltage in accordance with a result of the comparison; and </claim-text>
<claim-text>providing the alternative gradation voltage to the liquid crystal display panel in response to the level-shifted signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A method of driving a liquid crystal display device having a plurality of buffer units and a liquid crystal display panel, the method comprising steps of: 
<claim-text>generating a plurality of enable signals in sequence; </claim-text>
<claim-text>storing address signals to respectively designate the plurality of buffer units; </claim-text>
<claim-text>generating a plurality of gradation voltages; </claim-text>
<claim-text>receiving R/G/B data signals and storing the R/G/B data signals in their corresponding pixels in response to the enable signals; </claim-text>
<claim-text>level-shifting voltage levels of the R/G/B data signals to predetermined voltage levels; </claim-text>
<claim-text>generating control signals after comparing the R/G/B data signals with the address signals; </claim-text>
<claim-text>generating a plurality of buffer control signals to respectively operate the plurality of buffer units; </claim-text>
<claim-text>loading an alternative one of the plurality of gradation voltages into an conductive buffer unit assigned to the alternative gradation voltage; and </claim-text>
<claim-text>providing the alternative gradation voltage to the liquid crystal display panel in response to the level-shifted signal.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001814A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001814A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001814A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001814A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001814A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
