

================================================================
== Vitis HLS Report for 'solve_NTRU'
================================================================
* Date:           Mon Mar  4 11:09:31 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  72.829 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solve_NTRU_all_1_fu_478  |solve_NTRU_all_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_modp_montymul_fu_514     |modp_montymul     |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_modp_montymul_fu_524     |modp_montymul     |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_modp_NTT2_ext_1_fu_542   |modp_NTT2_ext_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_4378_2  |        ?|        ?|         ?|          -|          -|         ?|        no|
        |- VITIS_LOOP_2385_1  |        2|     2049|         2|          -|          -|  1 ~ 1024|        no|
        |- VITIS_LOOP_2385_1  |        2|     2049|         2|          -|          -|  1 ~ 1024|        no|
        |- VITIS_LOOP_808_1   |       62|       62|         2|          -|          -|        31|        no|
        |- VITIS_LOOP_962_2   |     2048|     2048|         2|          -|          -|      1024|        no|
        |- VITIS_LOOP_4432_3  |     2048|     2048|         2|          -|          -|      1024|        no|
        |- VITIS_LOOP_4435_4  |     3072|     3072|         3|          -|          -|      1024|        no|
        |- VITIS_LOOP_4447_5  |        3|     3074|         3|          -|          -|  1 ~ 1024|        no|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1096|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |       40|  845|   48263|  110995|    -|
|Memory           |       17|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|     835|    -|
|Register         |        -|    -|     534|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       57|  845|   48797|  112926|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       20|  384|      45|     212|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-----+-------+--------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +-----------------------------+------------------+---------+-----+-------+--------+-----+
    |grp_modp_NTT2_ext_1_fu_542   |modp_NTT2_ext_1   |        0|   11|   1007|    1323|    0|
    |grp_modp_montymul_fu_514     |modp_montymul     |        0|    9|      0|     244|    0|
    |grp_modp_montymul_fu_524     |modp_montymul     |        0|    9|      0|     244|    0|
    |grp_solve_NTRU_all_1_fu_478  |solve_NTRU_all_1  |       40|  816|  47256|  109184|    0|
    +-----------------------------+------------------+---------+-----+-------+--------+-----+
    |Total                        |                  |       40|  845|  48263|  110995|    0|
    +-----------------------------+------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |REV10_U  |modp_mkgm2_1_REV10_ROM_AUTO_1R  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    |vla18_U  |solve_NTRU_vla18_RAM_AUTO_1R1W  |       16|  0|   0|    0|  7168|   32|     1|       229376|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                |       17|  0|   0|    0|  8192|   42|     2|       239616|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln2389_1_fu_795_p2      |         +|   0|  0|   39|          32|           7|
    |add_ln2389_fu_706_p2        |         +|   0|  0|   39|          32|           7|
    |depth_3_fu_614_p2           |         +|   0|  0|   39|          32|           2|
    |i_9_fu_867_p2               |         +|   0|  0|   14|           6|           2|
    |u_175_fu_673_p2             |         +|   0|  0|   12|          11|           1|
    |u_177_fu_740_p2             |         +|   0|  0|   12|          11|           1|
    |u_179_fu_911_p2             |         +|   0|  0|   12|          11|           1|
    |u_181_fu_979_p2             |         +|   0|  0|   12|          11|           1|
    |u_183_fu_1038_p2            |         +|   0|  0|   12|          11|           1|
    |u_185_fu_1191_p2            |         +|   0|  0|   12|          11|           1|
    |w_44_fu_1015_p2             |         +|   0|  0|   39|          32|          32|
    |w_46_fu_1074_p2             |         +|   0|  0|   39|          32|          32|
    |w_48_fu_1117_p2             |         +|   0|  0|   39|          32|          32|
    |w_50_fu_1157_p2             |         +|   0|  0|   39|          32|          32|
    |z_65_fu_1261_p2             |         +|   0|  0|   39|          32|          32|
    |sub_ln697_fu_1240_p2        |         -|   0|  0|   39|          32|          32|
    |and_ln813_fu_855_p2         |       and|   0|  0|   32|          32|          32|
    |ap_condition_1195           |       and|   0|  0|    2|           1|           1|
    |icmp_ln2385_1_fu_734_p2     |      icmp|   0|  0|   12|          11|          12|
    |icmp_ln2385_fu_667_p2       |      icmp|   0|  0|   12|          11|          12|
    |icmp_ln2389_1_fu_801_p2     |      icmp|   0|  0|   18|          32|           8|
    |icmp_ln2389_fu_712_p2       |      icmp|   0|  0|   18|          32|           8|
    |icmp_ln4354_fu_580_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln4378_fu_619_p2       |      icmp|   0|  0|   18|          32|           2|
    |icmp_ln4379_fu_608_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln4384_fu_638_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln4388_fu_648_p2       |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln4432_fu_973_p2       |      icmp|   0|  0|   12|          11|          12|
    |icmp_ln4435_fu_1032_p2      |      icmp|   0|  0|   12|          11|          12|
    |icmp_ln4447_fu_1185_p2      |      icmp|   0|  0|   12|          11|          12|
    |icmp_ln4452_fu_1267_p2      |      icmp|   0|  0|   18|          32|          31|
    |icmp_ln962_fu_905_p2        |      icmp|   0|  0|   12|          11|          12|
    |lshr_ln813_fu_837_p2        |      lshr|   0|  0|  100|          31|          32|
    |or_ln4438_fu_1163_p2        |        or|   0|  0|   12|          11|          12|
    |or_ln4451_fu_1226_p2        |        or|   0|  0|   12|          11|          12|
    |w_51_fu_700_p2              |        or|   0|  0|   32|          32|          32|
    |w_52_fu_789_p2              |        or|   0|  0|   32|          32|          32|
    |select_ln635_15_fu_1066_p3  |    select|   0|  0|   31|           1|          31|
    |select_ln635_16_fu_1109_p3  |    select|   0|  0|   31|           1|          31|
    |select_ln635_17_fu_1149_p3  |    select|   0|  0|   31|           1|          31|
    |select_ln635_fu_1007_p3     |    select|   0|  0|   31|           1|          31|
    |select_ln697_fu_1253_p3     |    select|   0|  0|   31|           1|          31|
    |select_ln813_fu_847_p3      |    select|   0|  0|    2|           1|           2|
    |xor_ln813_fu_831_p2         |       xor|   0|  0|   32|          32|          32|
    |z_64_fu_861_p2              |       xor|   0|  0|   32|          32|          32|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1096|         902|         715|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |F_upper_address0                          |   14|          3|   10|         30|
    |G_upper_address0                          |   14|          3|   10|         30|
    |REV10_address0                            |   14|          3|   10|         30|
    |ap_NS_fsm                                 |  142|         32|    1|         32|
    |ap_phi_mux_retval_5_ph_phi_fu_418_p4      |    9|          2|    1|          2|
    |ap_phi_mux_retval_5_phi_fu_458_p12        |    9|          2|    1|          2|
    |ap_phi_mux_tmp2_0_2_ph_phi_fu_406_p4      |    9|          2|    3|          6|
    |ap_phi_mux_tmp2_0_2_phi_fu_434_p12        |    9|          2|    4|          8|
    |ap_return_0                               |    9|          2|    1|          2|
    |ap_return_1                               |    9|          2|    5|         10|
    |depth_fu_180                              |    9|          2|   32|         64|
    |f_address0                                |   14|          3|   10|         30|
    |f_ce0                                     |   14|          3|    1|          3|
    |g_address0                                |   14|          3|   10|         30|
    |g_ce0                                     |   14|          3|    1|          3|
    |grp_modp_NTT2_ext_1_fu_542_a              |   25|          5|   15|         75|
    |grp_modp_montymul_fu_514_a                |   20|          4|   32|        128|
    |grp_modp_montymul_fu_514_b                |   25|          5|   32|        160|
    |grp_modp_montymul_fu_524_a                |   20|          4|   32|        128|
    |grp_modp_montymul_fu_524_b                |   20|          4|   32|        128|
    |grp_solve_NTRU_all_1_fu_478_depth_offset  |   25|          5|   32|        160|
    |grp_solve_NTRU_all_1_fu_478_p_read        |   20|          4|   32|        128|
    |i_fu_200                                  |    9|          2|    6|         12|
    |retval_5_reg_454                          |    9|          2|    1|          2|
    |tmp2_0_2_ph_reg_402                       |    9|          2|    3|          6|
    |tmp2_0_2_reg_426                          |   31|          6|    4|         24|
    |u_034_fu_216                              |    9|          2|   11|         22|
    |u_103_fu_192                              |    9|          2|   11|         22|
    |u_105_fu_204                              |    9|          2|   11|         22|
    |u_108_fu_220                              |    9|          2|   11|         22|
    |u_110_fu_224                              |    9|          2|   11|         22|
    |u_fu_188                                  |    9|          2|   11|         22|
    |vla18_address0                            |   48|          9|   13|        117|
    |vla18_address1                            |   48|          9|   13|        117|
    |vla18_ce0                                 |   20|          4|    1|          4|
    |vla18_ce1                                 |   20|          4|    1|          4|
    |vla18_d0                                  |   25|          5|   32|        160|
    |vla18_d1                                  |   37|          7|   32|        224|
    |vla18_we0                                 |   20|          4|    4|         16|
    |vla18_we1                                 |   20|          4|    4|         16|
    |x1_fu_208                                 |    9|          2|   32|         64|
    |x2_fu_212                                 |    9|          2|   32|         64|
    |z_47_fu_196                               |    9|          2|   32|         64|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  835|        174|  583|       2215|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |a_assign_9_reg_1549                       |  32|   0|   32|          0|
    |ap_CS_fsm                                 |  31|   0|   31|          0|
    |ap_return_0_preg                          |   1|   0|   32|         31|
    |ap_return_1_preg                          |   5|   0|   32|         27|
    |depth_fu_180                              |  32|   0|   32|          0|
    |grp_modp_NTT2_ext_1_fu_542_ap_start_reg   |   1|   0|    1|          0|
    |grp_solve_NTRU_all_1_fu_478_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_200                                  |   6|   0|    6|          0|
    |icmp_ln2385_1_reg_1386                    |   1|   0|    1|          0|
    |icmp_ln2385_reg_1357                      |   1|   0|    1|          0|
    |icmp_ln4354_reg_1306                      |   1|   0|    1|          0|
    |icmp_ln4379_reg_1330                      |   1|   0|    1|          0|
    |icmp_ln4384_reg_1337                      |   1|   0|    1|          0|
    |icmp_ln4388_reg_1341                      |   1|   0|    1|          0|
    |icmp_ln4447_reg_1525                      |   1|   0|    1|          0|
    |ig_reg_1446                               |  32|   0|   32|          0|
    |reg_571                                   |  32|   0|   32|          0|
    |retval_5_ph_reg_414                       |   1|   0|    1|          0|
    |retval_5_reg_454                          |   1|   0|    1|          0|
    |tmp2_0_0_fu_184                           |  32|   0|   32|          0|
    |tmp2_0_2_ph_reg_402                       |   3|   0|    6|          3|
    |tmp2_0_2_reg_426                          |   4|   0|    6|          2|
    |trunc_ln4450_reg_1534                     |  10|   0|   10|          0|
    |u_034_fu_216                              |  11|   0|   11|          0|
    |u_103_fu_192                              |  11|   0|   11|          0|
    |u_105_fu_204                              |  11|   0|   11|          0|
    |u_108_fu_220                              |  11|   0|   11|          0|
    |u_110_fu_224                              |  11|   0|   11|          0|
    |u_175_reg_1361                            |  11|   0|   11|          0|
    |u_177_reg_1390                            |  11|   0|   11|          0|
    |u_182_reg_1486                            |  11|   0|   11|          0|
    |u_185_reg_1529                            |  11|   0|   11|          0|
    |u_fu_188                                  |  11|   0|   11|          0|
    |w_50_reg_1517                             |  32|   0|   32|          0|
    |x1_fu_208                                 |  32|   0|   32|          0|
    |x2_fu_212                                 |  32|   0|   32|          0|
    |z_47_fu_196                               |  32|   0|   32|          0|
    |z_64_reg_1420                             |  32|   0|   32|          0|
    |zext_ln2385_1_reg_1381                    |  11|   0|   64|         53|
    |zext_ln2385_reg_1352                      |  11|   0|   64|         53|
    |zext_ln4432_reg_1466                      |  11|   0|   64|         53|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 534|   0|  756|        222|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    solve_NTRU|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    solve_NTRU|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    solve_NTRU|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    solve_NTRU|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    solve_NTRU|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    solve_NTRU|  return value|
|ap_return_0       |  out|   32|  ap_ctrl_hs|    solve_NTRU|  return value|
|ap_return_1       |  out|   32|  ap_ctrl_hs|    solve_NTRU|  return value|
|F_upper_address0  |  out|   10|   ap_memory|       F_upper|         array|
|F_upper_ce0       |  out|    1|   ap_memory|       F_upper|         array|
|F_upper_we0       |  out|    1|   ap_memory|       F_upper|         array|
|F_upper_d0        |  out|    8|   ap_memory|       F_upper|         array|
|F_upper_q0        |   in|    8|   ap_memory|       F_upper|         array|
|G_upper_address0  |  out|   10|   ap_memory|       G_upper|         array|
|G_upper_ce0       |  out|    1|   ap_memory|       G_upper|         array|
|G_upper_we0       |  out|    1|   ap_memory|       G_upper|         array|
|G_upper_d0        |  out|    8|   ap_memory|       G_upper|         array|
|G_upper_q0        |   in|    8|   ap_memory|       G_upper|         array|
|f_address0        |  out|   10|   ap_memory|             f|         array|
|f_ce0             |  out|    1|   ap_memory|             f|         array|
|f_q0              |   in|    8|   ap_memory|             f|         array|
|g_address0        |  out|   10|   ap_memory|             g|         array|
|g_ce0             |  out|    1|   ap_memory|             g|         array|
|g_q0              |   in|    8|   ap_memory|             g|         array|
|p_read            |   in|   32|     ap_none|        p_read|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

