Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/GitHub/Procesador3-icc/procesador3_tb_isim_beh.exe -prj F:/GitHub/Procesador3-icc/procesador3_tb_beh.prj work.procesador3_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/GitHub/Procesador3-icc/uc.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/sumador.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/seu.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/rf.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/psr_modifier.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/psr.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/pc.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/npc.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/mux.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/instructionMemory.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/alu.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/procesador3.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador3-icc/procesador3_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity sumador [sumador_default]
Compiling architecture behavioral of entity npc [npc_default]
Compiling architecture behavioral of entity pc [pc_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity uc [uc_default]
Compiling architecture behavioral of entity rf [rf_default]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity seu [seu_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity psr [psr_default]
Compiling architecture behavioral of entity psr_modifier [psr_modifier_default]
Compiling architecture arq_procesador3 of entity procesador3 [procesador3_default]
Compiling architecture behavior of entity procesador3_tb
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable F:/GitHub/Procesador3-icc/procesador3_tb_isim_beh.exe
Fuse Memory Usage: 37244 KB
Fuse CPU Usage: 1030 ms
