	component Qsys_system is
		port (
			clk_clk                 : in    std_logic := 'X'; -- clk
			reset_reset_n           : in    std_logic := 'X'; -- reset_n
			sd_card_wire_b_SD_cmd   : inout std_logic := 'X'; -- b_SD_cmd
			sd_card_wire_b_SD_dat   : inout std_logic := 'X'; -- b_SD_dat
			sd_card_wire_b_SD_dat3  : inout std_logic := 'X'; -- b_SD_dat3
			sd_card_wire_o_SD_clock : out   std_logic         -- o_SD_clock
		);
	end component Qsys_system;

