{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685038257924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685038257924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:10:57 2023 " "Processing started: Thu May 25 19:10:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685038257924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038257924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038257924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685038258402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685038258404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_1-Behavioral " "Found design unit 1: Mux3_1-Behavioral" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux3_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V2-Behaviour " "Found design unit 1: ROM_KxN_1P_V2-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V2 " "Found entity 1: ROM_KxN_1P_V2" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-BehavAssign " "Found design unit 1: Mux2_1-BehavAssign" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BinToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timeextra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timeextra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeExtra-Structural " "Found design unit 1: TimeExtra-Structural" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimeExtra.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeExtra " "Found entity 1: TimeExtra" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimeExtra.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/pulsegenn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/pulsegenn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenN-Behavioral " "Found design unit 1: PulseGenN-Behavioral" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/PulseGenN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenN " "Found entity 1: PulseGenN" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/PulseGenN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerAuxFSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/controlsystemunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/controlsystemunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlSystemUnit-BEHAVIOR " "Found design unit 1: ControlSystemUnit-BEHAVIOR" {  } { { "Logic_Blocks/ControlSystemUnit.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ControlSystemUnit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlSystemUnit " "Found entity 1: ControlSystemUnit" {  } { { "Logic_Blocks/ControlSystemUnit.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ControlSystemUnit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-Behavioral " "Found design unit 1: FlipFlopD-Behavioral" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/FlipFlopD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadbakerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadbakerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM-Behavioral " "Found design unit 1: BreadBakerFSM-Behavioral" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BreadBakerFSM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268430 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM " "Found entity 1: BreadBakerFSM" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BreadBakerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V1-Behaviour " "Found design unit 1: ROM_KxN_1P_V1-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268432 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V1 " "Found entity 1: ROM_KxN_1P_V1" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "Logic_Blocks/ClkDividerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "Logic_Blocks/ClkDividerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breadmaker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file breadmaker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BreadMaker " "Found entity 1: BreadMaker" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BreadMaker " "Elaborating entity \"BreadMaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685038268464 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "extraEn ControlSystemUnit inst " "Port \"extraEn\" of type ControlSystemUnit of instance \"inst\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 368 1064 1080 368 "" "" } { 416 -8 16 416 "" "" } { 416 -8 -8 464 "" "" } { 464 -16 -8 464 "" "" } { 464 -16 -16 520 "" "" } { 520 -16 200 520 "" "" } { 520 200 200 552 "" "" } { 552 200 488 552 "" "" } { 448 488 488 552 "" "" } { 448 480 488 448 "" "" } { 424 480 480 448 "" "" } { 424 480 728 424 "" "" } { 360 728 728 424 "" "" } { 360 728 736 360 "" "" } { 360 736 736 408 "" "" } { 408 736 808 408 "" "" } { 408 808 808 528 "" "" } { 528 808 1168 528 "" "" } { 440 1168 1168 528 "" "" } { 440 1168 1176 440 "" "" } { 416 1176 1176 440 "" "" } { 416 1176 1184 416 "" "" } { 360 1080 1080 368 "" "" } { 360 1184 1184 416 "" "" } { 360 1080 1184 360 "" "" } { 320 16 200 496 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "newPrg ControlSystemUnit inst " "Port \"newPrg\" of type ControlSystemUnit of instance \"inst\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 8 16 432 "" "" } { 432 8 8 504 "" "" } { 504 8 208 504 "" "" } { 408 280 712 408 "" "" } { 344 712 712 408 "" "" } { 344 712 752 344 "" "" } { 344 752 752 392 "" "" } { 392 752 832 392 "" "" } { 392 832 832 504 "" "" } { 352 1064 1144 352 "" "" } { 504 832 1144 504 "" "" } { 352 1144 1144 504 "" "" } { 408 280 280 440 "" "" } { 440 208 280 440 "" "" } { 440 208 208 504 "" "" } { 320 16 200 496 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN2 OR2 inst8 " "Port \"IN2\" of type OR2 of instance \"inst8\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 416 1064 1152 416 "" "" } { 296 1152 1152 416 "" "" } { 296 1152 1160 296 "" "" } { 264 1160 1224 312 "inst8" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 OR2 inst8 " "Port \"IN1\" of type OR2 of instance \"inst8\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 288 1064 1152 288 "" "" } { 280 1152 1152 288 "" "" } { 280 1152 1160 280 "" "" } { 264 1160 1224 312 "inst8" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "dataIn\[n-1..0\] TimerAuxFSM inst9 " "Port \"dataIn\[n-1..0\]\" of type TimerAuxFSM of instance \"inst9\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 304 1064 1128 304 "" "" } { 256 1128 1128 304 "" "" } { 256 1128 1232 256 "" "" } { 256 1232 1232 280 "" "" } { 280 1232 1392 280 "" "" } { 232 1392 1592 376 "inst9" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 AND2 inst10 " "Port \"IN1\" of type AND2 of instance \"inst10\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 400 1064 1168 400 "" "" } { 368 1168 1168 400 "" "" } { 368 1168 1272 368 "" "" } { 352 1272 1336 400 "inst10" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "reset TimeExtra inst4 " "Port \"reset\" of type TimeExtra of instance \"inst4\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 1064 1136 432 "" "" } { 392 1136 1136 432 "" "" } { 392 1128 1136 392 "" "" } { 312 1128 1128 392 "" "" } { 312 1120 1128 312 "" "" } { 248 832 1072 248 "" "" } { 248 832 832 272 "" "" } { 272 768 832 272 "" "" } { 272 768 768 312 "" "" } { 312 704 768 312 "" "" } { 280 704 704 312 "" "" } { 280 496 704 280 "" "" } { 280 496 496 296 "" "" } { 296 264 496 296 "" "" } { 248 264 272 248 "" "" } { 248 264 264 296 "" "" } { 64 1368 1392 64 "" "" } { 64 1368 1368 120 "" "" } { 120 1368 1376 120 "" "" } { 144 1376 1392 144 "" "" } { 248 1152 1152 272 "" "" } { 272 1144 1152 272 "" "" } { 272 1144 1144 280 "" "" } { 280 1120 1120 312 "" "" } { 248 1072 1072 280 "" "" } { 280 1072 1120 280 "" "" } { 280 1120 1144 280 "" "" } { 208 1360 1376 208 "" "" } { 120 1376 1376 144 "" "" } { 144 1376 1376 208 "" "" } { 208 1360 1360 240 "" "" } { 248 1152 1248 248 "" "" } { 240 1248 1360 240 "" "" } { 240 1248 1248 248 "" "" } { 152 272 432 296 "inst4" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "enable Bin7SegDecoder inst14 " "Port \"enable\" of type Bin7SegDecoder of instance \"inst14\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 1064 1136 432 "" "" } { 392 1136 1136 432 "" "" } { 392 1128 1136 392 "" "" } { 312 1128 1128 392 "" "" } { 312 1120 1128 312 "" "" } { 248 832 1072 248 "" "" } { 248 832 832 272 "" "" } { 272 768 832 272 "" "" } { 272 768 768 312 "" "" } { 312 704 768 312 "" "" } { 280 704 704 312 "" "" } { 280 496 704 280 "" "" } { 280 496 496 296 "" "" } { 296 264 496 296 "" "" } { 248 264 272 248 "" "" } { 248 264 264 296 "" "" } { 64 1368 1392 64 "" "" } { 64 1368 1368 120 "" "" } { 120 1368 1376 120 "" "" } { 144 1376 1392 144 "" "" } { 248 1152 1152 272 "" "" } { 272 1144 1152 272 "" "" } { 272 1144 1144 280 "" "" } { 280 1120 1120 312 "" "" } { 248 1072 1072 280 "" "" } { 280 1072 1120 280 "" "" } { 280 1120 1144 280 "" "" } { 208 1360 1376 208 "" "" } { 120 1376 1376 144 "" "" } { 144 1376 1376 208 "" "" } { 208 1360 1360 240 "" "" } { 248 1152 1248 248 "" "" } { 240 1248 1360 240 "" "" } { 240 1248 1248 248 "" "" } { 16 1392 1600 96 "inst14" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "enable Bin7SegDecoder inst15 " "Port \"enable\" of type Bin7SegDecoder of instance \"inst15\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 1064 1136 432 "" "" } { 392 1136 1136 432 "" "" } { 392 1128 1136 392 "" "" } { 312 1128 1128 392 "" "" } { 312 1120 1128 312 "" "" } { 248 832 1072 248 "" "" } { 248 832 832 272 "" "" } { 272 768 832 272 "" "" } { 272 768 768 312 "" "" } { 312 704 768 312 "" "" } { 280 704 704 312 "" "" } { 280 496 704 280 "" "" } { 280 496 496 296 "" "" } { 296 264 496 296 "" "" } { 248 264 272 248 "" "" } { 248 264 264 296 "" "" } { 64 1368 1392 64 "" "" } { 64 1368 1368 120 "" "" } { 120 1368 1376 120 "" "" } { 144 1376 1392 144 "" "" } { 248 1152 1152 272 "" "" } { 272 1144 1152 272 "" "" } { 272 1144 1144 280 "" "" } { 280 1120 1120 312 "" "" } { 248 1072 1072 280 "" "" } { 280 1072 1120 280 "" "" } { 280 1120 1144 280 "" "" } { 208 1360 1376 208 "" "" } { 120 1376 1376 144 "" "" } { 144 1376 1376 208 "" "" } { 208 1360 1360 240 "" "" } { 248 1152 1248 248 "" "" } { 240 1248 1360 240 "" "" } { 240 1248 1248 248 "" "" } { 96 1392 1600 176 "inst15" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "address\[k-1..0\] ROM_KxN_1P_V1 inst27 " "Port \"address\[k-1..0\]\" of type ROM_KxN_1P_V1 of instance \"inst27\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 192 1136 1136 384 "" "" } { 384 1064 1136 384 "" "" } { 192 1064 1136 192 "" "" } { 144 848 1064 224 "inst27" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685038268599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 25 19:11:08 2023 " "Processing ended: Thu May 25 19:11:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685038268599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685038268599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685038268599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268599 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038269202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685038257924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685038257924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:10:57 2023 " "Processing started: Thu May 25 19:10:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685038257924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038257924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off BreadMaker -c BreadMaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038257924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685038258402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685038258404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_1-Behavioral " "Found design unit 1: Mux3_1-Behavioral" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux3_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_1 " "Found entity 1: Mux3_1" {  } { { "Logic_Blocks/Mux3_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V2-Behaviour " "Found design unit 1: ROM_KxN_1P_V2-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268415 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V2 " "Found entity 1: ROM_KxN_1P_V2" {  } { { "Logic_Blocks/ROM_KxN_1P_V2.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-BehavAssign " "Found design unit 1: Mux2_1-BehavAssign" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Logic_Blocks/Mux2_1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BinToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "Logic_Blocks/BinToBCD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Logic_Blocks/Bin7SegDecoder.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "Logic_Blocks/TimerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timeextra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timeextra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeExtra-Structural " "Found design unit 1: TimeExtra-Structural" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimeExtra.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeExtra " "Found entity 1: TimeExtra" {  } { { "Logic_Blocks/TimeExtra.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimeExtra.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Logic_Blocks/Counter.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/pulsegenn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/pulsegenn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenN-Behavioral " "Found design unit 1: PulseGenN-Behavioral" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/PulseGenN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenN " "Found entity 1: PulseGenN" {  } { { "Logic_Blocks/PulseGenN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/PulseGenN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerAuxFSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "Logic_Blocks/TimerAuxFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Logic_Blocks/Debouncer.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/controlsystemunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/controlsystemunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlSystemUnit-BEHAVIOR " "Found design unit 1: ControlSystemUnit-BEHAVIOR" {  } { { "Logic_Blocks/ControlSystemUnit.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ControlSystemUnit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlSystemUnit " "Found entity 1: ControlSystemUnit" {  } { { "Logic_Blocks/ControlSystemUnit.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ControlSystemUnit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-Behavioral " "Found design unit 1: FlipFlopD-Behavioral" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/FlipFlopD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "Logic_Blocks/FlipFlopD.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/breadbakerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/breadbakerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BreadBakerFSM-Behavioral " "Found design unit 1: BreadBakerFSM-Behavioral" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BreadBakerFSM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268430 ""} { "Info" "ISGN_ENTITY_NAME" "1 BreadBakerFSM " "Found entity 1: BreadBakerFSM" {  } { { "Logic_Blocks/BreadBakerFSM.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/BreadBakerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/rom_kxn_1p_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/rom_kxn_1p_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_KxN_1P_V1-Behaviour " "Found design unit 1: ROM_KxN_1P_V1-Behaviour" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268432 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_KxN_1P_V1 " "Found entity 1: ROM_KxN_1P_V1" {  } { { "Logic_Blocks/ROM_KxN_1P_V1.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ROM_KxN_1P_V1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_blocks/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_blocks/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "Logic_Blocks/ClkDividerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "Logic_Blocks/ClkDividerN.vhd" "" { Text "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/Logic_Blocks/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breadmaker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file breadmaker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BreadMaker " "Found entity 1: BreadMaker" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685038268434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BreadMaker " "Elaborating entity \"BreadMaker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685038268464 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } { 152 1160 1352 232 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 152 1160 1352 232 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } { 432 560 752 512 "inst23" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 560 752 512 "inst23" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } { 472 1288 1480 552 "inst29" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 472 1288 1480 552 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outBCD2\[3..0\] outBCD " "Bus \"outBCD2\[3..0\]\" found using same base name as \"outBCD\", which might lead to a name conflict." {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } { 656 1288 1480 736 "inst32" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD " "Converted elements in bus name \"outBCD\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD\[3..0\] outBCD3..0 " "Converted element name(s) from \"outBCD\[3..0\]\" to \"outBCD3..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outBCD2 " "Converted elements in bus name \"outBCD2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outBCD2\[3..0\] outBCD23..0 " "Converted element name(s) from \"outBCD2\[3..0\]\" to \"outBCD23..0\"" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685038268480 ""}  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 656 1288 1480 736 "inst32" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "extraEn ControlSystemUnit inst " "Port \"extraEn\" of type ControlSystemUnit of instance \"inst\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 368 1064 1080 368 "" "" } { 416 -8 16 416 "" "" } { 416 -8 -8 464 "" "" } { 464 -16 -8 464 "" "" } { 464 -16 -16 520 "" "" } { 520 -16 200 520 "" "" } { 520 200 200 552 "" "" } { 552 200 488 552 "" "" } { 448 488 488 552 "" "" } { 448 480 488 448 "" "" } { 424 480 480 448 "" "" } { 424 480 728 424 "" "" } { 360 728 728 424 "" "" } { 360 728 736 360 "" "" } { 360 736 736 408 "" "" } { 408 736 808 408 "" "" } { 408 808 808 528 "" "" } { 528 808 1168 528 "" "" } { 440 1168 1168 528 "" "" } { 440 1168 1176 440 "" "" } { 416 1176 1176 440 "" "" } { 416 1176 1184 416 "" "" } { 360 1080 1080 368 "" "" } { 360 1184 1184 416 "" "" } { 360 1080 1184 360 "" "" } { 320 16 200 496 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "newPrg ControlSystemUnit inst " "Port \"newPrg\" of type ControlSystemUnit of instance \"inst\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 8 16 432 "" "" } { 432 8 8 504 "" "" } { 504 8 208 504 "" "" } { 408 280 712 408 "" "" } { 344 712 712 408 "" "" } { 344 712 752 344 "" "" } { 344 752 752 392 "" "" } { 392 752 832 392 "" "" } { 392 832 832 504 "" "" } { 352 1064 1144 352 "" "" } { 504 832 1144 504 "" "" } { 352 1144 1144 504 "" "" } { 408 280 280 440 "" "" } { 440 208 280 440 "" "" } { 440 208 208 504 "" "" } { 320 16 200 496 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN2 OR2 inst8 " "Port \"IN2\" of type OR2 of instance \"inst8\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 416 1064 1152 416 "" "" } { 296 1152 1152 416 "" "" } { 296 1152 1160 296 "" "" } { 264 1160 1224 312 "inst8" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 OR2 inst8 " "Port \"IN1\" of type OR2 of instance \"inst8\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 288 1064 1152 288 "" "" } { 280 1152 1152 288 "" "" } { 280 1152 1160 280 "" "" } { 264 1160 1224 312 "inst8" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "dataIn\[n-1..0\] TimerAuxFSM inst9 " "Port \"dataIn\[n-1..0\]\" of type TimerAuxFSM of instance \"inst9\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 304 1064 1128 304 "" "" } { 256 1128 1128 304 "" "" } { 256 1128 1232 256 "" "" } { 256 1232 1232 280 "" "" } { 280 1232 1392 280 "" "" } { 232 1392 1592 376 "inst9" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 AND2 inst10 " "Port \"IN1\" of type AND2 of instance \"inst10\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 400 1064 1168 400 "" "" } { 368 1168 1168 400 "" "" } { 368 1168 1272 368 "" "" } { 352 1272 1336 400 "inst10" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "reset TimeExtra inst4 " "Port \"reset\" of type TimeExtra of instance \"inst4\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 1064 1136 432 "" "" } { 392 1136 1136 432 "" "" } { 392 1128 1136 392 "" "" } { 312 1128 1128 392 "" "" } { 312 1120 1128 312 "" "" } { 248 832 1072 248 "" "" } { 248 832 832 272 "" "" } { 272 768 832 272 "" "" } { 272 768 768 312 "" "" } { 312 704 768 312 "" "" } { 280 704 704 312 "" "" } { 280 496 704 280 "" "" } { 280 496 496 296 "" "" } { 296 264 496 296 "" "" } { 248 264 272 248 "" "" } { 248 264 264 296 "" "" } { 64 1368 1392 64 "" "" } { 64 1368 1368 120 "" "" } { 120 1368 1376 120 "" "" } { 144 1376 1392 144 "" "" } { 248 1152 1152 272 "" "" } { 272 1144 1152 272 "" "" } { 272 1144 1144 280 "" "" } { 280 1120 1120 312 "" "" } { 248 1072 1072 280 "" "" } { 280 1072 1120 280 "" "" } { 280 1120 1144 280 "" "" } { 208 1360 1376 208 "" "" } { 120 1376 1376 144 "" "" } { 144 1376 1376 208 "" "" } { 208 1360 1360 240 "" "" } { 248 1152 1248 248 "" "" } { 240 1248 1360 240 "" "" } { 240 1248 1248 248 "" "" } { 152 272 432 296 "inst4" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "enable Bin7SegDecoder inst14 " "Port \"enable\" of type Bin7SegDecoder of instance \"inst14\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 1064 1136 432 "" "" } { 392 1136 1136 432 "" "" } { 392 1128 1136 392 "" "" } { 312 1128 1128 392 "" "" } { 312 1120 1128 312 "" "" } { 248 832 1072 248 "" "" } { 248 832 832 272 "" "" } { 272 768 832 272 "" "" } { 272 768 768 312 "" "" } { 312 704 768 312 "" "" } { 280 704 704 312 "" "" } { 280 496 704 280 "" "" } { 280 496 496 296 "" "" } { 296 264 496 296 "" "" } { 248 264 272 248 "" "" } { 248 264 264 296 "" "" } { 64 1368 1392 64 "" "" } { 64 1368 1368 120 "" "" } { 120 1368 1376 120 "" "" } { 144 1376 1392 144 "" "" } { 248 1152 1152 272 "" "" } { 272 1144 1152 272 "" "" } { 272 1144 1144 280 "" "" } { 280 1120 1120 312 "" "" } { 248 1072 1072 280 "" "" } { 280 1072 1120 280 "" "" } { 280 1120 1144 280 "" "" } { 208 1360 1376 208 "" "" } { 120 1376 1376 144 "" "" } { 144 1376 1376 208 "" "" } { 208 1360 1360 240 "" "" } { 248 1152 1248 248 "" "" } { 240 1248 1360 240 "" "" } { 240 1248 1248 248 "" "" } { 16 1392 1600 96 "inst14" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "enable Bin7SegDecoder inst15 " "Port \"enable\" of type Bin7SegDecoder of instance \"inst15\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 432 1064 1136 432 "" "" } { 392 1136 1136 432 "" "" } { 392 1128 1136 392 "" "" } { 312 1128 1128 392 "" "" } { 312 1120 1128 312 "" "" } { 248 832 1072 248 "" "" } { 248 832 832 272 "" "" } { 272 768 832 272 "" "" } { 272 768 768 312 "" "" } { 312 704 768 312 "" "" } { 280 704 704 312 "" "" } { 280 496 704 280 "" "" } { 280 496 496 296 "" "" } { 296 264 496 296 "" "" } { 248 264 272 248 "" "" } { 248 264 264 296 "" "" } { 64 1368 1392 64 "" "" } { 64 1368 1368 120 "" "" } { 120 1368 1376 120 "" "" } { 144 1376 1392 144 "" "" } { 248 1152 1152 272 "" "" } { 272 1144 1152 272 "" "" } { 272 1144 1144 280 "" "" } { 280 1120 1120 312 "" "" } { 248 1072 1072 280 "" "" } { 280 1072 1120 280 "" "" } { 280 1120 1144 280 "" "" } { 208 1360 1376 208 "" "" } { 120 1376 1376 144 "" "" } { 144 1376 1376 208 "" "" } { 208 1360 1360 240 "" "" } { 248 1152 1248 248 "" "" } { 240 1248 1360 240 "" "" } { 240 1248 1248 248 "" "" } { 96 1392 1600 176 "inst15" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "address\[k-1..0\] ROM_KxN_1P_V1 inst27 " "Port \"address\[k-1..0\]\" of type ROM_KxN_1P_V1 of instance \"inst27\" is missing source signal" {  } { { "BreadMaker.bdf" "" { Schematic "D:/Universidade_LECI/Ano1_Sem2/Lab_Sistemas_Digitais/Meus_Exercicios/LSD_Project/#Quartus_Prime_Project/Fase 2/BreadMaker.bdf" { { 192 1136 1136 384 "" "" } { 384 1064 1136 384 "" "" } { 192 1064 1136 192 "" "" } { 144 848 1064 224 "inst27" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685038268480 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685038268599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 25 19:11:08 2023 " "Processing ended: Thu May 25 19:11:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685038268599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685038268599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685038268599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685038268599 ""}
