{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 16:03:04 2011 " "Info: Processing started: Mon Jan 24 16:03:04 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c NocSimp2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c NocSimp2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clck " "Info: Assuming node \"clck\" is an undefined clock" {  } { { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } } { "c:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clck register InPort:inst1\|port\[0\] register InPort:inst1\|DataFiFo\[22\] 146.05 MHz 6.847 ns Internal " "Info: Clock \"clck\" has Internal fmax of 146.05 MHz between source register \"InPort:inst1\|port\[0\]\" and destination register \"InPort:inst1\|DataFiFo\[22\]\" (period= 6.847 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.641 ns + Longest register register " "Info: + Longest register to register delay is 6.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InPort:inst1\|port\[0\] 1 REG LCFF_X44_Y26_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y26_N5; Fanout = 10; REG Node = 'InPort:inst1\|port\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { InPort:inst1|port[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.419 ns) 1.763 ns InPort:inst1\|Mux0~34 2 COMB LCCOMB_X44_Y26_N28 1 " "Info: 2: + IC(1.344 ns) + CELL(0.419 ns) = 1.763 ns; Loc. = LCCOMB_X44_Y26_N28; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~34'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.150 ns) 2.571 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X44_Y26_N30 2 " "Info: 3: + IC(0.658 ns) + CELL(0.150 ns) = 2.571 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 2; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.972 ns InPort:inst1\|always0~1 4 COMB LCCOMB_X44_Y26_N0 7 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 2.972 ns; Loc. = LCCOMB_X44_Y26_N0; Fanout = 7; COMB Node = 'InPort:inst1\|always0~1'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { InPort:inst1|Mux0~35 InPort:inst1|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 3.394 ns InPort:inst1\|port~2159 5 COMB LCCOMB_X44_Y26_N4 54 " "Info: 5: + IC(0.272 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X44_Y26_N4; Fanout = 54; COMB Node = 'InPort:inst1\|port~2159'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { InPort:inst1|always0~1 InPort:inst1|port~2159 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.271 ns) 3.937 ns InPort:inst1\|Mux1~198 6 COMB LCCOMB_X44_Y26_N20 2 " "Info: 6: + IC(0.272 ns) + CELL(0.271 ns) = 3.937 ns; Loc. = LCCOMB_X44_Y26_N20; Fanout = 2; COMB Node = 'InPort:inst1\|Mux1~198'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { InPort:inst1|port~2159 InPort:inst1|Mux1~198 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 4.476 ns InPort:inst1\|DataFiFo\[4\]~17282 7 COMB LCCOMB_X44_Y26_N22 8 " "Info: 7: + IC(0.264 ns) + CELL(0.275 ns) = 4.476 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 8; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~17282'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~17282 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 4.889 ns InPort:inst1\|DataFiFo\[4\]~17286 8 COMB LCCOMB_X44_Y26_N6 31 " "Info: 8: + IC(0.263 ns) + CELL(0.150 ns) = 4.889 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 31; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~17286'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { InPort:inst1|DataFiFo[4]~17282 InPort:inst1|DataFiFo[4]~17286 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.660 ns) 6.641 ns InPort:inst1\|DataFiFo\[22\] 9 REG LCFF_X44_Y25_N19 2 " "Info: 9: + IC(1.092 ns) + CELL(0.660 ns) = 6.641 ns; Loc. = LCFF_X44_Y25_N19; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[22\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { InPort:inst1|DataFiFo[4]~17286 InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 33.50 % ) " "Info: Total cell delay = 2.225 ns ( 33.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 66.50 % ) " "Info: Total interconnect delay = 4.416 ns ( 66.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2159 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~17282 InPort:inst1|DataFiFo[4]~17286 InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { InPort:inst1|port[0] {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2159 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~17282 {} InPort:inst1|DataFiFo[4]~17286 {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 1.344ns 0.658ns 0.251ns 0.272ns 0.272ns 0.264ns 0.263ns 1.092ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.659 ns + Shortest register " "Info: + Shortest clock path from clock \"clck\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns InPort:inst1\|DataFiFo\[22\] 3 REG LCFF_X44_Y25_N19 2 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X44_Y25_N19; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[22\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clck~clkctrl InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.651 ns - Longest register " "Info: - Longest clock path from clock \"clck\" to source register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns InPort:inst1\|port\[0\] 3 REG LCFF_X44_Y26_N5 10 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X44_Y26_N5; Fanout = 10; REG Node = 'InPort:inst1\|port\[0\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { InPort:inst1|port[0] InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2159 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~17282 InPort:inst1|DataFiFo[4]~17286 InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { InPort:inst1|port[0] {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2159 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~17282 {} InPort:inst1|DataFiFo[4]~17286 {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 1.344ns 0.658ns 0.251ns 0.272ns 0.272ns 0.264ns 0.263ns 1.092ns } { 0.000ns 0.419ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { clck clck~clkctrl InPort:inst1|port[0] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|port[0] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "InPort:inst1\|DataFiFo\[22\] Inr_W clck 8.664 ns register " "Info: tsu for register \"InPort:inst1\|DataFiFo\[22\]\" (data pin = \"Inr_W\", clock pin = \"clck\") is 8.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.359 ns + Longest pin register " "Info: + Longest pin to register delay is 11.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Inr_W 1 PIN PIN_H26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H26; Fanout = 3; PIN Node = 'Inr_W'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Inr_W } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -192 -488 -320 -176 "Inr_W" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.181 ns) + CELL(0.438 ns) 6.481 ns InPort:inst1\|Mux0~34 2 COMB LCCOMB_X44_Y26_N28 1 " "Info: 2: + IC(5.181 ns) + CELL(0.438 ns) = 6.481 ns; Loc. = LCCOMB_X44_Y26_N28; Fanout = 1; COMB Node = 'InPort:inst1\|Mux0~34'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { Inr_W InPort:inst1|Mux0~34 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.150 ns) 7.289 ns InPort:inst1\|Mux0~35 3 COMB LCCOMB_X44_Y26_N30 2 " "Info: 3: + IC(0.658 ns) + CELL(0.150 ns) = 7.289 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 2; COMB Node = 'InPort:inst1\|Mux0~35'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 7.690 ns InPort:inst1\|always0~1 4 COMB LCCOMB_X44_Y26_N0 7 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 7.690 ns; Loc. = LCCOMB_X44_Y26_N0; Fanout = 7; COMB Node = 'InPort:inst1\|always0~1'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { InPort:inst1|Mux0~35 InPort:inst1|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 8.112 ns InPort:inst1\|port~2159 5 COMB LCCOMB_X44_Y26_N4 54 " "Info: 5: + IC(0.272 ns) + CELL(0.150 ns) = 8.112 ns; Loc. = LCCOMB_X44_Y26_N4; Fanout = 54; COMB Node = 'InPort:inst1\|port~2159'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { InPort:inst1|always0~1 InPort:inst1|port~2159 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.271 ns) 8.655 ns InPort:inst1\|Mux1~198 6 COMB LCCOMB_X44_Y26_N20 2 " "Info: 6: + IC(0.272 ns) + CELL(0.271 ns) = 8.655 ns; Loc. = LCCOMB_X44_Y26_N20; Fanout = 2; COMB Node = 'InPort:inst1\|Mux1~198'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { InPort:inst1|port~2159 InPort:inst1|Mux1~198 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 9.194 ns InPort:inst1\|DataFiFo\[4\]~17282 7 COMB LCCOMB_X44_Y26_N22 8 " "Info: 7: + IC(0.264 ns) + CELL(0.275 ns) = 9.194 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 8; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~17282'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~17282 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.607 ns InPort:inst1\|DataFiFo\[4\]~17286 8 COMB LCCOMB_X44_Y26_N6 31 " "Info: 8: + IC(0.263 ns) + CELL(0.150 ns) = 9.607 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 31; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~17286'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { InPort:inst1|DataFiFo[4]~17282 InPort:inst1|DataFiFo[4]~17286 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.660 ns) 11.359 ns InPort:inst1\|DataFiFo\[22\] 9 REG LCFF_X44_Y25_N19 2 " "Info: 9: + IC(1.092 ns) + CELL(0.660 ns) = 11.359 ns; Loc. = LCFF_X44_Y25_N19; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[22\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { InPort:inst1|DataFiFo[4]~17286 InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 27.34 % ) " "Info: Total cell delay = 3.106 ns ( 27.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.253 ns ( 72.66 % ) " "Info: Total interconnect delay = 8.253 ns ( 72.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.359 ns" { Inr_W InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2159 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~17282 InPort:inst1|DataFiFo[4]~17286 InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.359 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2159 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~17282 {} InPort:inst1|DataFiFo[4]~17286 {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 0.000ns 5.181ns 0.658ns 0.251ns 0.272ns 0.272ns 0.264ns 0.263ns 1.092ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.659 ns - Shortest register " "Info: - Shortest clock path from clock \"clck\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns InPort:inst1\|DataFiFo\[22\] 3 REG LCFF_X44_Y25_N19 2 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X44_Y25_N19; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[22\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clck~clkctrl InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.359 ns" { Inr_W InPort:inst1|Mux0~34 InPort:inst1|Mux0~35 InPort:inst1|always0~1 InPort:inst1|port~2159 InPort:inst1|Mux1~198 InPort:inst1|DataFiFo[4]~17282 InPort:inst1|DataFiFo[4]~17286 InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.359 ns" { Inr_W {} Inr_W~combout {} InPort:inst1|Mux0~34 {} InPort:inst1|Mux0~35 {} InPort:inst1|always0~1 {} InPort:inst1|port~2159 {} InPort:inst1|Mux1~198 {} InPort:inst1|DataFiFo[4]~17282 {} InPort:inst1|DataFiFo[4]~17286 {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 0.000ns 5.181ns 0.658ns 0.251ns 0.272ns 0.272ns 0.264ns 0.263ns 1.092ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.150ns 0.150ns 0.271ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[22] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[22] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clck data\[29\] InPort:inst1\|DataFiFo\[29\] 9.750 ns register " "Info: tco from clock \"clck\" to destination pin \"data\[29\]\" through register \"InPort:inst1\|DataFiFo\[29\]\" is 9.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns InPort:inst1\|DataFiFo\[29\] 3 REG LCFF_X43_Y24_N1 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X43_Y24_N1; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[29\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clck~clkctrl InPort:inst1|DataFiFo[29] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[29] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[29] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.833 ns + Longest register pin " "Info: + Longest register to pin delay is 6.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InPort:inst1\|DataFiFo\[29\] 1 REG LCFF_X43_Y24_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N1; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[29\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { InPort:inst1|DataFiFo[29] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.211 ns) + CELL(2.622 ns) 6.833 ns data\[29\] 2 PIN PIN_M4 0 " "Info: 2: + IC(4.211 ns) + CELL(2.622 ns) = 6.833 ns; Loc. = PIN_M4; Fanout = 0; PIN Node = 'data\[29\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { InPort:inst1|DataFiFo[29] data[29] } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -368 168 344 -352 "data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 38.37 % ) " "Info: Total cell delay = 2.622 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns ( 61.63 % ) " "Info: Total interconnect delay = 4.211 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { InPort:inst1|DataFiFo[29] data[29] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.833 ns" { InPort:inst1|DataFiFo[29] {} data[29] {} } { 0.000ns 4.211ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[29] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[29] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { InPort:inst1|DataFiFo[29] data[29] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.833 ns" { InPort:inst1|DataFiFo[29] {} data[29] {} } { 0.000ns 4.211ns } { 0.000ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "InPort:inst1\|DataFiFo\[16\] dataInW\[16\] clck -1.077 ns register " "Info: th for register \"InPort:inst1\|DataFiFo\[16\]\" (data pin = \"dataInW\[16\]\", clock pin = \"clck\") is -1.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clck destination 2.666 ns + Longest register " "Info: + Longest clock path from clock \"clck\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clck'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clck } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clck~clkctrl 2 COMB CLKCTRL_G3 347 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 347; COMB Node = 'clck~clkctrl'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clck clck~clkctrl } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -72 -432 -264 -56 "clck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns InPort:inst1\|DataFiFo\[16\] 3 REG LCFF_X45_Y24_N31 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X45_Y24_N31; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[16\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clck~clkctrl InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dataInW\[16\] 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'dataInW\[16\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataInW[16] } "NODE_NAME" } } { "NoCSimp3_m_inout.bdf" "" { Schematic "c:/data/training/NoCSimp_restored/NoCSimp3_m_inout.bdf" { { -344 -512 -344 -328 "dataInW\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.275 ns) 3.535 ns InPort:inst1\|DataFiFo\[4\]~17330 2 COMB LCCOMB_X45_Y24_N0 1 " "Info: 2: + IC(2.261 ns) + CELL(0.275 ns) = 3.535 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~17330'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { dataInW[16] InPort:inst1|DataFiFo[4]~17330 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.925 ns InPort:inst1\|DataFiFo\[4\]~17331 3 COMB LCCOMB_X45_Y24_N30 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.925 ns; Loc. = LCCOMB_X45_Y24_N30; Fanout = 1; COMB Node = 'InPort:inst1\|DataFiFo\[4\]~17331'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { InPort:inst1|DataFiFo[4]~17330 InPort:inst1|DataFiFo[4]~17331 } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.009 ns InPort:inst1\|DataFiFo\[16\] 4 REG LCFF_X45_Y24_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.009 ns; Loc. = LCFF_X45_Y24_N31; Fanout = 2; REG Node = 'InPort:inst1\|DataFiFo\[16\]'" {  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { InPort:inst1|DataFiFo[4]~17331 InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "input_m.v" "" { Text "c:/data/training/NoCSimp_restored/input_m.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 37.62 % ) " "Info: Total cell delay = 1.508 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 62.38 % ) " "Info: Total interconnect delay = 2.501 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { dataInW[16] InPort:inst1|DataFiFo[4]~17330 InPort:inst1|DataFiFo[4]~17331 InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { dataInW[16] {} dataInW[16]~combout {} InPort:inst1|DataFiFo[4]~17330 {} InPort:inst1|DataFiFo[4]~17331 {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 2.261ns 0.240ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clck clck~clkctrl InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clck {} clck~combout {} clck~clkctrl {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.009 ns" { dataInW[16] InPort:inst1|DataFiFo[4]~17330 InPort:inst1|DataFiFo[4]~17331 InPort:inst1|DataFiFo[16] } "NODE_NAME" } } { "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/quartus/bin/Technology_Viewer.qrui" "4.009 ns" { dataInW[16] {} dataInW[16]~combout {} InPort:inst1|DataFiFo[4]~17330 {} InPort:inst1|DataFiFo[4]~17331 {} InPort:inst1|DataFiFo[16] {} } { 0.000ns 0.000ns 2.261ns 0.240ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Allocated 129 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 16:03:05 2011 " "Info: Processing ended: Mon Jan 24 16:03:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
