===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.2299 seconds

  ----Wall Time----  ----Name----
    4.1950 ( 11.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4762 (  9.3%)    Parse modules
    0.6815 (  1.8%)    Verify circuit
   19.5041 ( 52.4%)  'firrtl.circuit' Pipeline
    1.4939 (  4.0%)    'firrtl.module' Pipeline
    1.4015 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0924 (  0.2%)      LowerCHIRRTLPass
    0.1286 (  0.3%)    InferWidths
    0.8604 (  2.3%)    InferResets
    0.0621 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0846 (  0.2%)    WireDFT
    0.0887 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7579 (  2.0%)    LowerFIRRTLTypes
    8.0163 ( 21.5%)    'firrtl.module' Pipeline
    0.8359 (  2.2%)      ExpandWhens
    0.0255 (  0.1%)      RemoveInvalid
    6.6870 ( 18.0%)      Canonicalizer
    0.4678 (  1.3%)      InferReadWrite
    0.6258 (  1.7%)    Inliner
    1.2215 (  3.3%)    IMConstProp
    0.0786 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0757 (  0.2%)    BlackBoxReader
    0.0757 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.0549 ( 13.6%)    'firrtl.module' Pipeline
    5.0549 ( 13.6%)      Canonicalizer
    0.4887 (  1.3%)    RemoveUnusedPorts
    0.0749 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4463 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9196 ( 10.5%)  LowerFIRRTLToHW
    0.0755 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4535 ( 12.0%)  'hw.module' Pipeline
    0.9899 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7555 (  7.4%)    Canonicalizer
    0.7081 (  1.9%)    HWCleanup
    0.8946 (  2.4%)  'hw.module' Pipeline
    0.0901 (  0.2%)    HWLegalizeModules
    0.8044 (  2.2%)    PrettifyVerilog
    4.0420 ( 10.9%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   37.2299 (100.0%)  Total

{
  totalTime: 37.257,
  maxMemory: 738619392
}
