<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1636" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1636{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1636{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1636{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1636{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1636{left:96px;bottom:989px;letter-spacing:0.65px;word-spacing:-0.04px;}
#t6_1636{left:96px;bottom:968px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t7_1636{left:96px;bottom:947px;letter-spacing:0.29px;word-spacing:0.02px;}
#t8_1636{left:96px;bottom:925px;letter-spacing:0.6px;}
#t9_1636{left:96px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ta_1636{left:96px;bottom:869px;letter-spacing:0.13px;word-spacing:-0.8px;}
#tb_1636{left:96px;bottom:847px;letter-spacing:0.04px;word-spacing:-0.39px;}
#tc_1636{left:96px;bottom:812px;letter-spacing:0.54px;word-spacing:-0.06px;}
#td_1636{left:96px;bottom:791px;letter-spacing:0.13px;word-spacing:-0.09px;}
#te_1636{left:96px;bottom:769px;letter-spacing:0.42px;word-spacing:-0.02px;}
#tf_1636{left:96px;bottom:748px;letter-spacing:0.38px;word-spacing:0.02px;}
#tg_1636{left:96px;bottom:727px;letter-spacing:0.12px;word-spacing:-0.08px;}
#th_1636{left:96px;bottom:705px;letter-spacing:0.5px;word-spacing:-0.06px;}
#ti_1636{left:96px;bottom:684px;letter-spacing:0.64px;word-spacing:-0.02px;}
#tj_1636{left:96px;bottom:662px;letter-spacing:0.14px;}
#tk_1636{left:96px;bottom:627px;letter-spacing:0.1px;word-spacing:-0.55px;}
#tl_1636{left:96px;bottom:592px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_1636{left:96px;bottom:426px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tn_1636{left:96px;bottom:390px;letter-spacing:0.1px;word-spacing:-0.57px;}
#to_1636{left:96px;bottom:351px;letter-spacing:0.18px;word-spacing:-0.69px;}
#tp_1636{left:96px;bottom:1022px;letter-spacing:0.29px;}
#tq_1636{left:457px;bottom:1022px;letter-spacing:0.21px;}
#tr_1636{left:99px;bottom:542px;letter-spacing:0.16px;}
#ts_1636{left:291px;bottom:542px;letter-spacing:0.18px;}
#tt_1636{left:472px;bottom:542px;letter-spacing:0.14px;}
#tu_1636{left:105px;bottom:492px;letter-spacing:0.12px;}
#tv_1636{left:149px;bottom:492px;letter-spacing:0.15px;}
#tw_1636{left:226px;bottom:492px;}
#tx_1636{left:235px;bottom:492px;letter-spacing:0.13px;}
#ty_1636{left:297px;bottom:492px;letter-spacing:0.04px;}
#tz_1636{left:318px;bottom:492px;letter-spacing:0.15px;}
#t10_1636{left:478px;bottom:515px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t11_1636{left:478px;bottom:499px;letter-spacing:0.1px;word-spacing:0.02px;}
#t12_1636{left:478px;bottom:484px;letter-spacing:0.09px;word-spacing:0.02px;}
#t13_1636{left:478px;bottom:469px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t14_1636{left:109px;bottom:318px;letter-spacing:0.11px;}
#t15_1636{left:146px;bottom:318px;letter-spacing:0.13px;}
#t16_1636{left:187px;bottom:318px;letter-spacing:0.17px;}
#t17_1636{left:230px;bottom:318px;letter-spacing:0.17px;}
#t18_1636{left:270px;bottom:318px;letter-spacing:0.19px;}
#t19_1636{left:313px;bottom:318px;letter-spacing:0.15px;}
#t1a_1636{left:354px;bottom:318px;letter-spacing:0.15px;}
#t1b_1636{left:408px;bottom:318px;letter-spacing:0.16px;}
#t1c_1636{left:478px;bottom:318px;letter-spacing:0.22px;}
#t1d_1636{left:519px;bottom:318px;letter-spacing:0.15px;}
#t1e_1636{left:564px;bottom:318px;letter-spacing:0.09px;}
#t1f_1636{left:603px;bottom:318px;letter-spacing:0.19px;}
#t1g_1636{left:643px;bottom:318px;letter-spacing:0.16px;}
#t1h_1636{left:685px;bottom:318px;letter-spacing:0.19px;}
#t1i_1636{left:725px;bottom:318px;letter-spacing:0.15px;}
#t1j_1636{left:767px;bottom:318px;letter-spacing:0.16px;}
#t1k_1636{left:808px;bottom:318px;letter-spacing:0.15px;}
#t1l_1636{left:688px;bottom:287px;}
#t1m_1636{left:108px;bottom:256px;letter-spacing:0.19px;}
#t1n_1636{left:150px;bottom:256px;letter-spacing:0.19px;}
#t1o_1636{left:191px;bottom:256px;letter-spacing:0.19px;}
#t1p_1636{left:232px;bottom:256px;letter-spacing:0.19px;}
#t1q_1636{left:273px;bottom:256px;letter-spacing:0.19px;}
#t1r_1636{left:315px;bottom:256px;letter-spacing:0.19px;}
#t1s_1636{left:356px;bottom:256px;letter-spacing:0.19px;}
#t1t_1636{left:407px;bottom:256px;letter-spacing:0.13px;}
#t1u_1636{left:480px;bottom:256px;letter-spacing:-1.02px;}
#t1v_1636{left:521px;bottom:256px;letter-spacing:0.19px;}
#t1w_1636{left:566px;bottom:256px;}
#t1x_1636{left:608px;bottom:256px;}
#t1y_1636{left:649px;bottom:256px;}
#t1z_1636{left:690px;bottom:256px;}
#t20_1636{left:731px;bottom:256px;}
#t21_1636{left:773px;bottom:256px;}
#t22_1636{left:814px;bottom:256px;}
#t23_1636{left:116px;bottom:228px;letter-spacing:-0.14px;}
#t24_1636{left:165px;bottom:228px;letter-spacing:-0.12px;word-spacing:0.46px;}
#t25_1636{left:160px;bottom:214px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t26_1636{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1636{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1636{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1636{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1636{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1636{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1636{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1636{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s8_1636{font-size:14px;font-family:Arial-BoldItalic_623;color:#000;}
.s9_1636{font-size:14px;font-family:Arial-Italic_62c;color:#000;}
.sa_1636{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1636" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1636Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1636" style="-webkit-user-select: none;"><object width="935" height="1210" data="1636/1636.svg" type="image/svg+xml" id="pdf1636" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1636" class="t s1_1636">System Instruction Reference </span><span id="t2_1636" class="t s1_1636">369 </span>
<span id="t3_1636" class="t s1_1636">24594—Rev. 3.35—June 2023 </span><span id="t4_1636" class="t s1_1636">AMD64 Technology </span>
<span id="t5_1636" class="t s2_1636">Compares the requestor privilege level (RPL) fields of two segment selectors in the source and </span>
<span id="t6_1636" class="t s2_1636">destination operands of the instruction. If the RPL field of the destination operand is less than the RPL </span>
<span id="t7_1636" class="t s2_1636">field of the segment selector in the source register, then the zero flag is set and the RPL field of the </span>
<span id="t8_1636" class="t s2_1636">destination operand is increased to match that of the source operand. Otherwise, the destination </span>
<span id="t9_1636" class="t s2_1636">operand remains unchanged and the zero flag is cleared. </span>
<span id="ta_1636" class="t s2_1636">The destination operand can be either a 16-bit register or memory location; the source operand must be </span>
<span id="tb_1636" class="t s2_1636">a 16-bit register. </span>
<span id="tc_1636" class="t s2_1636">The ARPL instruction is intended for use by operating-system procedures to adjust the RPL of a </span>
<span id="td_1636" class="t s2_1636">segment selector that has been passed to the operating system by an application program to match the </span>
<span id="te_1636" class="t s2_1636">privilege level of the application program. The segment selector passed to the operating system is </span>
<span id="tf_1636" class="t s2_1636">placed in the destination operand and the segment selector for the code segment of the application </span>
<span id="tg_1636" class="t s2_1636">program is placed in the source operand. The RPL field in the source operand represents the privilege </span>
<span id="th_1636" class="t s2_1636">level of the application program. The ARPL instruction then insures that the RPL of the segment </span>
<span id="ti_1636" class="t s2_1636">selector received by the operating system is no lower than the privilege level of the application </span>
<span id="tj_1636" class="t s2_1636">program. </span>
<span id="tk_1636" class="t s2_1636">See “Adjusting Access Rights” in APM Volume 2 for more information on access rights. </span>
<span id="tl_1636" class="t s2_1636">In 64-bit mode, this opcode (63H) is used for the MOVSXD instruction. </span>
<span id="tm_1636" class="t s3_1636">Related Instructions </span>
<span id="tn_1636" class="t s2_1636">LAR, LSL, VERR, VERW </span>
<span id="to_1636" class="t s3_1636">rFLAGS Affected </span>
<span id="tp_1636" class="t s4_1636">ARPL </span><span id="tq_1636" class="t s4_1636">Adjust Requestor Privilege Level </span>
<span id="tr_1636" class="t s5_1636">Mnemonic </span><span id="ts_1636" class="t s5_1636">Opcode </span><span id="tt_1636" class="t s5_1636">Description </span>
<span id="tu_1636" class="t s6_1636">ARPL </span><span id="tv_1636" class="t s7_1636">reg/mem16</span><span id="tw_1636" class="t s6_1636">, </span><span id="tx_1636" class="t s7_1636">reg16 </span><span id="ty_1636" class="t s6_1636">63 </span><span id="tz_1636" class="t s7_1636">/r </span>
<span id="t10_1636" class="t s6_1636">Adjust the RPL of a destination segment selector to </span>
<span id="t11_1636" class="t s6_1636">a level not less than the RPL of the segment </span>
<span id="t12_1636" class="t s6_1636">selector specified in the 16-bit source register. </span>
<span id="t13_1636" class="t s6_1636">(Invalid in 64-bit mode.) </span>
<span id="t14_1636" class="t s5_1636">ID </span><span id="t15_1636" class="t s5_1636">VIP </span><span id="t16_1636" class="t s5_1636">VIF </span><span id="t17_1636" class="t s5_1636">AC </span><span id="t18_1636" class="t s5_1636">VM </span><span id="t19_1636" class="t s5_1636">RF </span><span id="t1a_1636" class="t s5_1636">NT </span><span id="t1b_1636" class="t s5_1636">IOPL </span><span id="t1c_1636" class="t s5_1636">OF </span><span id="t1d_1636" class="t s5_1636">DF </span><span id="t1e_1636" class="t s5_1636">IF </span><span id="t1f_1636" class="t s5_1636">TF </span><span id="t1g_1636" class="t s5_1636">SF </span><span id="t1h_1636" class="t s5_1636">ZF </span><span id="t1i_1636" class="t s5_1636">AF </span><span id="t1j_1636" class="t s5_1636">PF </span><span id="t1k_1636" class="t s5_1636">CF </span>
<span id="t1l_1636" class="t s6_1636">M </span>
<span id="t1m_1636" class="t s6_1636">21 </span><span id="t1n_1636" class="t s6_1636">20 </span><span id="t1o_1636" class="t s6_1636">19 </span><span id="t1p_1636" class="t s6_1636">18 </span><span id="t1q_1636" class="t s6_1636">17 </span><span id="t1r_1636" class="t s6_1636">16 </span><span id="t1s_1636" class="t s6_1636">14 </span><span id="t1t_1636" class="t s6_1636">13:12 </span><span id="t1u_1636" class="t s6_1636">11 </span><span id="t1v_1636" class="t s6_1636">10 </span><span id="t1w_1636" class="t s6_1636">9 </span><span id="t1x_1636" class="t s6_1636">8 </span><span id="t1y_1636" class="t s6_1636">7 </span><span id="t1z_1636" class="t s6_1636">6 </span><span id="t20_1636" class="t s6_1636">4 </span><span id="t21_1636" class="t s6_1636">2 </span><span id="t22_1636" class="t s6_1636">0 </span>
<span id="t23_1636" class="t s8_1636">Note: </span><span id="t24_1636" class="t s9_1636">Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags </span>
<span id="t25_1636" class="t s9_1636">are blank. Undefined flags are U. </span>
<span id="t26_1636" class="t sa_1636">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
