#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Aug 11 10:14:20 2023
# Process ID: 5499
# Current directory: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze
# Command line: vivado
# Log file: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado.log
# Journal file: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado.jou
# Running On: luiscarlos-GL552VX, OS: Linux, CPU Frequency: 2599.999 MHz, CPU Physical cores: 4, Host memory: 8213 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/luiscarlos/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_mcs_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_mcs_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_mcs_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_mcs_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_mcs_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_0_1' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_0_1/design_1_lmb_v10_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_0_1' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_0_1/design_1_lmb_v10_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_0_1' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_0_1/design_1_lmb_v10_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_0_1' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_0_1/design_1_lmb_v10_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_0_1' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_0_1/design_1_lmb_v10_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_0/design_1_lmb_bram_if_cntlr_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_0/design_1_lmb_bram_if_cntlr_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_0/design_1_lmb_bram_if_cntlr_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_0/design_1_lmb_bram_if_cntlr_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_0/design_1_lmb_bram_if_cntlr_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_v10_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iomodule_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iomodule_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iomodule_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iomodule_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iomodule_0_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_bram_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_bram_0/design_1_lmb_bram_if_cntlr_0_bram_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_bram_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_bram_0/design_1_lmb_bram_if_cntlr_0_bram_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_bram_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_bram_0/design_1_lmb_bram_if_cntlr_0_bram_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_bram_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_bram_0/design_1_lmb_bram_if_cntlr_0_bram_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_0_bram_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_bram_0/design_1_lmb_bram_if_cntlr_0_bram_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_if_cntlr_1_0' generated file not found '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 7625.465 ; gain = 154.355 ; free physical = 192 ; free virtual = 13479
update_compile_order -fileset sources_1
open_bd_design {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:microblaze_mcs:3.0 - microblaze_mcs_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_cntlr
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb
Adding component instance block -- xilinx.com:ip:iomodule:3.1 - iomodule_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram_if_cntlr_0_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_cntlr
Successfully read diagram <design_1> from block design file </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 8046.684 ; gain = 0.000 ; free physical = 122 ; free virtual = 12815
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
reset_run synth_1
reset_run design_1_lmb_bram_if_cntlr_0_0_synth_1
reset_run design_1_iomodule_0_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_lmb_v10_1_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run design_1_lmb_bram_if_cntlr_1_0_synth_1
reset_run design_1_microblaze_mcs_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

reset_run design_1_zynq_ultra_ps_e_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

reset_run design_1_lmb_v10_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

reset_run design_1_lmb_bram_if_cntlr_0_bram_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_runs synth_1 -jobs 4
[Fri Aug 11 10:53:56 2023] Launched design_1_microblaze_mcs_0_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_lmb_v10_0_1_synth_1, design_1_lmb_bram_if_cntlr_0_bram_0_synth_1, design_1_lmb_bram_if_cntlr_0_0_synth_1, design_1_iomodule_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_lmb_v10_1_0_synth_1, design_1_axi_smc_0_synth_1, design_1_lmb_bram_if_cntlr_1_0_synth_1...
Run output will be captured here:
design_1_microblaze_mcs_0_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_microblaze_mcs_0_0_synth_1/runme.log
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_lmb_v10_0_1_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_lmb_v10_0_1_synth_1/runme.log
design_1_lmb_bram_if_cntlr_0_bram_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_lmb_bram_if_cntlr_0_bram_0_synth_1/runme.log
design_1_lmb_bram_if_cntlr_0_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_lmb_bram_if_cntlr_0_0_synth_1/runme.log
design_1_iomodule_0_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_iomodule_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_lmb_v10_1_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_lmb_v10_1_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_lmb_bram_if_cntlr_1_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_lmb_bram_if_cntlr_1_0_synth_1/runme.log
[Fri Aug 11 10:53:57 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
current_bd_design [get_bd_designs bd_e547]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
current_bd_design [get_bd_designs design_1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property -dict [list CONFIG.USE_IO_BUS {0}] [get_bd_cells microblaze_mcs_0]
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ui/bd_5acb7d30.ui> 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 9225.980 ; gain = 0.000 ; free physical = 485 ; free virtual = 9013
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs iomodule_0/SLMB/IO'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object {}'
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9460.328 ; gain = 0.000 ; free physical = 127 ; free virtual = 12474
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ui/bd_5acb7d30.ui> 
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_microblaze_mcs_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/hw_handoff/design_1_microblaze_mcs_0_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/design_1_microblaze_mcs_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_mcs_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 54eb70cfe2c9ada8; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 54eb70cfe2c9ada8; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 79a97ad8c0adbcca; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 79a97ad8c0adbcca; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_mcs_0_0, cache-ID = 1582e4abc2bb8cc7; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 30cd3361c1150f05; cache size = 33.726 MB.
[Fri Aug 11 11:13:53 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 9670.996 ; gain = 210.668 ; free physical = 219 ; free virtual = 12122
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/blaze_app/Debug/blaze_app.elf}]
set_property SCOPED_TO_CELLS { microblaze_mcs_0/inst/microblaze_I microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/blaze_app/Debug/blaze_app.elf}]
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-i
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0.dcp' for cell 'design_1_i/dlmb'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_1_0/design_1_lmb_bram_if_cntlr_1_0.dcp' for cell 'design_1_i/dlmb_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_0_1/design_1_lmb_v10_0_1.dcp' for cell 'design_1_i/ilmb'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_0/design_1_lmb_bram_if_cntlr_0_0.dcp' for cell 'design_1_i/ilmb_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0.dcp' for cell 'design_1_i/iomodule_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_if_cntlr_0_bram_0/design_1_lmb_bram_if_cntlr_0_bram_0.dcp' for cell 'design_1_i/lmb_bram_if_cntlr_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0.dcp' for cell 'design_1_i/microblaze_mcs_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.41 . Memory (MB): peak = 10243.520 ; gain = 0.000 ; free physical = 140 ; free virtual = 11547
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0_board.xdc] for cell 'design_1_i/iomodule_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_iomodule_0_0/design_1_iomodule_0_0_board.xdc] for cell 'design_1_i/iomodule_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0.xdc] for cell 'design_1_i/dlmb/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_lmb_v10_1_0/design_1_lmb_v10_1_0.xdc] for cell 'design_1_i/dlmb/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_board.xdc] for cell 'design_1_i/microblaze_mcs_0/inst'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/design_1_microblaze_mcs_0_0_board.xdc] for cell 'design_1_i/microblaze_mcs_0/inst'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_e547_iomodule_0_0_board.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_e547_iomodule_0_0_board.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/iomodule_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_e547_dlmb_0.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/dlmb/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_e547_dlmb_0.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/dlmb/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0_board.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_e547_rst_0_0_board.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_e547_microblaze_I_0.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_e547_microblaze_I_0.xdc] for cell 'design_1_i/microblaze_mcs_0/inst/microblaze_I/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/src/contrs/IO.xdc]
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/src/contrs/IO.xdc]
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 25 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/lmb_bram_if_cntlr_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/lmb_bram_if_cntlr_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/blaze_app/Debug/blaze_app.elf /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/blaze_app/Debug/blaze_app.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10243.520 ; gain = 0.000 ; free physical = 123 ; free virtual = 11372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 339 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 160 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 44 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 132 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 10409.191 ; gain = 735.250 ; free physical = 211 ; free virtual = 11286
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPO1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_rxd UART_txd]]
place_ports {GPO1[0]} E5
place_ports UART_txd D6
place_ports UART_rxd D5
save_constraints
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11713.309 ; gain = 0.000 ; free physical = 133 ; free virtual = 10172
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Aug 11 11:33:50 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 11713.309 ; gain = 40.020 ; free physical = 130 ; free virtual = 10165
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 4
[Fri Aug 11 11:35:52 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 11713.309 ; gain = 0.000 ; free physical = 1710 ; free virtual = 10321
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 11 11:36:13 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
[Fri Aug 11 11:36:13 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/pfm/ps_blaze_v3.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/pfm/ps_blaze_v3.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/pfm/ps_blaze_v3.xsa
write_hw_platform: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 11713.309 ; gain = 0.000 ; free physical = 623 ; free virtual = 10098
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2021.2/data/embeddedsw) loading 1 seconds
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
regenerate_bd_layout
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
current_bd_design [get_bd_designs bd_e547]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_bd_design [get_bd_designs design_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_bd_design [get_bd_designs bd_e547]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_bd_design [get_bd_designs design_1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property offset 0x80010000 [get_bd_addr_segs {microblaze_0/Data/SEG_lmb_bram_if_cntlr_1_Mem}]
set_property offset 0x80060000 [get_bd_addr_segs {microblaze_0/Data/SEG_iomodule_0_Reg}]
set_property offset 0x80000000 [get_bd_addr_segs {microblaze_0/Data/SEG_lmb_bram_if_cntlr_1_Mem}]
set_property offset 0x80010000 [get_bd_addr_segs {microblaze_0/Data/SEG_iomodule_0_Reg}]
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 11955.477 ; gain = 0.000 ; free physical = 138 ; free virtual = 8215
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
current_bd_design [get_bd_designs bd_e547]
current_bd_design [get_bd_designs design_1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
current_bd_design [get_bd_designs bd_e547]
current_bd_design [get_bd_designs design_1]
set_property range 1G [get_bd_addr_segs {microblaze_0/Data/SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW}]
set_property offset 0x40000000 [get_bd_addr_segs {microblaze_0/Data/SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW}]
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Data/SEG_lmb_bram_if_cntlr_1_Mem}]
set_property offset 0x80000000 [get_bd_addr_segs {microblaze_0/Data/SEG_iomodule_0_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_lmb_bram_if_cntlr_0_Mem}]
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12008.625 ; gain = 0.000 ; free physical = 129 ; free virtual = 8202
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_lmb_bram_if_cntlr_0_0_synth_1
reset_run design_1_iomodule_0_0_synth_1
reset_run design_1_lmb_bram_if_cntlr_1_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/hw_handoff/design_1_microblaze_mcs_0_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/design_1_microblaze_mcs_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ilmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block iomodule_0 .
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dlmb_cntlr .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 54eb70cfe2c9ada8; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 54eb70cfe2c9ada8; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 79a97ad8c0adbcca; cache size = 33.726 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 79a97ad8c0adbcca; cache size = 33.726 MB.
[Fri Aug 11 13:58:04 2023] Launched design_1_lmb_bram_if_cntlr_0_0_synth_1, design_1_iomodule_0_0_synth_1, design_1_lmb_bram_if_cntlr_1_0_synth_1, design_1_axi_smc_0_synth_1...
Run output will be captured here:
design_1_lmb_bram_if_cntlr_0_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_lmb_bram_if_cntlr_0_0_synth_1/runme.log
design_1_iomodule_0_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_iomodule_0_0_synth_1/runme.log
design_1_lmb_bram_if_cntlr_1_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_lmb_bram_if_cntlr_1_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/design_1_axi_smc_0_synth_1/runme.log
[Fri Aug 11 13:58:04 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 12200.633 ; gain = 192.008 ; free physical = 133 ; free virtual = 8178
launch_runs impl_1 -jobs 4
[Fri Aug 11 14:22:55 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 11 14:27:47 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/ps_blaze_v4.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/ps_blaze_v4.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/ps_blaze_v4.xsa
write_hw_platform: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 12200.633 ; gain = 0.000 ; free physical = 145 ; free virtual = 10117
add_files -norecurse /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_mcs/Debug/stand_mcs.elf
set_property used_in_simulation 0 [get_files /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_mcs/Debug/stand_mcs.elf]
add_files -norecurse /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_micro0/Debug/stand_micro0.elf
set_property used_in_simulation 0 [get_files /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_micro0/Debug/stand_micro0.elf]
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/blaze_app/Debug/blaze_app.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/blaze_app/Debug/blaze_app.elf}]
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_mcs/Debug/stand_mcs.elf}]
set_property SCOPED_TO_CELLS { microblaze_mcs_0/inst/microblaze_I } [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_mcs/Debug/stand_mcs.elf}]
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_micro0/Debug/stand_micro0.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_micro0/Debug/stand_micro0.elf}]
validate_bd_design -force
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 12249.430 ; gain = 0.000 ; free physical = 146 ; free virtual = 8447
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_axi_smc_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/hw_handoff/design_1_microblaze_mcs_0_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/design_1_microblaze_mcs_0_0.hwdef
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 54eb70cfe2c9ada8; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 54eb70cfe2c9ada8; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 79a97ad8c0adbcca; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 79a97ad8c0adbcca; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 4492e2ade2915d28; cache size = 40.137 MB.
[Fri Aug 11 15:50:12 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 12453.492 ; gain = 127.156 ; free physical = 131 ; free virtual = 8433
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 4
[Fri Aug 11 15:52:38 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
[Fri Aug 11 15:52:38 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 4
[Fri Aug 11 15:59:52 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 4
[Fri Aug 11 16:04:58 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
reset_run synth_1
validate_bd_design -force
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 12485.508 ; gain = 0.000 ; free physical = 123 ; free virtual = 7924
save_bd_design
Wrote  : </home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/hw_handoff/design_1_microblaze_mcs_0_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_microblaze_mcs_0_0/bd_0/synth/design_1_microblaze_mcs_0_0.hwdef
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 54eb70cfe2c9ada8; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 79a97ad8c0adbcca; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 79a97ad8c0adbcca; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 54eb70cfe2c9ada8; cache size = 40.137 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 4492e2ade2915d28; cache size = 40.137 MB.
[Fri Aug 11 16:06:26 2023] Launched synth_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 12725.680 ; gain = 180.074 ; free physical = 148 ; free virtual = 7823
launch_runs impl_1 -jobs 4
[Fri Aug 11 16:08:47 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 11 16:13:42 2023] Launched impl_1...
Run output will be captured here: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze/vivado_project/ps_and_blaze.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/ps_blaze_v5.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/ps_blaze_v5.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/ps_blaze_v5.xsa
write_hw_platform: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 384 ; free virtual = 7687
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 137 ; free virtual = 6822
INFO: [Netlist 29-17] Analyzing 452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 126 ; free virtual = 6490
Restored from archive | CPU: 2.980000 secs | Memory: 10.054993 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 148 ; free virtual = 6496
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_mcs/Debug/stand_mcs.elf /home/luiscarlos/Desktop/ultra/exp3/ps_and_blaze_sw/stand_micro0/Debug/stand_micro0.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 136 ; free virtual = 6495
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 338 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 160 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 43 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 132 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 138 ; free virtual = 6412
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 145 ; free virtual = 6355
set_property OFFCHIP_TERM NONE [get_ports [list {gpio_io_i[0]}]]
set_property PULLTYPE NONE [get_ports [list {gpio_io_i[0]}]]
set_property PULLTYPE PULLUP [get_ports [list {gpio_io_i[0]}]]
set_property PULLTYPE PULLUP [get_ports [list {gpio_io_i[0]}]]
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 12725.680 ; gain = 0.000 ; free physical = 128 ; free virtual = 5880
