EDA Netlist Writer report for LogicalStep_Lab3_top
Wed Jun 25 14:09:04 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Wed Jun 25 14:09:04 2025 ;
; Revision Name             ; LogicalStep_Lab3_top                  ;
; Top-level Entity Name     ; LogicalStep_Lab3_top                  ;
; Family                    ; MAX 10                                ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------------------------+
; Option                                                                                            ; Setting                  ;
+---------------------------------------------------------------------------------------------------+--------------------------+
; Tool Name                                                                                         ; Questa Intel FPGA (VHDL) ;
; Generate functional simulation netlist                                                            ; Off                      ;
; Time scale                                                                                        ; 1 ps                     ;
; Truncate long hierarchy paths                                                                     ; Off                      ;
; Map illegal HDL characters                                                                        ; Off                      ;
; Flatten buses into individual nodes                                                               ; Off                      ;
; Maintain hierarchy                                                                                ; Off                      ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                      ;
; Enable glitch filtering                                                                           ; Off                      ;
; Do not write top level VHDL entity                                                                ; Off                      ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                      ;
; Architecture name in VHDL output netlist                                                          ; structure                ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                      ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                      ;
+---------------------------------------------------------------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; Simulation Generated Files                                                       ;
+----------------------------------------------------------------------------------+
; Generated Files                                                                  ;
+----------------------------------------------------------------------------------+
; C:/Users/meow0/Documents/1.LAB/Lab3V1/simulation/questa/LogicalStep_Lab3_top.vho ;
+----------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Jun 25 14:09:04 2025
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file LogicalStep_Lab3_top.vho in folder "C:/Users/meow0/Documents/1.LAB/Lab3V1/simulation/questa/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4673 megabytes
    Info: Processing ended: Wed Jun 25 14:09:04 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


