Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 09 20:30:41 2023
| Host         : Adela06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             145 |           48 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | Mpg_reset/eqOp               |                             |                2 |              2 |
|  clk_IBUF_BUFG | Mpg_enable/pc_reg[0]         | Mpg_enable/REG_IF_ID_reg[4] |                1 |              5 |
|  clk_IBUF_BUFG | Mpg_enable/REG_MEM_WB_reg[3] |                             |                4 |             16 |
|  clk_IBUF_BUFG | Mpg_enable/pc_reg[0]         | Mpg_reset/SR[0]             |                6 |             21 |
|  clk_IBUF_BUFG |                              |                             |               11 |             36 |
| ~clk_IBUF_BUFG | Mpg_enable/p_0_in            |                             |                6 |             48 |
|  clk_IBUF_BUFG | Mpg_enable/pc_reg[0]         |                             |               47 |            145 |
+----------------+------------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 5      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


