// Seed: 3238259281
module module_0 ();
  wire id_1;
  ;
  parameter id_2 = 1;
  reg id_3;
  parameter id_4 = 1;
  function void id_5(input logic id_6, output id_7);
    id_3 <= -1;
  endfunction
  final $clog2(7);
  ;
  assign id_1 = id_2;
  assign id_3 = id_2;
  logic id_8;
  initial id_3.id_2 = id_3;
  initial begin
    id_5();
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd71,
    parameter id_2  = 32'd32,
    parameter id_3  = 32'd29
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  input wire _id_2;
  inout wire id_1;
  if (1) begin : LABEL_0
    wire [1  ?  id_2  &  -1 : 1 'b0 : ""] id_11;
    wire [-1 : id_3] id_12;
  end else assign id_1 = id_7;
  logic id_13 = id_4 * id_2;
  wire  id_14;
  and primCall (id_1, id_4, id_7, id_8, id_9);
  wire [1 'b0 : id_10] id_15, id_16;
  wire id_17;
  assign id_6 = id_17;
endmodule
