{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664770444024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664770444025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 12:14:03 2022 " "Processing started: Mon Oct 03 12:14:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664770444025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664770444025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664770444025 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664770444824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/seven_segment.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_seven_segment " "Found entity 1: ALU_seven_segment" {  } { { "design/ALU_seven_segment.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/ALU_seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_BCD " "Found entity 1: counter_BCD" {  } { { "design/counter_BCD.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8 " "Found entity 1: counter_8" {  } { { "design/counter_8.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/student_num.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/student_num.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_num " "Found entity 1: student_num" {  } { { "design/student_num.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/student_num.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_9 " "Found entity 1: counter_4bit_0_9" {  } { { "design/counter_4bit_0_9.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_bcd_min.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_bcd_min.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_BCD_min " "Found entity 1: counter_BCD_min" {  } { { "design/counter_BCD_min.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_min.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_5 " "Found entity 1: counter_4bit_0_5" {  } { { "design/counter_4bit_0_5.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_2 " "Found entity 1: counter_4bit_0_2" {  } { { "design/counter_4bit_0_2.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit_0_9_0_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit_0_9_0_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit_0_9_0_3 " "Found entity 1: counter_4bit_0_9_0_3" {  } { { "design/counter_4bit_0_9_0_3.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9_0_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_bcd_hour.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_bcd_hour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_BCD_hour " "Found entity 1: counter_BCD_hour" {  } { { "design/counter_BCD_hour.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_hour.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "design/clock.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/clock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444944 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mcu.sv " "Can't analyze file -- file mcu.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1664770444952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_abc.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_abc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_abc " "Found entity 1: counter_abc" {  } { { "design/counter_abc.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_abc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 counter_reg.sv(54) " "Verilog HDL Expression warning at counter_reg.sv(54): truncated literal to match 3 bits" {  } { { "design/counter_reg.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_reg.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1664770444964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_reg " "Found entity 1: counter_reg" {  } { { "design/counter_reg.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664770444965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664770444965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664770445002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_BCD_min counter_BCD_min:counter_BCD_min1 " "Elaborating entity \"counter_BCD_min\" for hierarchy \"counter_BCD_min:counter_BCD_min1\"" {  } { { "design/clock.sv" "counter_BCD_min1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/clock.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664770445009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_9 counter_BCD_min:counter_BCD_min1\|counter_4bit_0_9:counter_4bit_0_9_1 " "Elaborating entity \"counter_4bit_0_9\" for hierarchy \"counter_BCD_min:counter_BCD_min1\|counter_4bit_0_9:counter_4bit_0_9_1\"" {  } { { "design/counter_BCD_min.sv" "counter_4bit_0_9_1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_min.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664770445011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_9.sv(17) " "Verilog HDL assignment warning at counter_4bit_0_9.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_9.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445012 "|counter_BCD|counter_4bit_0_9:counter_4bit_0_9_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_9.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_9.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_9.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445012 "|counter_BCD|counter_4bit_0_9:counter_4bit_0_9_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_5 counter_BCD_min:counter_BCD_min1\|counter_4bit_0_5:counter_4bit_0_5_1 " "Elaborating entity \"counter_4bit_0_5\" for hierarchy \"counter_BCD_min:counter_BCD_min1\|counter_4bit_0_5:counter_4bit_0_5_1\"" {  } { { "design/counter_BCD_min.sv" "counter_4bit_0_5_1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_min.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664770445013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_5.sv(17) " "Verilog HDL assignment warning at counter_4bit_0_5.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_5.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_5.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445015 "|clock|counter_BCD_min:counter_BCD_min1|counter_4bit_0_5:counter_4bit_0_5_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_5.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_5.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_5.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_5.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445015 "|clock|counter_BCD_min:counter_BCD_min1|counter_4bit_0_5:counter_4bit_0_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment counter_BCD_min:counter_BCD_min1\|seven_segment:seven_segment1 " "Elaborating entity \"seven_segment\" for hierarchy \"counter_BCD_min:counter_BCD_min1\|seven_segment:seven_segment1\"" {  } { { "design/counter_BCD_min.sv" "seven_segment1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_min.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664770445016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_BCD_hour counter_BCD_hour:counter_BCD_hour1 " "Elaborating entity \"counter_BCD_hour\" for hierarchy \"counter_BCD_hour:counter_BCD_hour1\"" {  } { { "design/clock.sv" "counter_BCD_hour1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/clock.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664770445019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_9_0_3 counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1 " "Elaborating entity \"counter_4bit_0_9_0_3\" for hierarchy \"counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1\"" {  } { { "design/counter_BCD_hour.sv" "counter_4bit_0_9_0_3_1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_hour.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664770445022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_9_0_3.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_9_0_3.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_9_0_3.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9_0_3.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445023 "|counter_BCD_hour|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_9_0_3.sv(24) " "Verilog HDL assignment warning at counter_4bit_0_9_0_3.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_9_0_3.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_9_0_3.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445023 "|counter_BCD_hour|counter_4bit_0_9_0_3:counter_4bit_0_9_0_3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bit_0_2 counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_2:counter_4bit_0_2_1 " "Elaborating entity \"counter_4bit_0_2\" for hierarchy \"counter_BCD_hour:counter_BCD_hour1\|counter_4bit_0_2:counter_4bit_0_2_1\"" {  } { { "design/counter_BCD_hour.sv" "counter_4bit_0_2_1" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_BCD_hour.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664770445025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_4bit_0_2.sv(17) " "Verilog HDL assignment warning at counter_4bit_0_2.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "design/counter_4bit_0_2.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_2.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445025 "|clock|counter_BCD_hour:counter_BCD_hour1|counter_4bit_0_2:counter_4bit_0_2_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter_4bit_0_2.sv(20) " "Verilog HDL assignment warning at counter_4bit_0_2.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "design/counter_4bit_0_2.sv" "" { Text "C:/Users/Chia-Yu Wang/Desktop/Computer-System-Design/design/counter_4bit_0_2.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664770445026 "|clock|counter_BCD_hour:counter_BCD_hour1|counter_4bit_0_2:counter_4bit_0_2_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1664770445095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664770445151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 12:14:05 2022 " "Processing ended: Mon Oct 03 12:14:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664770445151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664770445151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664770445151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664770445151 ""}
