#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b2274043f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b227502000_0 .net "PC", 31 0, v000001b2274f90b0_0;  1 drivers
v000001b2275021e0_0 .var "clk", 0 0;
v000001b227502280_0 .net "clkout", 0 0, L_000001b227503a40;  1 drivers
v000001b2275023c0_0 .net "cycles_consumed", 31 0, v000001b2275026e0_0;  1 drivers
v000001b227501e20_0 .var "rst", 0 0;
S_000001b2273a62a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b2274043f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b22741f560 .param/l "RType" 0 4 2, C4<000000>;
P_000001b22741f598 .param/l "add" 0 4 5, C4<100000>;
P_000001b22741f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b22741f608 .param/l "addu" 0 4 5, C4<100001>;
P_000001b22741f640 .param/l "and_" 0 4 5, C4<100100>;
P_000001b22741f678 .param/l "andi" 0 4 8, C4<001100>;
P_000001b22741f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b22741f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b22741f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b22741f758 .param/l "j" 0 4 12, C4<000010>;
P_000001b22741f790 .param/l "jal" 0 4 12, C4<000011>;
P_000001b22741f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b22741f800 .param/l "lw" 0 4 8, C4<100011>;
P_000001b22741f838 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b22741f870 .param/l "or_" 0 4 5, C4<100101>;
P_000001b22741f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b22741f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b22741f918 .param/l "sll" 0 4 6, C4<000000>;
P_000001b22741f950 .param/l "slt" 0 4 5, C4<101010>;
P_000001b22741f988 .param/l "slti" 0 4 8, C4<101010>;
P_000001b22741f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b22741f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b22741fa30 .param/l "subu" 0 4 5, C4<100011>;
P_000001b22741fa68 .param/l "sw" 0 4 8, C4<101011>;
P_000001b22741faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b22741fad8 .param/l "xori" 0 4 8, C4<001110>;
L_000001b227503ab0 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b2275035e0 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b227502fc0 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b2275039d0 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b2275031f0 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b227502e00 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b227503500 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b227503030 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b227503a40 .functor OR 1, v000001b2275021e0_0, v000001b22740a870_0, C4<0>, C4<0>;
L_000001b227502ee0 .functor OR 1, L_000001b22754cf90, L_000001b22754d350, C4<0>, C4<0>;
L_000001b227503260 .functor AND 1, L_000001b22754cef0, L_000001b22754cdb0, C4<1>, C4<1>;
L_000001b227503810 .functor NOT 1, v000001b227501e20_0, C4<0>, C4<0>, C4<0>;
L_000001b2275032d0 .functor OR 1, L_000001b22754d2b0, L_000001b22754d3f0, C4<0>, C4<0>;
L_000001b227503340 .functor OR 1, L_000001b2275032d0, L_000001b22754d490, C4<0>, C4<0>;
L_000001b2275030a0 .functor OR 1, L_000001b22754c450, L_000001b22755e830, C4<0>, C4<0>;
L_000001b227502e70 .functor AND 1, L_000001b22754c310, L_000001b2275030a0, C4<1>, C4<1>;
L_000001b227503110 .functor OR 1, L_000001b22755f0f0, L_000001b22755f190, C4<0>, C4<0>;
L_000001b227503180 .functor AND 1, L_000001b22755e650, L_000001b227503110, C4<1>, C4<1>;
L_000001b2275033b0 .functor NOT 1, L_000001b227503a40, C4<0>, C4<0>, C4<0>;
v000001b2274f91f0_0 .net "ALUOp", 3 0, v000001b227409e70_0;  1 drivers
v000001b2274f8d90_0 .net "ALUResult", 31 0, v000001b2274f9b50_0;  1 drivers
v000001b2274f8e30_0 .net "ALUSrc", 0 0, v000001b227409fb0_0;  1 drivers
v000001b22743d780_0 .net "ALUin2", 31 0, L_000001b22755e6f0;  1 drivers
v000001b22743c240_0 .net "MemReadEn", 0 0, v000001b22740ad70_0;  1 drivers
v000001b22743d140_0 .net "MemWriteEn", 0 0, v000001b22740a050_0;  1 drivers
v000001b22743cce0_0 .net "MemtoReg", 0 0, v000001b22740a410_0;  1 drivers
v000001b22743d820_0 .net "PC", 31 0, v000001b2274f90b0_0;  alias, 1 drivers
v000001b22743bfc0_0 .net "PCPlus1", 31 0, L_000001b22754d850;  1 drivers
v000001b22743c060_0 .net "PCsrc", 0 0, v000001b2274f9bf0_0;  1 drivers
v000001b22743bde0_0 .net "RegDst", 0 0, v000001b22740aaf0_0;  1 drivers
v000001b22743c100_0 .net "RegWriteEn", 0 0, v000001b22740acd0_0;  1 drivers
v000001b22743be80_0 .net "WriteRegister", 4 0, L_000001b22754c810;  1 drivers
v000001b22743c7e0_0 .net *"_ivl_0", 0 0, L_000001b227503ab0;  1 drivers
L_000001b227503cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b22743c420_0 .net/2u *"_ivl_10", 4 0, L_000001b227503cc0;  1 drivers
L_000001b2275040b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743d000_0 .net *"_ivl_101", 15 0, L_000001b2275040b0;  1 drivers
v000001b22743cd80_0 .net *"_ivl_102", 31 0, L_000001b22754ca90;  1 drivers
L_000001b2275040f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743ca60_0 .net *"_ivl_105", 25 0, L_000001b2275040f8;  1 drivers
L_000001b227504140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743d0a0_0 .net/2u *"_ivl_106", 31 0, L_000001b227504140;  1 drivers
v000001b22743cc40_0 .net *"_ivl_108", 0 0, L_000001b22754cef0;  1 drivers
L_000001b227504188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b22743bc00_0 .net/2u *"_ivl_110", 5 0, L_000001b227504188;  1 drivers
v000001b22743d640_0 .net *"_ivl_112", 0 0, L_000001b22754cdb0;  1 drivers
v000001b22743ce20_0 .net *"_ivl_115", 0 0, L_000001b227503260;  1 drivers
v000001b22743d6e0_0 .net *"_ivl_116", 47 0, L_000001b22754cbd0;  1 drivers
L_000001b2275041d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743bca0_0 .net *"_ivl_119", 15 0, L_000001b2275041d0;  1 drivers
L_000001b227503d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b22743bd40_0 .net/2u *"_ivl_12", 5 0, L_000001b227503d08;  1 drivers
v000001b22743cb00_0 .net *"_ivl_120", 47 0, L_000001b22754dad0;  1 drivers
L_000001b227504218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743d5a0_0 .net *"_ivl_123", 15 0, L_000001b227504218;  1 drivers
v000001b22743c380_0 .net *"_ivl_125", 0 0, L_000001b22754d710;  1 drivers
v000001b22743bf20_0 .net *"_ivl_126", 31 0, L_000001b22754c770;  1 drivers
v000001b22743cec0_0 .net *"_ivl_128", 47 0, L_000001b22754c270;  1 drivers
v000001b22743c560_0 .net *"_ivl_130", 47 0, L_000001b22754c090;  1 drivers
v000001b22743cf60_0 .net *"_ivl_132", 47 0, L_000001b22754da30;  1 drivers
v000001b22743d460_0 .net *"_ivl_134", 47 0, L_000001b22754cd10;  1 drivers
v000001b22743d1e0_0 .net *"_ivl_14", 0 0, L_000001b227500fc0;  1 drivers
v000001b22743d280_0 .net *"_ivl_140", 0 0, L_000001b227503810;  1 drivers
L_000001b2275042a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743c2e0_0 .net/2u *"_ivl_142", 31 0, L_000001b2275042a8;  1 drivers
L_000001b227504380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b22743d320_0 .net/2u *"_ivl_146", 5 0, L_000001b227504380;  1 drivers
v000001b22743cba0_0 .net *"_ivl_148", 0 0, L_000001b22754d2b0;  1 drivers
L_000001b2275043c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b22743d3c0_0 .net/2u *"_ivl_150", 5 0, L_000001b2275043c8;  1 drivers
v000001b22743d500_0 .net *"_ivl_152", 0 0, L_000001b22754d3f0;  1 drivers
v000001b22743d8c0_0 .net *"_ivl_155", 0 0, L_000001b2275032d0;  1 drivers
L_000001b227504410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b22743d960_0 .net/2u *"_ivl_156", 5 0, L_000001b227504410;  1 drivers
v000001b22743da00_0 .net *"_ivl_158", 0 0, L_000001b22754d490;  1 drivers
L_000001b227503d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b22743c880_0 .net/2u *"_ivl_16", 4 0, L_000001b227503d50;  1 drivers
v000001b22743c600_0 .net *"_ivl_161", 0 0, L_000001b227503340;  1 drivers
L_000001b227504458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743daa0_0 .net/2u *"_ivl_162", 15 0, L_000001b227504458;  1 drivers
v000001b22743c740_0 .net *"_ivl_164", 31 0, L_000001b22754be10;  1 drivers
v000001b22743c1a0_0 .net *"_ivl_167", 0 0, L_000001b22754beb0;  1 drivers
v000001b22743c4c0_0 .net *"_ivl_168", 15 0, L_000001b22754bf50;  1 drivers
v000001b22743c6a0_0 .net *"_ivl_170", 31 0, L_000001b22754bff0;  1 drivers
v000001b22743c920_0 .net *"_ivl_174", 31 0, L_000001b22754c1d0;  1 drivers
L_000001b2275044a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b22743c9c0_0 .net *"_ivl_177", 25 0, L_000001b2275044a0;  1 drivers
L_000001b2275044e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2274ffeb0_0 .net/2u *"_ivl_178", 31 0, L_000001b2275044e8;  1 drivers
v000001b2274ff730_0 .net *"_ivl_180", 0 0, L_000001b22754c310;  1 drivers
L_000001b227504530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b2274fedd0_0 .net/2u *"_ivl_182", 5 0, L_000001b227504530;  1 drivers
v000001b2274ff370_0 .net *"_ivl_184", 0 0, L_000001b22754c450;  1 drivers
L_000001b227504578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b2274ff4b0_0 .net/2u *"_ivl_186", 5 0, L_000001b227504578;  1 drivers
v000001b2274fec90_0 .net *"_ivl_188", 0 0, L_000001b22755e830;  1 drivers
v000001b2274ff690_0 .net *"_ivl_19", 4 0, L_000001b227501060;  1 drivers
v000001b2274fed30_0 .net *"_ivl_191", 0 0, L_000001b2275030a0;  1 drivers
v000001b227500630_0 .net *"_ivl_193", 0 0, L_000001b227502e70;  1 drivers
L_000001b2275045c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b2275001d0_0 .net/2u *"_ivl_194", 5 0, L_000001b2275045c0;  1 drivers
v000001b2274ff7d0_0 .net *"_ivl_196", 0 0, L_000001b22755e3d0;  1 drivers
L_000001b227504608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b2274ffc30_0 .net/2u *"_ivl_198", 31 0, L_000001b227504608;  1 drivers
L_000001b227503c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b227500950_0 .net/2u *"_ivl_2", 5 0, L_000001b227503c78;  1 drivers
v000001b2274fee70_0 .net *"_ivl_20", 4 0, L_000001b227501240;  1 drivers
v000001b2274ffd70_0 .net *"_ivl_200", 31 0, L_000001b22755df70;  1 drivers
v000001b2274ff9b0_0 .net *"_ivl_204", 31 0, L_000001b22755e0b0;  1 drivers
L_000001b227504650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b227500270_0 .net *"_ivl_207", 25 0, L_000001b227504650;  1 drivers
L_000001b227504698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2274ff870_0 .net/2u *"_ivl_208", 31 0, L_000001b227504698;  1 drivers
v000001b2274fefb0_0 .net *"_ivl_210", 0 0, L_000001b22755e650;  1 drivers
L_000001b2275046e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b2274fef10_0 .net/2u *"_ivl_212", 5 0, L_000001b2275046e0;  1 drivers
v000001b2274ffe10_0 .net *"_ivl_214", 0 0, L_000001b22755f0f0;  1 drivers
L_000001b227504728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b227500810_0 .net/2u *"_ivl_216", 5 0, L_000001b227504728;  1 drivers
v000001b2274ff050_0 .net *"_ivl_218", 0 0, L_000001b22755f190;  1 drivers
v000001b227500a90_0 .net *"_ivl_221", 0 0, L_000001b227503110;  1 drivers
v000001b2275006d0_0 .net *"_ivl_223", 0 0, L_000001b227503180;  1 drivers
L_000001b227504770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b2275004f0_0 .net/2u *"_ivl_224", 5 0, L_000001b227504770;  1 drivers
v000001b2274ffff0_0 .net *"_ivl_226", 0 0, L_000001b22755efb0;  1 drivers
v000001b2275009f0_0 .net *"_ivl_228", 31 0, L_000001b22755f7d0;  1 drivers
v000001b227500b30_0 .net *"_ivl_24", 0 0, L_000001b227502fc0;  1 drivers
L_000001b227503d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b227500770_0 .net/2u *"_ivl_26", 4 0, L_000001b227503d98;  1 drivers
v000001b2275008b0_0 .net *"_ivl_29", 4 0, L_000001b227501420;  1 drivers
v000001b2274ffcd0_0 .net *"_ivl_32", 0 0, L_000001b2275039d0;  1 drivers
L_000001b227503de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b2274ff0f0_0 .net/2u *"_ivl_34", 4 0, L_000001b227503de0;  1 drivers
v000001b2274fff50_0 .net *"_ivl_37", 4 0, L_000001b227501560;  1 drivers
v000001b2274ff190_0 .net *"_ivl_40", 0 0, L_000001b2275031f0;  1 drivers
L_000001b227503e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b227500310_0 .net/2u *"_ivl_42", 15 0, L_000001b227503e28;  1 drivers
v000001b227500090_0 .net *"_ivl_45", 15 0, L_000001b22754cc70;  1 drivers
v000001b2274ff230_0 .net *"_ivl_48", 0 0, L_000001b227502e00;  1 drivers
v000001b2275003b0_0 .net *"_ivl_5", 5 0, L_000001b227501ec0;  1 drivers
L_000001b227503e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2274ff910_0 .net/2u *"_ivl_50", 36 0, L_000001b227503e70;  1 drivers
L_000001b227503eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b227500130_0 .net/2u *"_ivl_52", 31 0, L_000001b227503eb8;  1 drivers
v000001b2274ff2d0_0 .net *"_ivl_55", 4 0, L_000001b22754d7b0;  1 drivers
v000001b2274ff550_0 .net *"_ivl_56", 36 0, L_000001b22754bd70;  1 drivers
v000001b2274ff5f0_0 .net *"_ivl_58", 36 0, L_000001b22754c590;  1 drivers
v000001b227500450_0 .net *"_ivl_62", 0 0, L_000001b227503500;  1 drivers
L_000001b227503f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b2274ffa50_0 .net/2u *"_ivl_64", 5 0, L_000001b227503f00;  1 drivers
v000001b2274ffaf0_0 .net *"_ivl_67", 5 0, L_000001b22754d670;  1 drivers
v000001b2274ff410_0 .net *"_ivl_70", 0 0, L_000001b227503030;  1 drivers
L_000001b227503f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2274ffb90_0 .net/2u *"_ivl_72", 57 0, L_000001b227503f48;  1 drivers
L_000001b227503f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b227500590_0 .net/2u *"_ivl_74", 31 0, L_000001b227503f90;  1 drivers
v000001b2275016a0_0 .net *"_ivl_77", 25 0, L_000001b22754c4f0;  1 drivers
v000001b227500e80_0 .net *"_ivl_78", 57 0, L_000001b22754d5d0;  1 drivers
v000001b227501380_0 .net *"_ivl_8", 0 0, L_000001b2275035e0;  1 drivers
v000001b2275025a0_0 .net *"_ivl_80", 57 0, L_000001b22754cb30;  1 drivers
L_000001b227503fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b227501ba0_0 .net/2u *"_ivl_84", 31 0, L_000001b227503fd8;  1 drivers
L_000001b227504020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b227502460_0 .net/2u *"_ivl_88", 5 0, L_000001b227504020;  1 drivers
v000001b227502a00_0 .net *"_ivl_90", 0 0, L_000001b22754cf90;  1 drivers
L_000001b227504068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b227502140_0 .net/2u *"_ivl_92", 5 0, L_000001b227504068;  1 drivers
v000001b227501b00_0 .net *"_ivl_94", 0 0, L_000001b22754d350;  1 drivers
v000001b227501ce0_0 .net *"_ivl_97", 0 0, L_000001b227502ee0;  1 drivers
v000001b227502500_0 .net *"_ivl_98", 47 0, L_000001b22754c950;  1 drivers
v000001b227502960_0 .net "adderResult", 31 0, L_000001b22754d030;  1 drivers
v000001b227502820_0 .net "address", 31 0, L_000001b22754d990;  1 drivers
v000001b227501c40_0 .net "clk", 0 0, L_000001b227503a40;  alias, 1 drivers
v000001b2275026e0_0 .var "cycles_consumed", 31 0;
v000001b227502b40_0 .net "extImm", 31 0, L_000001b22754c130;  1 drivers
v000001b227500ca0_0 .net "funct", 5 0, L_000001b22754c6d0;  1 drivers
v000001b227501920_0 .net "hlt", 0 0, v000001b22740a870_0;  1 drivers
v000001b227500de0_0 .net "imm", 15 0, L_000001b22754c8b0;  1 drivers
v000001b227502640_0 .net "immediate", 31 0, L_000001b22755f230;  1 drivers
v000001b227501d80_0 .net "input_clk", 0 0, v000001b2275021e0_0;  1 drivers
v000001b2275020a0_0 .net "instruction", 31 0, L_000001b22754d0d0;  1 drivers
v000001b227502320_0 .net "memoryReadData", 31 0, v000001b2274fa4b0_0;  1 drivers
v000001b227501100_0 .net "nextPC", 31 0, L_000001b22754c630;  1 drivers
v000001b2275028c0_0 .net "opcode", 5 0, L_000001b2275011a0;  1 drivers
v000001b227501880_0 .net "rd", 4 0, L_000001b2275012e0;  1 drivers
v000001b227501f60_0 .net "readData1", 31 0, L_000001b227502cb0;  1 drivers
v000001b227502780_0 .net "readData1_w", 31 0, L_000001b22755dcf0;  1 drivers
v000001b2275017e0_0 .net "readData2", 31 0, L_000001b227502d20;  1 drivers
v000001b227501740_0 .net "rs", 4 0, L_000001b2275014c0;  1 drivers
v000001b227502aa0_0 .net "rst", 0 0, v000001b227501e20_0;  1 drivers
v000001b227500d40_0 .net "rt", 4 0, L_000001b22754ce50;  1 drivers
v000001b227501600_0 .net "shamt", 31 0, L_000001b22754d530;  1 drivers
v000001b227501a60_0 .net "wire_instruction", 31 0, L_000001b227503420;  1 drivers
v000001b2275019c0_0 .net "writeData", 31 0, L_000001b22755e8d0;  1 drivers
v000001b227500f20_0 .net "zero", 0 0, L_000001b22755f410;  1 drivers
L_000001b227501ec0 .part L_000001b22754d0d0, 26, 6;
L_000001b2275011a0 .functor MUXZ 6, L_000001b227501ec0, L_000001b227503c78, L_000001b227503ab0, C4<>;
L_000001b227500fc0 .cmp/eq 6, L_000001b2275011a0, L_000001b227503d08;
L_000001b227501060 .part L_000001b22754d0d0, 11, 5;
L_000001b227501240 .functor MUXZ 5, L_000001b227501060, L_000001b227503d50, L_000001b227500fc0, C4<>;
L_000001b2275012e0 .functor MUXZ 5, L_000001b227501240, L_000001b227503cc0, L_000001b2275035e0, C4<>;
L_000001b227501420 .part L_000001b22754d0d0, 21, 5;
L_000001b2275014c0 .functor MUXZ 5, L_000001b227501420, L_000001b227503d98, L_000001b227502fc0, C4<>;
L_000001b227501560 .part L_000001b22754d0d0, 16, 5;
L_000001b22754ce50 .functor MUXZ 5, L_000001b227501560, L_000001b227503de0, L_000001b2275039d0, C4<>;
L_000001b22754cc70 .part L_000001b22754d0d0, 0, 16;
L_000001b22754c8b0 .functor MUXZ 16, L_000001b22754cc70, L_000001b227503e28, L_000001b2275031f0, C4<>;
L_000001b22754d7b0 .part L_000001b22754d0d0, 6, 5;
L_000001b22754bd70 .concat [ 5 32 0 0], L_000001b22754d7b0, L_000001b227503eb8;
L_000001b22754c590 .functor MUXZ 37, L_000001b22754bd70, L_000001b227503e70, L_000001b227502e00, C4<>;
L_000001b22754d530 .part L_000001b22754c590, 0, 32;
L_000001b22754d670 .part L_000001b22754d0d0, 0, 6;
L_000001b22754c6d0 .functor MUXZ 6, L_000001b22754d670, L_000001b227503f00, L_000001b227503500, C4<>;
L_000001b22754c4f0 .part L_000001b22754d0d0, 0, 26;
L_000001b22754d5d0 .concat [ 26 32 0 0], L_000001b22754c4f0, L_000001b227503f90;
L_000001b22754cb30 .functor MUXZ 58, L_000001b22754d5d0, L_000001b227503f48, L_000001b227503030, C4<>;
L_000001b22754d990 .part L_000001b22754cb30, 0, 32;
L_000001b22754d850 .arith/sum 32, v000001b2274f90b0_0, L_000001b227503fd8;
L_000001b22754cf90 .cmp/eq 6, L_000001b2275011a0, L_000001b227504020;
L_000001b22754d350 .cmp/eq 6, L_000001b2275011a0, L_000001b227504068;
L_000001b22754c950 .concat [ 32 16 0 0], L_000001b22754d990, L_000001b2275040b0;
L_000001b22754ca90 .concat [ 6 26 0 0], L_000001b2275011a0, L_000001b2275040f8;
L_000001b22754cef0 .cmp/eq 32, L_000001b22754ca90, L_000001b227504140;
L_000001b22754cdb0 .cmp/eq 6, L_000001b22754c6d0, L_000001b227504188;
L_000001b22754cbd0 .concat [ 32 16 0 0], L_000001b227502cb0, L_000001b2275041d0;
L_000001b22754dad0 .concat [ 32 16 0 0], v000001b2274f90b0_0, L_000001b227504218;
L_000001b22754d710 .part L_000001b22754c8b0, 15, 1;
LS_000001b22754c770_0_0 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_0_4 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_0_8 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_0_12 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_0_16 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_0_20 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_0_24 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_0_28 .concat [ 1 1 1 1], L_000001b22754d710, L_000001b22754d710, L_000001b22754d710, L_000001b22754d710;
LS_000001b22754c770_1_0 .concat [ 4 4 4 4], LS_000001b22754c770_0_0, LS_000001b22754c770_0_4, LS_000001b22754c770_0_8, LS_000001b22754c770_0_12;
LS_000001b22754c770_1_4 .concat [ 4 4 4 4], LS_000001b22754c770_0_16, LS_000001b22754c770_0_20, LS_000001b22754c770_0_24, LS_000001b22754c770_0_28;
L_000001b22754c770 .concat [ 16 16 0 0], LS_000001b22754c770_1_0, LS_000001b22754c770_1_4;
L_000001b22754c270 .concat [ 16 32 0 0], L_000001b22754c8b0, L_000001b22754c770;
L_000001b22754c090 .arith/sum 48, L_000001b22754dad0, L_000001b22754c270;
L_000001b22754da30 .functor MUXZ 48, L_000001b22754c090, L_000001b22754cbd0, L_000001b227503260, C4<>;
L_000001b22754cd10 .functor MUXZ 48, L_000001b22754da30, L_000001b22754c950, L_000001b227502ee0, C4<>;
L_000001b22754d030 .part L_000001b22754cd10, 0, 32;
L_000001b22754c630 .functor MUXZ 32, L_000001b22754d850, L_000001b22754d030, v000001b2274f9bf0_0, C4<>;
L_000001b22754d0d0 .functor MUXZ 32, L_000001b227503420, L_000001b2275042a8, L_000001b227503810, C4<>;
L_000001b22754d2b0 .cmp/eq 6, L_000001b2275011a0, L_000001b227504380;
L_000001b22754d3f0 .cmp/eq 6, L_000001b2275011a0, L_000001b2275043c8;
L_000001b22754d490 .cmp/eq 6, L_000001b2275011a0, L_000001b227504410;
L_000001b22754be10 .concat [ 16 16 0 0], L_000001b22754c8b0, L_000001b227504458;
L_000001b22754beb0 .part L_000001b22754c8b0, 15, 1;
LS_000001b22754bf50_0_0 .concat [ 1 1 1 1], L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0;
LS_000001b22754bf50_0_4 .concat [ 1 1 1 1], L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0;
LS_000001b22754bf50_0_8 .concat [ 1 1 1 1], L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0;
LS_000001b22754bf50_0_12 .concat [ 1 1 1 1], L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0, L_000001b22754beb0;
L_000001b22754bf50 .concat [ 4 4 4 4], LS_000001b22754bf50_0_0, LS_000001b22754bf50_0_4, LS_000001b22754bf50_0_8, LS_000001b22754bf50_0_12;
L_000001b22754bff0 .concat [ 16 16 0 0], L_000001b22754c8b0, L_000001b22754bf50;
L_000001b22754c130 .functor MUXZ 32, L_000001b22754bff0, L_000001b22754be10, L_000001b227503340, C4<>;
L_000001b22754c1d0 .concat [ 6 26 0 0], L_000001b2275011a0, L_000001b2275044a0;
L_000001b22754c310 .cmp/eq 32, L_000001b22754c1d0, L_000001b2275044e8;
L_000001b22754c450 .cmp/eq 6, L_000001b22754c6d0, L_000001b227504530;
L_000001b22755e830 .cmp/eq 6, L_000001b22754c6d0, L_000001b227504578;
L_000001b22755e3d0 .cmp/eq 6, L_000001b2275011a0, L_000001b2275045c0;
L_000001b22755df70 .functor MUXZ 32, L_000001b22754c130, L_000001b227504608, L_000001b22755e3d0, C4<>;
L_000001b22755f230 .functor MUXZ 32, L_000001b22755df70, L_000001b22754d530, L_000001b227502e70, C4<>;
L_000001b22755e0b0 .concat [ 6 26 0 0], L_000001b2275011a0, L_000001b227504650;
L_000001b22755e650 .cmp/eq 32, L_000001b22755e0b0, L_000001b227504698;
L_000001b22755f0f0 .cmp/eq 6, L_000001b22754c6d0, L_000001b2275046e0;
L_000001b22755f190 .cmp/eq 6, L_000001b22754c6d0, L_000001b227504728;
L_000001b22755efb0 .cmp/eq 6, L_000001b2275011a0, L_000001b227504770;
L_000001b22755f7d0 .functor MUXZ 32, L_000001b227502cb0, v000001b2274f90b0_0, L_000001b22755efb0, C4<>;
L_000001b22755dcf0 .functor MUXZ 32, L_000001b22755f7d0, L_000001b227502d20, L_000001b227503180, C4<>;
S_000001b2273a6430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b227413f90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b227502d90 .functor NOT 1, v000001b227409fb0_0, C4<0>, C4<0>, C4<0>;
v000001b22740aff0_0 .net *"_ivl_0", 0 0, L_000001b227502d90;  1 drivers
v000001b22740b090_0 .net "in1", 31 0, L_000001b227502d20;  alias, 1 drivers
v000001b22740ab90_0 .net "in2", 31 0, L_000001b22755f230;  alias, 1 drivers
v000001b227409d30_0 .net "out", 31 0, L_000001b22755e6f0;  alias, 1 drivers
v000001b22740a2d0_0 .net "s", 0 0, v000001b227409fb0_0;  alias, 1 drivers
L_000001b22755e6f0 .functor MUXZ 32, L_000001b22755f230, L_000001b227502d20, L_000001b227502d90, C4<>;
S_000001b2274b69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b2274f80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001b2274f80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001b2274f8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001b2274f8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001b2274f8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001b2274f81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b2274f81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b2274f8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001b2274f8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b2274f8298 .param/l "j" 0 4 12, C4<000010>;
P_000001b2274f82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b2274f8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001b2274f8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001b2274f8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b2274f83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b2274f83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b2274f8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b2274f8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001b2274f8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001b2274f84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b2274f8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001b2274f8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001b2274f8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001b2274f85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001b2274f85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b2274f8618 .param/l "xori" 0 4 8, C4<001110>;
v000001b227409e70_0 .var "ALUOp", 3 0;
v000001b227409fb0_0 .var "ALUSrc", 0 0;
v000001b22740ad70_0 .var "MemReadEn", 0 0;
v000001b22740a050_0 .var "MemWriteEn", 0 0;
v000001b22740a410_0 .var "MemtoReg", 0 0;
v000001b22740aaf0_0 .var "RegDst", 0 0;
v000001b22740acd0_0 .var "RegWriteEn", 0 0;
v000001b22740a690_0 .net "funct", 5 0, L_000001b22754c6d0;  alias, 1 drivers
v000001b22740a870_0 .var "hlt", 0 0;
v000001b22740a910_0 .net "opcode", 5 0, L_000001b2275011a0;  alias, 1 drivers
v000001b227409dd0_0 .net "rst", 0 0, v000001b227501e20_0;  alias, 1 drivers
E_000001b227413fd0 .event anyedge, v000001b227409dd0_0, v000001b22740a910_0, v000001b22740a690_0;
S_000001b2274b6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b227414010 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b227503420 .functor BUFZ 32, L_000001b22754c3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b22740a190_0 .net "Data_Out", 31 0, L_000001b227503420;  alias, 1 drivers
v000001b22740a370 .array "InstMem", 0 1023, 31 0;
v000001b22740b130_0 .net *"_ivl_0", 31 0, L_000001b22754c3b0;  1 drivers
v000001b22740ae10_0 .net *"_ivl_3", 9 0, L_000001b22754db70;  1 drivers
v000001b22740af50_0 .net *"_ivl_4", 11 0, L_000001b22754d8f0;  1 drivers
L_000001b227504260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b227409830_0 .net *"_ivl_7", 1 0, L_000001b227504260;  1 drivers
v000001b22740a4b0_0 .net "addr", 31 0, v000001b2274f90b0_0;  alias, 1 drivers
v000001b22740a230_0 .var/i "i", 31 0;
L_000001b22754c3b0 .array/port v000001b22740a370, L_000001b22754d8f0;
L_000001b22754db70 .part v000001b2274f90b0_0, 0, 10;
L_000001b22754d8f0 .concat [ 10 2 0 0], L_000001b22754db70, L_000001b227504260;
S_000001b2273a4950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b227502cb0 .functor BUFZ 32, L_000001b22754bcd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b227502d20 .functor BUFZ 32, L_000001b22754d170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b22740b3b0_0 .net *"_ivl_0", 31 0, L_000001b22754bcd0;  1 drivers
v000001b227409510_0 .net *"_ivl_10", 6 0, L_000001b22754d210;  1 drivers
L_000001b227504338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b2273e8290_0 .net *"_ivl_13", 1 0, L_000001b227504338;  1 drivers
v000001b2273e8a10_0 .net *"_ivl_2", 6 0, L_000001b22754c9f0;  1 drivers
L_000001b2275042f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b2274f9290_0 .net *"_ivl_5", 1 0, L_000001b2275042f0;  1 drivers
v000001b2274f9010_0 .net *"_ivl_8", 31 0, L_000001b22754d170;  1 drivers
v000001b2274f9f10_0 .net "clk", 0 0, L_000001b227503a40;  alias, 1 drivers
v000001b2274f9790_0 .var/i "i", 31 0;
v000001b2274f9470_0 .net "readData1", 31 0, L_000001b227502cb0;  alias, 1 drivers
v000001b2274f9ab0_0 .net "readData2", 31 0, L_000001b227502d20;  alias, 1 drivers
v000001b2274f96f0_0 .net "readRegister1", 4 0, L_000001b2275014c0;  alias, 1 drivers
v000001b2274f8750_0 .net "readRegister2", 4 0, L_000001b22754ce50;  alias, 1 drivers
v000001b2274f8930 .array "registers", 31 0, 31 0;
v000001b2274f9970_0 .net "rst", 0 0, v000001b227501e20_0;  alias, 1 drivers
v000001b2274f87f0_0 .net "we", 0 0, v000001b22740acd0_0;  alias, 1 drivers
v000001b2274fa550_0 .net "writeData", 31 0, L_000001b22755e8d0;  alias, 1 drivers
v000001b2274f86b0_0 .net "writeRegister", 4 0, L_000001b22754c810;  alias, 1 drivers
E_000001b2274140d0/0 .event negedge, v000001b227409dd0_0;
E_000001b2274140d0/1 .event posedge, v000001b2274f9f10_0;
E_000001b2274140d0 .event/or E_000001b2274140d0/0, E_000001b2274140d0/1;
L_000001b22754bcd0 .array/port v000001b2274f8930, L_000001b22754c9f0;
L_000001b22754c9f0 .concat [ 5 2 0 0], L_000001b2275014c0, L_000001b2275042f0;
L_000001b22754d170 .array/port v000001b2274f8930, L_000001b22754d210;
L_000001b22754d210 .concat [ 5 2 0 0], L_000001b22754ce50, L_000001b227504338;
S_000001b2273a4ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b2273a4950;
 .timescale 0 0;
v000001b22740b270_0 .var/i "i", 31 0;
S_000001b22738eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b2274142d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b227502f50 .functor NOT 1, v000001b22740aaf0_0, C4<0>, C4<0>, C4<0>;
v000001b2274fa410_0 .net *"_ivl_0", 0 0, L_000001b227502f50;  1 drivers
v000001b2274f8f70_0 .net "in1", 4 0, L_000001b22754ce50;  alias, 1 drivers
v000001b2274f9510_0 .net "in2", 4 0, L_000001b2275012e0;  alias, 1 drivers
v000001b2274f9330_0 .net "out", 4 0, L_000001b22754c810;  alias, 1 drivers
v000001b2274f95b0_0 .net "s", 0 0, v000001b22740aaf0_0;  alias, 1 drivers
L_000001b22754c810 .functor MUXZ 5, L_000001b2275012e0, L_000001b22754ce50, L_000001b227502f50, C4<>;
S_000001b22738ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b227413a50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b227503b20 .functor NOT 1, v000001b22740a410_0, C4<0>, C4<0>, C4<0>;
v000001b2274f8ed0_0 .net *"_ivl_0", 0 0, L_000001b227503b20;  1 drivers
v000001b2274f93d0_0 .net "in1", 31 0, v000001b2274f9b50_0;  alias, 1 drivers
v000001b2274fa2d0_0 .net "in2", 31 0, v000001b2274fa4b0_0;  alias, 1 drivers
v000001b2274f9830_0 .net "out", 31 0, L_000001b22755e8d0;  alias, 1 drivers
v000001b2274f9dd0_0 .net "s", 0 0, v000001b22740a410_0;  alias, 1 drivers
L_000001b22755e8d0 .functor MUXZ 32, v000001b2274fa4b0_0, v000001b2274f9b50_0, L_000001b227503b20, C4<>;
S_000001b2273d4790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b2273d4920 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b2273d4958 .param/l "AND" 0 9 12, C4<0010>;
P_000001b2273d4990 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b2273d49c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001b2273d4a00 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b2273d4a38 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b2273d4a70 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b2273d4aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b2273d4ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b2273d4b18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b2273d4b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b2273d4b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b2275047b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b2274f9650_0 .net/2u *"_ivl_0", 31 0, L_000001b2275047b8;  1 drivers
v000001b2274f9c90_0 .net "opSel", 3 0, v000001b227409e70_0;  alias, 1 drivers
v000001b2274f98d0_0 .net "operand1", 31 0, L_000001b22755dcf0;  alias, 1 drivers
v000001b2274f9a10_0 .net "operand2", 31 0, L_000001b22755e6f0;  alias, 1 drivers
v000001b2274f9b50_0 .var "result", 31 0;
v000001b2274f89d0_0 .net "zero", 0 0, L_000001b22755f410;  alias, 1 drivers
E_000001b2274137d0 .event anyedge, v000001b227409e70_0, v000001b2274f98d0_0, v000001b227409d30_0;
L_000001b22755f410 .cmp/eq 32, v000001b2274f9b50_0, L_000001b2275047b8;
S_000001b2273bfe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b2274fa670 .param/l "RType" 0 4 2, C4<000000>;
P_000001b2274fa6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001b2274fa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b2274fa718 .param/l "addu" 0 4 5, C4<100001>;
P_000001b2274fa750 .param/l "and_" 0 4 5, C4<100100>;
P_000001b2274fa788 .param/l "andi" 0 4 8, C4<001100>;
P_000001b2274fa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b2274fa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b2274fa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b2274fa868 .param/l "j" 0 4 12, C4<000010>;
P_000001b2274fa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b2274fa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b2274fa910 .param/l "lw" 0 4 8, C4<100011>;
P_000001b2274fa948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b2274fa980 .param/l "or_" 0 4 5, C4<100101>;
P_000001b2274fa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b2274fa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b2274faa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001b2274faa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001b2274faa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001b2274faad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b2274fab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001b2274fab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001b2274fab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001b2274fabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b2274fabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001b2274f9bf0_0 .var "PCsrc", 0 0;
v000001b2274f8a70_0 .net "funct", 5 0, L_000001b22754c6d0;  alias, 1 drivers
v000001b2274fa370_0 .net "opcode", 5 0, L_000001b2275011a0;  alias, 1 drivers
v000001b2274f9d30_0 .net "operand1", 31 0, L_000001b227502cb0;  alias, 1 drivers
v000001b2274f9e70_0 .net "operand2", 31 0, L_000001b22755e6f0;  alias, 1 drivers
v000001b2274f8b10_0 .net "rst", 0 0, v000001b227501e20_0;  alias, 1 drivers
E_000001b227414310/0 .event anyedge, v000001b227409dd0_0, v000001b22740a910_0, v000001b2274f9470_0, v000001b227409d30_0;
E_000001b227414310/1 .event anyedge, v000001b22740a690_0;
E_000001b227414310 .event/or E_000001b227414310/0, E_000001b227414310/1;
S_000001b2273bffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b2274f8890 .array "DataMem", 0 1023, 31 0;
v000001b2274f9fb0_0 .net "address", 31 0, v000001b2274f9b50_0;  alias, 1 drivers
v000001b2274fa050_0 .net "clock", 0 0, L_000001b2275033b0;  1 drivers
v000001b2274f8bb0_0 .net "data", 31 0, L_000001b227502d20;  alias, 1 drivers
v000001b2274f8c50_0 .var/i "i", 31 0;
v000001b2274fa4b0_0 .var "q", 31 0;
v000001b2274f8cf0_0 .net "rden", 0 0, v000001b22740ad70_0;  alias, 1 drivers
v000001b2274fa0f0_0 .net "wren", 0 0, v000001b22740a050_0;  alias, 1 drivers
E_000001b2274143d0 .event posedge, v000001b2274fa050_0;
S_000001b2273b8be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b2273a62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b227414390 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b2274fa190_0 .net "PCin", 31 0, L_000001b22754c630;  alias, 1 drivers
v000001b2274f90b0_0 .var "PCout", 31 0;
v000001b2274f9150_0 .net "clk", 0 0, L_000001b227503a40;  alias, 1 drivers
v000001b2274fa230_0 .net "rst", 0 0, v000001b227501e20_0;  alias, 1 drivers
    .scope S_000001b2273bfe40;
T_0 ;
    %wait E_000001b227414310;
    %load/vec4 v000001b2274f8b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2274f9bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b2274fa370_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b2274f9d30_0;
    %load/vec4 v000001b2274f9e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b2274fa370_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b2274f9d30_0;
    %load/vec4 v000001b2274f9e70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b2274fa370_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b2274fa370_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b2274fa370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b2274f8a70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b2274f9bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b2273b8be0;
T_1 ;
    %wait E_000001b2274140d0;
    %load/vec4 v000001b2274fa230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b2274f90b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b2274fa190_0;
    %assign/vec4 v000001b2274f90b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b2274b6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b22740a230_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b22740a230_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b22740a230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %load/vec4 v000001b22740a230_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b22740a230_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b22740a370, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b2274b69c0;
T_3 ;
    %wait E_000001b227413fd0;
    %load/vec4 v000001b227409dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b22740a870_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b22740a050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b22740a410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b22740ad70_0, 0;
    %assign/vec4 v000001b22740aaf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b22740a870_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b227409e70_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b227409fb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b22740acd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b22740a050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b22740a410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b22740ad70_0, 0, 1;
    %store/vec4 v000001b22740aaf0_0, 0, 1;
    %load/vec4 v000001b22740a910_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740a870_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740aaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %load/vec4 v000001b22740a690_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740aaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b22740aaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740acd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740a410_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b22740a050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b227409fb0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b227409e70_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b2273a4950;
T_4 ;
    %wait E_000001b2274140d0;
    %fork t_1, S_000001b2273a4ae0;
    %jmp t_0;
    .scope S_000001b2273a4ae0;
t_1 ;
    %load/vec4 v000001b2274f9970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b22740b270_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b22740b270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b22740b270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8930, 0, 4;
    %load/vec4 v000001b22740b270_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b22740b270_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b2274f87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b2274fa550_0;
    %load/vec4 v000001b2274f86b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8930, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b2273a4950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b2273a4950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b2274f9790_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b2274f9790_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b2274f9790_0;
    %ix/getv/s 4, v000001b2274f9790_0;
    %load/vec4a v000001b2274f8930, 4;
    %ix/getv/s 4, v000001b2274f9790_0;
    %load/vec4a v000001b2274f8930, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b2274f9790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b2274f9790_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b2273d4790;
T_6 ;
    %wait E_000001b2274137d0;
    %load/vec4 v000001b2274f9c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b2274f98d0_0;
    %load/vec4 v000001b2274f9a10_0;
    %add;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b2274f98d0_0;
    %load/vec4 v000001b2274f9a10_0;
    %sub;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b2274f98d0_0;
    %load/vec4 v000001b2274f9a10_0;
    %and;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b2274f98d0_0;
    %load/vec4 v000001b2274f9a10_0;
    %or;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b2274f98d0_0;
    %load/vec4 v000001b2274f9a10_0;
    %xor;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b2274f98d0_0;
    %load/vec4 v000001b2274f9a10_0;
    %or;
    %inv;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b2274f98d0_0;
    %load/vec4 v000001b2274f9a10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b2274f9a10_0;
    %load/vec4 v000001b2274f98d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b2274f98d0_0;
    %ix/getv 4, v000001b2274f9a10_0;
    %shiftl 4;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b2274f98d0_0;
    %ix/getv 4, v000001b2274f9a10_0;
    %shiftr 4;
    %assign/vec4 v000001b2274f9b50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b2273bffd0;
T_7 ;
    %wait E_000001b2274143d0;
    %load/vec4 v000001b2274f8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b2274f9fb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b2274f8890, 4;
    %assign/vec4 v000001b2274fa4b0_0, 0;
T_7.0 ;
    %load/vec4 v000001b2274fa0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b2274f8bb0_0;
    %ix/getv 3, v000001b2274f9fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b2273bffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b2274f8c50_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b2274f8c50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b2274f8c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %load/vec4 v000001b2274f8c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b2274f8c50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2274f8890, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b2273bffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b2274f8c50_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b2274f8c50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b2274f8c50_0;
    %load/vec4a v000001b2274f8890, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b2274f8c50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b2274f8c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b2274f8c50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b2273a62a0;
T_10 ;
    %wait E_000001b2274140d0;
    %load/vec4 v000001b227502aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b2275026e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b2275026e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b2275026e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b2274043f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2275021e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b227501e20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b2274043f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b2275021e0_0;
    %inv;
    %assign/vec4 v000001b2275021e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b2274043f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b227501e20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b227501e20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b2275023c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
