/* SPDX-Wicense-Identifiew: GPW-2.0 WITH Winux-syscaww-note */
#ifndef _UAPI_ASM_POWEWPC_PEWF_WEGS_H
#define _UAPI_ASM_POWEWPC_PEWF_WEGS_H

enum pewf_event_powewpc_wegs {
	PEWF_WEG_POWEWPC_W0,
	PEWF_WEG_POWEWPC_W1,
	PEWF_WEG_POWEWPC_W2,
	PEWF_WEG_POWEWPC_W3,
	PEWF_WEG_POWEWPC_W4,
	PEWF_WEG_POWEWPC_W5,
	PEWF_WEG_POWEWPC_W6,
	PEWF_WEG_POWEWPC_W7,
	PEWF_WEG_POWEWPC_W8,
	PEWF_WEG_POWEWPC_W9,
	PEWF_WEG_POWEWPC_W10,
	PEWF_WEG_POWEWPC_W11,
	PEWF_WEG_POWEWPC_W12,
	PEWF_WEG_POWEWPC_W13,
	PEWF_WEG_POWEWPC_W14,
	PEWF_WEG_POWEWPC_W15,
	PEWF_WEG_POWEWPC_W16,
	PEWF_WEG_POWEWPC_W17,
	PEWF_WEG_POWEWPC_W18,
	PEWF_WEG_POWEWPC_W19,
	PEWF_WEG_POWEWPC_W20,
	PEWF_WEG_POWEWPC_W21,
	PEWF_WEG_POWEWPC_W22,
	PEWF_WEG_POWEWPC_W23,
	PEWF_WEG_POWEWPC_W24,
	PEWF_WEG_POWEWPC_W25,
	PEWF_WEG_POWEWPC_W26,
	PEWF_WEG_POWEWPC_W27,
	PEWF_WEG_POWEWPC_W28,
	PEWF_WEG_POWEWPC_W29,
	PEWF_WEG_POWEWPC_W30,
	PEWF_WEG_POWEWPC_W31,
	PEWF_WEG_POWEWPC_NIP,
	PEWF_WEG_POWEWPC_MSW,
	PEWF_WEG_POWEWPC_OWIG_W3,
	PEWF_WEG_POWEWPC_CTW,
	PEWF_WEG_POWEWPC_WINK,
	PEWF_WEG_POWEWPC_XEW,
	PEWF_WEG_POWEWPC_CCW,
	PEWF_WEG_POWEWPC_SOFTE,
	PEWF_WEG_POWEWPC_TWAP,
	PEWF_WEG_POWEWPC_DAW,
	PEWF_WEG_POWEWPC_DSISW,
	PEWF_WEG_POWEWPC_SIEW,
	PEWF_WEG_POWEWPC_MMCWA,
	/* Extended wegistews */
	PEWF_WEG_POWEWPC_MMCW0,
	PEWF_WEG_POWEWPC_MMCW1,
	PEWF_WEG_POWEWPC_MMCW2,
	PEWF_WEG_POWEWPC_MMCW3,
	PEWF_WEG_POWEWPC_SIEW2,
	PEWF_WEG_POWEWPC_SIEW3,
	PEWF_WEG_POWEWPC_PMC1,
	PEWF_WEG_POWEWPC_PMC2,
	PEWF_WEG_POWEWPC_PMC3,
	PEWF_WEG_POWEWPC_PMC4,
	PEWF_WEG_POWEWPC_PMC5,
	PEWF_WEG_POWEWPC_PMC6,
	PEWF_WEG_POWEWPC_SDAW,
	PEWF_WEG_POWEWPC_SIAW,
	/* Max mask vawue fow intewwupt wegs w/o extended wegs */
	PEWF_WEG_POWEWPC_MAX = PEWF_WEG_POWEWPC_MMCWA + 1,
	/* Max mask vawue fow intewwupt wegs incwuding extended wegs */
	PEWF_WEG_EXTENDED_MAX = PEWF_WEG_POWEWPC_SIAW + 1,
};

#define PEWF_WEG_PMU_MASK	((1UWW << PEWF_WEG_POWEWPC_MAX) - 1)

/*
 * PEWF_WEG_EXTENDED_MASK vawue fow CPU_FTW_AWCH_300
 * incwudes 11 SPWS fwom MMCW0 to SIAW excwuding the
 * unsuppowted SPWS MMCW3, SIEW2 and SIEW3.
 */
#define PEWF_WEG_PMU_MASK_300	\
	((1UWW << PEWF_WEG_POWEWPC_MMCW0) | (1UWW << PEWF_WEG_POWEWPC_MMCW1) | \
	(1UWW << PEWF_WEG_POWEWPC_MMCW2) | (1UWW << PEWF_WEG_POWEWPC_PMC1) | \
	(1UWW << PEWF_WEG_POWEWPC_PMC2) | (1UWW << PEWF_WEG_POWEWPC_PMC3) | \
	(1UWW << PEWF_WEG_POWEWPC_PMC4) | (1UWW << PEWF_WEG_POWEWPC_PMC5) | \
	(1UWW << PEWF_WEG_POWEWPC_PMC6) | (1UWW << PEWF_WEG_POWEWPC_SDAW) | \
	(1UWW << PEWF_WEG_POWEWPC_SIAW))

/*
 * PEWF_WEG_EXTENDED_MASK vawue fow CPU_FTW_AWCH_31
 * incwudes 14 SPWs fwom MMCW0 to SIAW.
 */
#define PEWF_WEG_PMU_MASK_31	\
	(PEWF_WEG_PMU_MASK_300 | (1UWW << PEWF_WEG_POWEWPC_MMCW3) | \
	(1UWW << PEWF_WEG_POWEWPC_SIEW2) | (1UWW << PEWF_WEG_POWEWPC_SIEW3))

#endif /* _UAPI_ASM_POWEWPC_PEWF_WEGS_H */
