<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezosuibasgeneris-1",value:"7421c459-1ff6-45ae-51ef-38bab4f2a0a2; Path=/; Domain=wikichip.org; Expires=Tue, 09 Sep 2025 09:24:28 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezoab_86609",value:"mod235-c; Path=/; Domain=wikichip.org; Expires=Mon, 09 Sep 2024 11:24:28 UTC",tcfCategory:"store_info",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({"ad_cache_level":1,"adpicker_placement_cnt":0,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":14,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":72755,"response_size_orig":67337,"response_time_orig":165,"template_id":5,"url":"https://en.wikichip.org/wiki/NVLink","word_count":0,"worst_bad_word_level":0}, typeof window._ezaq !== "undefined" ? window._ezaq : {});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.ab = _ezaq.ab_test_id;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');
	if(typeof ez_utmParams !== 'undefined') {
		d.utm = ez_utmParams;
	}

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="https://en.wikichip.org/wiki/NVLink"/>

<title>NVLink  - Nvidia - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"nvidia/nvlink","wgTitle":"nvidia/nvlink","wgCurRevisionId":102394,"wgRevisionId":102394,"wgArticleId":29382,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["nvidia","interconnect architectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"nvidia/nvlink","wgRelevantArticleId":29382,"wgRequestId":"7a2323a440286f11df0caa68","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"NVLink","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/nvidia/nvlink"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="nvidia/nvlink" href="/w/index.php?title=Special:ExportRDF/nvidia/nvlink&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=nvidia/nvlink&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=nvidia/nvlink&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/nvidia/nvlink"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/a/a6/nvlink_link.svg/800px-nvlink_link.svg.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/a/a6/nvlink_link.svg/800px-nvlink_link.svg.png"/>
<meta property="og:title" content="NVLink  - Nvidia - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="NVLink is a proprietary system interconnect architecture that facilitates coherent data and control transmission accross multiple Nvidia GPUs and supporting CPUs."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'orig_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-nvidia_nvlink rootpage-nvidia skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/nvidia/nvlink">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:nvidia/nvlink"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=nvidia/nvlink&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=nvidia%2Fnvlink"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/nvidia/nvlink"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/nvidia/nvlink"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=nvidia/nvlink&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=nvidia/nvlink&amp;oldid=102394"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=nvidia/nvlink&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:nvidia-2Fnvlink"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    NVLink  - Nvidia    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/nvidia" title="nvidia">nvidia</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=NVLink&amp;redirect=no" class="mw-redirect" title="NVLink">NVLink</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="guidebox">
<tbody><tr><td colspan="2"><span class="noprint plainlinks navbar" style="float:left;"><small><span style="white-space:nowrap;word-spacing:-.12em;"><a href="/wiki/Template:interconnect_arch" title="Template:interconnect arch"><span style="" title="View this template">v</span></a><span style=""> <b>·</b> </span><a href="/wiki/Template:interconnect_arch" title="Template:interconnect arch"><span style="" title="Discuss this template">d</span></a><span style=""> <b>·</b> </span><a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=Template:interconnect_arch&amp;action=edit"><span style="" title="Edit this template">e</span></a></span></small></span></td></tr>
<tr><td class="header-main" colspan="2">Interconnect<br/>Architectures</td></tr>
<tr><td colspan="2" style="text-align: center;"><a href="/wiki/interconnect_architecture" title="interconnect architecture"><img alt="interconnect.svg" src="/w/images/thumb/c/ca/interconnect.svg/225px-interconnect.svg.png" width="225" height="82" srcset="/w/images/thumb/c/ca/interconnect.svg/338px-interconnect.svg.png 1.5x, /w/images/thumb/c/ca/interconnect.svg/450px-interconnect.svg.png 2x"/></a></td></tr>
<tr><td class="header" colspan="2">Concepts</td></tr>
<tr><td colspan="2">
<ul><li> <a href="/w/index.php?title=Network_On_A_Chip&amp;action=edit&amp;redlink=1" class="new" title="Network On A Chip (page does not exist)">Network On A Chip</a></li>
<li> <a href="/w/index.php?title=System_Bus&amp;action=edit&amp;redlink=1" class="new" title="System Bus (page does not exist)">System Bus</a></li></ul>
</td></tr>
<tr><td class="header" colspan="2">General</td></tr>
<tr><td colspan="2">
<div class="wiki-ul-col3" style="display: inline-block;">
<ul><li> <a href="/w/index.php?title=accelerated_graphics_port&amp;action=edit&amp;redlink=1" class="new" title="accelerated graphics port (page does not exist)">AGP</a></li>
<li> <a href="/w/index.php?title=CAPI&amp;action=edit&amp;redlink=1" class="new" title="CAPI (page does not exist)">CAPI</a></li>
<li> <a href="/wiki/ccix" title="ccix">CCIX</a></li>
<li> <a href="/wiki/cavium/ccpi" title="cavium/ccpi">CCPI</a></li>
<li> <a href="/wiki/ibm/dmi" title="ibm/dmi">DMI</a> (IBM)</li>
<li> <a href="/w/index.php?title=intel/dmi&amp;action=edit&amp;redlink=1" class="new" title="intel/dmi (page does not exist)">DMI</a> (Intel)</li>
<li> <a href="/w/index.php?title=extended_industry_standard_architecture&amp;action=edit&amp;redlink=1" class="new" title="extended industry standard architecture (page does not exist)">EISA</a></li>
<li> <a href="/w/index.php?title=Gen-Z&amp;action=edit&amp;redlink=1" class="new" title="Gen-Z (page does not exist)">Gen-Z</a></li>
<li> <a href="/wiki/hisilicon/hydra" title="hisilicon/hydra">Hydra</a></li>
<li> <a href="/w/index.php?title=hypertransport&amp;action=edit&amp;redlink=1" class="new" title="hypertransport (page does not exist)">HT</a></li>
<li> <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric">IF</a></li>
<li> <a href="/w/index.php?title=industry_standard_architecture&amp;action=edit&amp;redlink=1" class="new" title="industry standard architecture (page does not exist)">ISA</a></li>
<li> <a href="/wiki/tsmc/lipincon" title="tsmc/lipincon">LIPINCON</a></li>
<li> <a href="/w/index.php?title=micro_channel&amp;action=edit&amp;redlink=1" class="new" title="micro channel (page does not exist)">Micro Channel</a></li>
<li> <a href="/w/index.php?title=Multibus&amp;action=edit&amp;redlink=1" class="new" title="Multibus (page does not exist)">Multibus</a></li>
<li> <strong class="selflink">NVLink</strong></li>
<li> <a href="/w/index.php?title=peripheral_component_interconnect&amp;action=edit&amp;redlink=1" class="new" title="peripheral component interconnect (page does not exist)">PCI</a></li>
<li> <a href="/w/index.php?title=peripheral_component_interconnect_express&amp;action=edit&amp;redlink=1" class="new" title="peripheral component interconnect express (page does not exist)">PCIe</a></li>
<li> <a href="/w/index.php?title=pci_extensions_for_instrumentation&amp;action=edit&amp;redlink=1" class="new" title="pci extensions for instrumentation (page does not exist)">PXI</a></li>
<li> <a href="/w/index.php?title=Q-Bus&amp;action=edit&amp;redlink=1" class="new" title="Q-Bus (page does not exist)">Q-Bus</a></li>
<li> <a href="/w/index.php?title=intel/quickpath_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/quickpath interconnect (page does not exist)">QPI</a></li>
<li> <a href="/w/index.php?title=S-100&amp;action=edit&amp;redlink=1" class="new" title="S-100 (page does not exist)">S-100</a></li>
<li> <a href="/w/index.php?title=SS-50&amp;action=edit&amp;redlink=1" class="new" title="SS-50 (page does not exist)">SS-50</a></li>
<li> <a href="/w/index.php?title=Unibus&amp;action=edit&amp;redlink=1" class="new" title="Unibus (page does not exist)">Unibus</a></li>
<li> <a href="/w/index.php?title=intel/ultrapath_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/ultrapath interconnect (page does not exist)">UPI</a></li>
<li> <a href="/w/index.php?title=vesa_local_bus&amp;action=edit&amp;redlink=1" class="new" title="vesa local bus (page does not exist)">VLB</a></li></ul>
</div>
</td></tr>
<tr><td class="header" colspan="2">Peripheral</td></tr>
<tr><td colspan="2">
<ul><li> <a href="/w/index.php?title=1-wire&amp;action=edit&amp;redlink=1" class="new" title="1-wire (page does not exist)">1-Wire</a></li>
<li> <a href="/w/index.php?title=access.bus&amp;action=edit&amp;redlink=1" class="new" title="access.bus (page does not exist)">ACCESS.bus</a></li>
<li> <a href="/w/index.php?title=centronics_interface&amp;action=edit&amp;redlink=1" class="new" title="centronics interface (page does not exist)">Centronics</a></li>
<li> <a href="/w/index.php?title=general_purpose_interface_bus&amp;action=edit&amp;redlink=1" class="new" title="general purpose interface bus (page does not exist)">GPIB</a></li>
<li> <a href="/w/index.php?title=MIDI&amp;action=edit&amp;redlink=1" class="new" title="MIDI (page does not exist)">MIDI</a></li>
<li> <a href="/w/index.php?title=RS-232&amp;action=edit&amp;redlink=1" class="new" title="RS-232 (page does not exist)">RS-232</a></li>
<li> <a href="/w/index.php?title=RS-422&amp;action=edit&amp;redlink=1" class="new" title="RS-422 (page does not exist)">RS-422</a></li>
<li> <a href="/w/index.php?title=RS-423&amp;action=edit&amp;redlink=1" class="new" title="RS-423 (page does not exist)">RS-423</a></li>
<li> <a href="/w/index.php?title=UNI/O_bus&amp;action=edit&amp;redlink=1" class="new" title="UNI/O bus (page does not exist)">UNI/O bus</a></li></ul>
</td></tr>
<tr><td class="header" colspan="2">Storage Devices</td></tr>
<tr><td colspan="2">
<ul><li> <a href="/w/index.php?title=nvm_express&amp;action=edit&amp;redlink=1" class="new" title="nvm express (page does not exist)">NVMe</a></li>
<li> <a href="/w/index.php?title=parallel_ata&amp;action=edit&amp;redlink=1" class="new" title="parallel ata (page does not exist)">PATA</a></li>
<li> <a href="/w/index.php?title=serial_ata&amp;action=edit&amp;redlink=1" class="new" title="serial ata (page does not exist)">SATA</a></li>
<li> <a href="/w/index.php?title=sata_express&amp;action=edit&amp;redlink=1" class="new" title="sata express (page does not exist)">SATAe</a></li>
<li> <a href="/w/index.php?title=serial_storage_architecture&amp;action=edit&amp;redlink=1" class="new" title="serial storage architecture (page does not exist)">SSA</a></li>
<li> <a href="/w/index.php?title=small_computer_system_interface&amp;action=edit&amp;redlink=1" class="new" title="small computer system interface (page does not exist)">SCSI</a></li></ul>
</td></tr>
<tr><td class="header" colspan="2">Audio Devices</td></tr>
<tr><td colspan="2">
<ul><li> <a href="/w/index.php?title=inter-ic_sound&amp;action=edit&amp;redlink=1" class="new" title="inter-ic sound (page does not exist)">I²S</a></li>
<li> <a href="/w/index.php?title=s/pdif&amp;action=edit&amp;redlink=1" class="new" title="s/pdif (page does not exist)">S/PDIF</a></li></ul>
</td></tr>
</tbody></table>
<p><b>NVLink</b> is a proprietary system <a href="/wiki/interconnect_architecture" title="interconnect architecture">interconnect architecture</a> that facilitates <a href="/w/index.php?title=memory_coherence&amp;action=edit&amp;redlink=1" class="new" title="memory coherence (page does not exist)">coherent</a> data and control transmission accross multiple <a href="/wiki/Nvidia" class="mw-redirect" title="Nvidia">Nvidia</a> <a href="/w/index.php?title=GPU&amp;action=edit&amp;redlink=1" class="new" title="GPU (page does not exist)">GPUs</a> and supporting <a href="/w/index.php?title=CPU&amp;action=edit&amp;redlink=1" class="new" title="CPU (page does not exist)">CPUs</a>.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Links"><span class="tocnumber">1.1</span> <span class="toctext">Links</span></a>
<ul>
<li class="toclevel-3 tocsection-3"><a href="#Packet"><span class="tocnumber">1.1.1</span> <span class="toctext">Packet</span></a></li>
<li class="toclevel-3 tocsection-4"><a href="#Header_flit"><span class="tocnumber">1.1.2</span> <span class="toctext">Header flit</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="#Error_Correction"><span class="tocnumber">1.1.3</span> <span class="toctext">Error Correction</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-6"><a href="#Data_Rates"><span class="tocnumber">1.2</span> <span class="toctext">Data Rates</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#NVLink_1.0"><span class="tocnumber">2</span> <span class="toctext">NVLink 1.0</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#DGX-1_Configuration"><span class="tocnumber">2.1</span> <span class="toctext">DGX-1 Configuration</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#NVLink_2.0"><span class="tocnumber">3</span> <span class="toctext">NVLink 2.0</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#NVLink_3.0"><span class="tocnumber">4</span> <span class="toctext">NVLink 3.0</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#References"><span class="tocnumber">5</span> <span class="toctext">References</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Announced in early 2014, NVLink was designed as an alternative solution to <a href="/w/index.php?title=PCI_Express&amp;action=edit&amp;redlink=1" class="new" title="PCI Express (page does not exist)">PCI Express</a> with higher bandwidth and additional features (e.g., shared memory) specifically designed to be compatible with Nvidia&#39;s own GPU ISA for multi-GPU systems. Prior to the introduction of NVLink with <a href="/w/index.php?title=nvidia/microarchitectures/pascal&amp;action=edit&amp;redlink=1" class="new" title="nvidia/microarchitectures/pascal (page does not exist)">Pascal</a> (e.g., <a href="/w/index.php?title=nvidia/microarchitectures/kepler&amp;action=edit&amp;redlink=1" class="new" title="nvidia/microarchitectures/kepler (page does not exist)">Kepler</a>), multiple Nvidia&#39;s GPUs would sit on a shared <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a> bus. Although direct GPU-GPU transfers and accesses were already possible using Nvidia&#39;s <a href="/w/index.php?title=nvidia/unified_virtual_addressing&amp;action=edit&amp;redlink=1" class="new" title="nvidia/unified virtual addressing (page does not exist)">Unified Virtual Addressing</a> over the <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a> bus, as the size of data sets continued to grow, the bus became a growing system <a href="/w/index.php?title=bottleneck&amp;action=edit&amp;redlink=1" class="new" title="bottleneck (page does not exist)">bottleneck</a>. Throughput could further improve through the use of a <a href="/w/index.php?title=PCIe_switch&amp;action=edit&amp;redlink=1" class="new" title="PCIe switch (page does not exist)">PCIe switch</a>.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:nvidia_gpu_pcie_bus.svg" class="image"><img alt="nvidia gpu pcie bus.svg" src="/w/images/thumb/d/d4/nvidia_gpu_pcie_bus.svg/350px-nvidia_gpu_pcie_bus.svg.png" width="350" height="178" srcset="/w/images/thumb/d/d4/nvidia_gpu_pcie_bus.svg/525px-nvidia_gpu_pcie_bus.svg.png 1.5x, /w/images/thumb/d/d4/nvidia_gpu_pcie_bus.svg/700px-nvidia_gpu_pcie_bus.svg.png 2x"/></a></dd></dl>
<p><br/>
NVLink is designed to replace the inter-GPU-GPU communication from going over the PCIe lanes. It&#39;s worth noting that NVLink was also designed for CPU-GPU communication with higher bandwidth than PCIe. Although it&#39;s unlikely that NVLink would be implemented on an x86 system by either <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> or <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>, <a href="/wiki/IBM" class="mw-redirect" title="IBM">IBM</a> has collaborated with Nvidia to support NVLink on their <a href="/wiki/POWER" class="mw-redirect" title="POWER">POWER</a> microprocessors. For supported microprocessors, the NVLink can eliminate PCIe entirely for all links.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:nvidia_gpu_nvlink_overview.svg" class="image"><img alt="nvidia gpu nvlink overview.svg" src="/w/images/thumb/b/b7/nvidia_gpu_nvlink_overview.svg/550px-nvidia_gpu_nvlink_overview.svg.png" width="550" height="181" srcset="/w/images/thumb/b/b7/nvidia_gpu_nvlink_overview.svg/825px-nvidia_gpu_nvlink_overview.svg.png 1.5x, /w/images/thumb/b/b7/nvidia_gpu_nvlink_overview.svg/1100px-nvidia_gpu_nvlink_overview.svg.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Links">Links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=2" title="Edit section: Links">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>An NVLink channel is called a <b>Brick</b> (or an <i>NVLink Brick</i>). A single NVLink is a bidirectional interface which comprises 8 differential pairs in each direction for a total of 32 wires. The pairs are DC coupled an use an 85Ω differential termination with an embedded clock. To ease routing, NVLink supports <a href="/w/index.php?title=lane_reversal&amp;action=edit&amp;redlink=1" class="new" title="lane reversal (page does not exist)">lane reversal</a> and <a href="/w/index.php?title=lane_polarity&amp;action=edit&amp;redlink=1" class="new" title="lane polarity (page does not exist)">lane polarity</a>, meaning the physical lane ordering and their polarity between the two devices may be reversed.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:nvlink_link.svg" class="image"><img alt="nvlink link.svg" src="/w/images/thumb/a/a6/nvlink_link.svg/800px-nvlink_link.svg.png" width="800" height="239" class="wikichip_ogimage" srcset="/w/images/thumb/a/a6/nvlink_link.svg/1200px-nvlink_link.svg.png 1.5x, /w/images/thumb/a/a6/nvlink_link.svg/1600px-nvlink_link.svg.png 2x"/></a></dd></dl>
<p><br/>
</p>
<h4><span class="mw-headline" id="Packet">Packet</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=3" title="Edit section: Packet">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>A single NVLink <a href="/w/index.php?title=packet&amp;action=edit&amp;redlink=1" class="new" title="packet (page does not exist)">packet</a> ranges from a one to eighteen <a href="/wiki/flits" class="mw-redirect" title="flits">flits</a>. Each flit is 128-bit, allowing for the transfer of 256 bytes using a single header flit and 16 payload flits for a peak efficiency of 94.12% and 64 bytes using a single header flit and 4 data payload flits for an efficiency of 80% unidirectional. In bidirectional traffic, this is slightly reduced to 88.9% and 66.7% respectively.
</p><p>A packet comprises of at least a header, and optionally, an address extension (AE) flit, a byte enable (BE) flit, and up to 16 data payload flits. A typical transaction has at least request and response with posted operations not necessitating a response.
</p>
<dl><dd><a href="/wiki/File:nvlink_packet.svg" class="image"><img alt="nvlink packet.svg" src="/w/images/thumb/0/0d/nvlink_packet.svg/600px-nvlink_packet.svg.png" width="600" height="300" srcset="/w/images/thumb/0/0d/nvlink_packet.svg/900px-nvlink_packet.svg.png 1.5x, /w/images/thumb/0/0d/nvlink_packet.svg/1200px-nvlink_packet.svg.png 2x"/></a></dd></dl>
<h4><span class="mw-headline" id="Header_flit">Header flit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=4" title="Edit section: Header flit">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The header flit is 128-bit. It comprises a 25-bit CRC field (discussed below), 83-bit transaction field, and a 20-bit data link (DL) layer field. The transaction field includes the request type, address, flow control bits, and tag identifier. The data link field includes things such as the packet length, application number tag, and acknowledge identifier.
</p><p>The address extension (AE) flit is reserved for fairly static bits and is usually transmitted only bits change. 
</p>
<h4><span class="mw-headline" id="Error_Correction">Error Correction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=5" title="Edit section: Error Correction">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Nvidia specifies the error rate at 1 in 1×10<sup>12</sup>. Error detection is done through the 25-bit <a href="/w/index.php?title=cyclic_redundancy_check&amp;action=edit&amp;redlink=1" class="new" title="cyclic redundancy check (page does not exist)">cyclic redundancy check</a> header field. The receiver is responsible for keeping the data in a <a href="/wiki/replay_buffer" title="replay buffer">replay buffer</a>. Transmitted packets are sequenced and a positive acknowledgment is sent back to the source upon a good CRC. A missing acknowledgment following a timeout will initiate a reply sequence, retransmitting all subsequent packets.
</p><p>The CRC field consists of 25 bits, allowing up to 5 random bits in error for the largest packet or alternatively, for differential pair bursts it can support up to 25 sequential bit errors. CRC is actually calculated over the header and the previous payload, eliminating the need for a separate CRC field for the data payload. Note that since the header also incorporates the packet length, it is also gets included in the CRC check.
</p><p>For example, consider a sequence of two data payload (32 bytes) flits and their accompanying header. The next packet will have the CRC done over the current header as well as the two data payload from the prior transaction. If this is the first transaction, the CRC assumes the prior transaction was a <a href="/w/index.php?title=NULL&amp;action=edit&amp;redlink=1" class="new" title="NULL (page does not exist)">NULL</a> transaction.
</p>
<h3><span class="mw-headline" id="Data_Rates">Data Rates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=6" title="Edit section: Data Rates">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable">
<tbody><tr><th> </th><th><a href="#NVLink_1.0">NVLink 1.0</a></th><th><a href="#NVLink_2.0">NVLink 2.0</a></th><th> <a href="#NVLink_3.0">NVlink 3.0</a></th><th> <a href="#NVLink_4.0">NVlink 4.0</a></th></tr>
<tr><th>Signaling Rate</th><td>20 GT/s</td><td>25 GT/s</td><td>50 GT/s</td><td>100 GT/s</td></tr>
<tr><th>Lanes/Link</th><td>8</td><td>8</td><td>4</td><td>2</td></tr>
<tr><th>Rate/Link</th><td>20 GB/s</td><td>25 GB/s</td><td>25 GB/s</td><td>25 GB/s</td></tr>
<tr><th>BiDir BW/Link</th><td>40 GB/s</td><td>50 GB/s</td><td> 50 GB/s</td><td> 50 GB/s</td></tr>
<tr><th>Links/Chip</th><td>4 (P100)</td><td>6 (V100)</td><td> 12 (A100)</td><td> 18 (H100)</td></tr>
<tr><th>BiDir BW/Chip</th><td>160 GB/s (P100)</td><td>300 GB/s (V100)</td><td>600 GB/s (A100)</td><td>900 GB/s (H100)</td></tr>
</tbody></table>
<h2><span class="mw-headline" id="NVLink_1.0">NVLink 1.0</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=7" title="Edit section: NVLink 1.0">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>NVLink 1.0 was first introduced with the <a href="/w/index.php?title=nvidia/p100&amp;action=edit&amp;redlink=1" class="new" title="nvidia/p100 (page does not exist)">P100</a> <a href="/w/index.php?title=GPGPU&amp;action=edit&amp;redlink=1" class="new" title="GPGPU (page does not exist)">GPGPU</a> based on the <a href="/w/index.php?title=nvidia/microarchitectures/pascal&amp;action=edit&amp;redlink=1" class="new" title="nvidia/microarchitectures/pascal (page does not exist)">Pascal</a> microarchitecture. <a href="/w/index.php?title=nvidia/p100&amp;action=edit&amp;redlink=1" class="new" title="nvidia/p100 (page does not exist)">P100</a> comes with its own <a href="/wiki/HBM" class="mw-redirect" title="HBM">HBM</a> memory in addition to being able to access system memory from the CPU side. The P100 has four NVLinks, which supports up to 20 GB/s for a bidrectional bandwidth of 40 GB/s for a total aggregated bandwidth of 160 GB/s. In the most basic configuration, all four links are connected between the two GPUs for 160 GB/s GPU-GPU bandwidth in addition to the PCIe lanes connected to the CPU for accessing system <a href="/w/index.php?title=DRAM&amp;action=edit&amp;redlink=1" class="new" title="DRAM (page does not exist)">DRAM</a>.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:nvlink_p100.svg" class="image"><img alt="nvlink p100.svg" src="/w/images/thumb/7/79/nvlink_p100.svg/400px-nvlink_p100.svg.png" width="400" height="204" srcset="/w/images/thumb/7/79/nvlink_p100.svg/600px-nvlink_p100.svg.png 1.5x, /w/images/thumb/7/79/nvlink_p100.svg/800px-nvlink_p100.svg.png 2x"/></a></dd></dl>
<p><br/>
The first CPU to support NVLink natively was the <a href="/wiki/IBM" class="mw-redirect" title="IBM">IBM</a> <a href="/wiki/ibm/microarchitectures/power8%2B" title="ibm/microarchitectures/power8+">POWER8+</a> which allowed the NVLink interconnect to extend to the CPU, replacing the slower PCIe link. Since the P100 only has four NVLinks, a single link from each GPU can be used to link the CPU to the GPU. A typical full configuration node consists of four P100 GPUs and two Power CPUs. The four GPUs are fully connected to each other with the fourth link going to the CPU.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:nvlink_p100_ibm_p8%2B.svg" class="image"><img alt="nvlink p100 ibm p8+.svg" src="/w/images/thumb/5/5e/nvlink_p100_ibm_p8%2B.svg/400px-nvlink_p100_ibm_p8%2B.svg.png" width="400" height="331" srcset="/w/images/thumb/5/5e/nvlink_p100_ibm_p8%2B.svg/600px-nvlink_p100_ibm_p8%2B.svg.png 1.5x, /w/images/thumb/5/5e/nvlink_p100_ibm_p8%2B.svg/800px-nvlink_p100_ibm_p8%2B.svg.png 2x"/></a></dd></dl>
<p><br/>
Since <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>-based CPUs do not support NVLinks (and are unlikely to ever support them), a couple of variations are possible from two to four P100 GPUs. In each configuration, the GPUs are all fully connected to each other with every two GPUs hooked up to a single <a href="/w/index.php?title=PCIe_switch&amp;action=edit&amp;redlink=1" class="new" title="PCIe switch (page does not exist)">PCIe switch</a> which is directly connected to the CPU. Each link is 40 GB/s bidirectional regardless of the configuration and may be aggregated to provide higher bandwidth between any two GPUs the more links are used between them.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:nvlink_p100_intel_cpu_configs.svg" class="image"><img alt="nvlink p100 intel cpu configs.svg" src="/w/images/thumb/2/24/nvlink_p100_intel_cpu_configs.svg/800px-nvlink_p100_intel_cpu_configs.svg.png" width="800" height="498" srcset="/w/images/thumb/2/24/nvlink_p100_intel_cpu_configs.svg/1200px-nvlink_p100_intel_cpu_configs.svg.png 1.5x, /w/images/thumb/2/24/nvlink_p100_intel_cpu_configs.svg/1600px-nvlink_p100_intel_cpu_configs.svg.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="DGX-1_Configuration">DGX-1 Configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=8" title="Edit section: DGX-1 Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="floatright"><a href="/wiki/File:nvidia_dgx-1_nvlink_hybrid_cube-mesh.svg" class="image"><img alt="nvidia dgx-1 nvlink hybrid cube-mesh.svg" src="/w/images/thumb/d/d2/nvidia_dgx-1_nvlink_hybrid_cube-mesh.svg/300px-nvidia_dgx-1_nvlink_hybrid_cube-mesh.svg.png" width="300" height="191" srcset="/w/images/thumb/d/d2/nvidia_dgx-1_nvlink_hybrid_cube-mesh.svg/450px-nvidia_dgx-1_nvlink_hybrid_cube-mesh.svg.png 1.5x, /w/images/thumb/d/d2/nvidia_dgx-1_nvlink_hybrid_cube-mesh.svg/600px-nvidia_dgx-1_nvlink_hybrid_cube-mesh.svg.png 2x"/></a></div>
<p>In 2017 Nvidia introduced the DGX-1 system which takes full advantage of NVLink. The DGX-1 consists of eight Tesla P100 GPUs connected in a hybrid cube-mesh NVLink network topology along with dual-socket <a href="/wiki/intel/xeon" title="intel/xeon">Xeon</a> CPUs. The two Xeons communicate with each other over <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s <a href="/w/index.php?title=intel/qpi&amp;action=edit&amp;redlink=1" class="new" title="intel/qpi (page does not exist)">QPI</a> while the GPUs communicate via the NVLink. 
</p>
<dl><dd><a href="/wiki/File:nvidia_dgx-1_nvlink-gpu-xeon_config.svg" class="image"><img alt="nvidia dgx-1 nvlink-gpu-xeon config.svg" src="/w/images/thumb/8/88/nvidia_dgx-1_nvlink-gpu-xeon_config.svg/600px-nvidia_dgx-1_nvlink-gpu-xeon_config.svg.png" width="600" height="492" srcset="/w/images/thumb/8/88/nvidia_dgx-1_nvlink-gpu-xeon_config.svg/900px-nvidia_dgx-1_nvlink-gpu-xeon_config.svg.png 1.5x, /w/images/thumb/8/88/nvidia_dgx-1_nvlink-gpu-xeon_config.svg/1200px-nvidia_dgx-1_nvlink-gpu-xeon_config.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="NVLink_2.0">NVLink 2.0</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=9" title="Edit section: NVLink 2.0">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>NVLink 2.0 was first introduced with the <a href="/w/index.php?title=nvidia/v100&amp;action=edit&amp;redlink=1" class="new" title="nvidia/v100 (page does not exist)">V100</a> <a href="/w/index.php?title=GPGPU&amp;action=edit&amp;redlink=1" class="new" title="GPGPU (page does not exist)">GPGPU</a> based on the <a href="/w/index.php?title=nvidia/microarchitectures/volta&amp;action=edit&amp;redlink=1" class="new" title="nvidia/microarchitectures/volta (page does not exist)">Volta</a> microarchitecture along with <a href="/wiki/IBM" class="mw-redirect" title="IBM">IBM</a>&#39;s <a href="/wiki/ibm/microarchitectures/power9" title="ibm/microarchitectures/power9">POWER9</a>. Nvidia added CPU mastering support, allowing both the GPU and CPU to access each others memory (i.e., direct load and stores) in a flat address space. The flat address space is supported through new address translation services. Additionally, there native support for <a href="/w/index.php?title=atomic_operations&amp;action=edit&amp;redlink=1" class="new" title="atomic operations (page does not exist)">atomic operations</a> was added for both the CPU and GPU. With the addition of flat address space, NVLink now has <a href="/w/index.php?title=cache_coherence&amp;action=edit&amp;redlink=1" class="new" title="cache coherence (page does not exist)">cache coherence</a> support, allowing the CPU to efficiently cache GPU memory, significantly improving latencies and thus performance. NVLink 2.0 has improved signaling rate to 25 Gbps per wire (25 GT/s) for 50 GB/s bidirectional bandwidth. The V100 also increased the number of NVLinks on-die to 6 for a total aggregated bandwidth of 300 GB/s. It&#39;s worth noting that additional power saving features were added such as deactivating lanes during idle.
</p><p>NVLink 2.0 was introduced with the second-generation <a href="/w/index.php?title=nvidia/dgx-1&amp;action=edit&amp;redlink=1" class="new" title="nvidia/dgx-1 (page does not exist)">DGX-1</a>, but the full topology change took place with the <a href="/w/index.php?title=nvidia/dgx-2&amp;action=edit&amp;redlink=1" class="new" title="nvidia/dgx-2 (page does not exist)">DGX-2</a>. Nvidia also introduced the <a href="/wiki/nvidia/nvswitch" title="nvidia/nvswitch">NVSwitch</a> with the DGX-2 which is an 18 NVLink ports switch. The 2-billion transistor switch can route traffic from nine ports to any of the other nine ports. With 50 GB/s per port, the switch is capable of a total of 900 GB/s of bandwidth.
</p><p>For the DGX-2, Nvidia uses six <a href="/wiki/nvidia/nvswitches" class="mw-redirect" title="nvidia/nvswitches">NVSwitches</a> to fully connect every one of the eight GPUs to all the other seven GPUs on the same baseboard.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:dgx2_nvswitch_baseboard_diagram.svg" class="image"><img alt="dgx2 nvswitch baseboard diagram.svg" src="/w/images/thumb/2/2f/dgx2_nvswitch_baseboard_diagram.svg/800px-dgx2_nvswitch_baseboard_diagram.svg.png" width="800" height="258" srcset="/w/images/thumb/2/2f/dgx2_nvswitch_baseboard_diagram.svg/1200px-dgx2_nvswitch_baseboard_diagram.svg.png 1.5x, /w/images/thumb/2/2f/dgx2_nvswitch_baseboard_diagram.svg/1600px-dgx2_nvswitch_baseboard_diagram.svg.png 2x"/></a></dd></dl>
<p><br/>
Two baseboards are then connected to each other to fully connect all 16 GPUs to each other.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:dgx2_nvswitch_baseboard_diagram_with_two_boards_connected.svg" class="image"><img alt="dgx2 nvswitch baseboard diagram with two boards connected.svg" src="/w/images/thumb/1/19/dgx2_nvswitch_baseboard_diagram_with_two_boards_connected.svg/800px-dgx2_nvswitch_baseboard_diagram_with_two_boards_connected.svg.png" width="800" height="574" srcset="/w/images/thumb/1/19/dgx2_nvswitch_baseboard_diagram_with_two_boards_connected.svg/1200px-dgx2_nvswitch_baseboard_diagram_with_two_boards_connected.svg.png 1.5x, /w/images/thumb/1/19/dgx2_nvswitch_baseboard_diagram_with_two_boards_connected.svg/1600px-dgx2_nvswitch_baseboard_diagram_with_two_boards_connected.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="NVLink_3.0">NVLink 3.0</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=10" title="Edit section: NVLink 3.0">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>NVLink 3.0 was first introduced with the <a href="/w/index.php?title=nvidia/a100&amp;action=edit&amp;redlink=1" class="new" title="nvidia/a100 (page does not exist)">A100</a> <a href="/w/index.php?title=GPGPU&amp;action=edit&amp;redlink=1" class="new" title="GPGPU (page does not exist)">GPGPU</a> based on the <a href="/w/index.php?title=nvidia/microarchitectures/ampere&amp;action=edit&amp;redlink=1" class="new" title="nvidia/microarchitectures/ampere (page does not exist)">Ampere</a> microarchitecture. NVLink 3.0 uses 50 Gbps signaling rate
</p>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=nvidia/nvlink&amp;action=edit&amp;section=11" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>  IEEE HotChips 34 (HC28), 2022</li>
<li>  IEEE HotChips 30 (HC28), 2018</li>
<li>  IEEE HotChips 29 (HC29), 2017</li>
<li>  IEEE HotChips 28 (HC28), 2016</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:29382-0!*!0!!en!5!* and timestamp 20240909003512 and revision id 102394
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=nvidia/nvlink&amp;oldid=102394">https://en.wikichip.org/w/index.php?title=nvidia/nvlink&amp;oldid=102394</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:nvidia" title="Category:nvidia">nvidia</a></li><li><a href="/wiki/Category:interconnect_architectures" title="Category:interconnect architectures">interconnect architectures</a></li></ul></div></div>				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 12 April 2024, at 04:38.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":121});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<span id="ezoic-pub-ad-placeholder-0"></span><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>