

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 31784, -- Miss = 472, rate = 0.0149, -- PendHits = 1232, rate = 0.0388-- ResFail = 27869, rate = 0.8768
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 31784, -- Miss = 472, rate = 0.0149, -- PendHits = 1241, rate = 0.0390-- ResFail = 26752, rate = 0.8417
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 32296, -- Miss = 480, rate = 0.0149, -- PendHits = 1300, rate = 0.0403-- ResFail = 29698, rate = 0.9196
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 32296, -- Miss = 480, rate = 0.0149, -- PendHits = 1264, rate = 0.0391-- ResFail = 27456, rate = 0.8501
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 32168, -- Miss = 478, rate = 0.0149, -- PendHits = 1300, rate = 0.0404-- ResFail = 28552, rate = 0.8876
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 31784, -- Miss = 472, rate = 0.0149, -- PendHits = 1275, rate = 0.0401-- ResFail = 27073, rate = 0.8518
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 472, rate = 0.0147, -- PendHits = 1242, rate = 0.0386-- ResFail = 27904, rate = 0.8677
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 472, rate = 0.0147, -- PendHits = 1282, rate = 0.0399-- ResFail = 27463, rate = 0.8539
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 468, rate = 0.0146, -- PendHits = 1217, rate = 0.0378-- ResFail = 27782, rate = 0.8639
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 468, rate = 0.0146, -- PendHits = 1237, rate = 0.0385-- ResFail = 25905, rate = 0.8055
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 32510, -- Miss = 472, rate = 0.0145, -- PendHits = 1245, rate = 0.0383-- ResFail = 27387, rate = 0.8424
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 32416, -- Miss = 472, rate = 0.0146, -- PendHits = 1278, rate = 0.0394-- ResFail = 27405, rate = 0.8454
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 32352, -- Miss = 471, rate = 0.0146, -- PendHits = 1269, rate = 0.0392-- ResFail = 27252, rate = 0.8424
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 32160, -- Miss = 468, rate = 0.0146, -- PendHits = 1292, rate = 0.0402-- ResFail = 27151, rate = 0.8442
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 31502, -- Miss = 468, rate = 0.0149, -- PendHits = 1215, rate = 0.0386-- ResFail = 27081, rate = 0.8597
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1244, rate = 0.0396-- ResFail = 26941, rate = 0.8578
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1255, rate = 0.0400-- ResFail = 28383, rate = 0.9037
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1251, rate = 0.0398-- ResFail = 26642, rate = 0.8483
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 31792, -- Miss = 473, rate = 0.0149, -- PendHits = 1269, rate = 0.0399-- ResFail = 29136, rate = 0.9165
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 31664, -- Miss = 472, rate = 0.0149, -- PendHits = 1236, rate = 0.0390-- ResFail = 26666, rate = 0.8422
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 31600, -- Miss = 471, rate = 0.0149, -- PendHits = 1254, rate = 0.0397-- ResFail = 27611, rate = 0.8738
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1239, rate = 0.0394-- ResFail = 27648, rate = 0.8803
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1238, rate = 0.0394-- ResFail = 27286, rate = 0.8688
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 31408, -- Miss = 468, rate = 0.0149, -- PendHits = 1255, rate = 0.0400-- ResFail = 27259, rate = 0.8679
Error Per = 50 || Flushes = 9 || slicingInterval = 5000
5d26d601c0a183a3fd71acc9927882dc  /home/pars/Documents/expSetups/a19/LSTM_L2_50_100
Extracting PTX file and ptxas options    1: LSTM_L2_50_100.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a19/LSTM_L2_50_100
self exe links to: /home/pars/Documents/expSetups/a19/LSTM_L2_50_100
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a19/LSTM_L2_50_100
Running md5sum using "md5sum /home/pars/Documents/expSetups/a19/LSTM_L2_50_100 "
self exe links to: /home/pars/Documents/expSetups/a19/LSTM_L2_50_100
Extracting specific PTX file named LSTM_L2_50_100.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_ : hostFun 0x0x562d5dd84e5b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing LSTM_L2_50_100.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_E1u" from 0x0 to 0x320 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file LSTM_L2_50_100.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from LSTM_L2_50_100.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_' : regs=66, lmem=0, smem=800, cmem=656
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a880..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a878..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a870..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a868..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a860..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a858..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a850..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a848..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a840..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a838..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a830..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8d98a828..

GPGPU-Sim PTX: cudaLaunch for 0x0x562d5dd84e5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (LSTM_L2_50_100.1.sm_75.ptx:65) @%p1 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (LSTM_L2_50_100.1.sm_75.ptx:156) ld.param.u64 %rd77, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (LSTM_L2_50_100.1.sm_75.ptx:66) bra.uni $L__BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (LSTM_L2_50_100.1.sm_75.ptx:97) add.f64 %fd54, %fd2, %fd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (LSTM_L2_50_100.1.sm_75.ptx:94) bra.uni $L__BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (LSTM_L2_50_100.1.sm_75.ptx:156) ld.param.u64 %rd77, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x358 (LSTM_L2_50_100.1.sm_75.ptx:167) @%p3 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (LSTM_L2_50_100.1.sm_75.ptx:176) ld.param.u64 %rd81, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_3];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x370 (LSTM_L2_50_100.1.sm_75.ptx:171) @%p4 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (LSTM_L2_50_100.1.sm_75.ptx:176) ld.param.u64 %rd81, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_3];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x420 (LSTM_L2_50_100.1.sm_75.ptx:196) @%p5 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (LSTM_L2_50_100.1.sm_75.ptx:205) mul.f64 %fd129, %fd10, 0d0000000000000000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x438 (LSTM_L2_50_100.1.sm_75.ptx:200) @%p6 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x448 (LSTM_L2_50_100.1.sm_75.ptx:205) mul.f64 %fd129, %fd10, 0d0000000000000000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4a0 (LSTM_L2_50_100.1.sm_75.ptx:222) @%p10 bra $L__BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x718 (LSTM_L2_50_100.1.sm_75.ptx:313) mov.u32 %r54, %tid.x;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4a8 (LSTM_L2_50_100.1.sm_75.ptx:223) bra.uni $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (LSTM_L2_50_100.1.sm_75.ptx:254) add.f64 %fd131, %fd15, %fd15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x578 (LSTM_L2_50_100.1.sm_75.ptx:251) bra.uni $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x718 (LSTM_L2_50_100.1.sm_75.ptx:313) mov.u32 %r54, %tid.x;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x768 (LSTM_L2_50_100.1.sm_75.ptx:323) @%p12 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (LSTM_L2_50_100.1.sm_75.ptx:357) mov.u32 %r55, %tid.x;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x828 (LSTM_L2_50_100.1.sm_75.ptx:350) @%p13 bra $L__BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x830 (LSTM_L2_50_100.1.sm_75.ptx:352) ld.param.u64 %rd76, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_14];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xa48 (LSTM_L2_50_100.1.sm_75.ptx:423) @%p14 bra $L__BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (LSTM_L2_50_100.1.sm_75.ptx:425) mov.u32 %r58, %tid.x;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xad8 (LSTM_L2_50_100.1.sm_75.ptx:448) @%p15 bra $L__BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (LSTM_L2_50_100.1.sm_75.ptx:539) mov.u32 %r56, %tid.x;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xae0 (LSTM_L2_50_100.1.sm_75.ptx:449) bra.uni $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb8 (LSTM_L2_50_100.1.sm_75.ptx:480) add.f64 %fd247, %fd31, %fd31;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xbb0 (LSTM_L2_50_100.1.sm_75.ptx:477) bra.uni $L__BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (LSTM_L2_50_100.1.sm_75.ptx:539) mov.u32 %r56, %tid.x;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xdc8 (LSTM_L2_50_100.1.sm_75.ptx:554) @%p17 bra $L__BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (LSTM_L2_50_100.1.sm_75.ptx:563) mov.u32 %r57, %tid.x;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xde0 (LSTM_L2_50_100.1.sm_75.ptx:558) @%p18 bra $L__BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (LSTM_L2_50_100.1.sm_75.ptx:563) mov.u32 %r57, %tid.x;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe60 (LSTM_L2_50_100.1.sm_75.ptx:577) @%p19 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (LSTM_L2_50_100.1.sm_75.ptx:586) ld.global.f64 %fd323, [%rd11];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xe78 (LSTM_L2_50_100.1.sm_75.ptx:581) @%p20 bra $L__BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (LSTM_L2_50_100.1.sm_75.ptx:586) ld.global.f64 %fd323, [%rd11];
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xeb0 (LSTM_L2_50_100.1.sm_75.ptx:591) @%p21 bra $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (LSTM_L2_50_100.1.sm_75.ptx:600) mul.f64 %fd327, %fd14, %fd416;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xec8 (LSTM_L2_50_100.1.sm_75.ptx:595) @%p22 bra $L__BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (LSTM_L2_50_100.1.sm_75.ptx:600) mul.f64 %fd327, %fd14, %fd416;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xf10 (LSTM_L2_50_100.1.sm_75.ptx:613) @%p23 bra $L__BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (LSTM_L2_50_100.1.sm_75.ptx:704) mul.f64 %fd393, %fd417, %fd418;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xf18 (LSTM_L2_50_100.1.sm_75.ptx:614) bra.uni $L__BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff0 (LSTM_L2_50_100.1.sm_75.ptx:645) add.f64 %fd328, %fd45, %fd45;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xfe8 (LSTM_L2_50_100.1.sm_75.ptx:642) bra.uni $L__BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (LSTM_L2_50_100.1.sm_75.ptx:704) mul.f64 %fd393, %fd417, %fd418;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x11a0 (LSTM_L2_50_100.1.sm_75.ptx:707) @%p12 bra $L__BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (LSTM_L2_50_100.1.sm_75.ptx:741) ret;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1260 (LSTM_L2_50_100.1.sm_75.ptx:734) @%p26 bra $L__BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1268 (LSTM_L2_50_100.1.sm_75.ptx:736) ld.param.u64 %rd70, [_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S__param_14];
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_'
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z11ExecuteLSTMPdS_S_S_S_S_S_S_S_S_S_S_S_S_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 501774
gpu_sim_insn = 45144192
gpu_ipc =      89.9692
gpu_tot_sim_cycle = 501774
gpu_tot_sim_insn = 45144192
gpu_tot_ipc =      89.9692
gpu_tot_issued_cta = 64
gpu_occupancy = 46.7808% 
gpu_tot_occupancy = 46.7808% 
max_total_param_size = 0
gpu_stall_dramfull = 207582
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5320
partiton_level_parallism_total  =       1.5320
partiton_level_parallism_util =       2.5402
partiton_level_parallism_util_total  =       2.5402
L2_BW  =      66.9189 GB/Sec
L2_BW_total  =      66.9189 GB/Sec
gpu_total_sim_rate=18173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 160354, Miss = 35439, Miss_rate = 0.221, Pending_hits = 77006, Reservation_fails = 1900
	L1D_cache_core[1]: Access = 106902, Miss = 23976, Miss_rate = 0.224, Pending_hits = 55067, Reservation_fails = 1386
	L1D_cache_core[2]: Access = 160340, Miss = 35539, Miss_rate = 0.222, Pending_hits = 74884, Reservation_fails = 1834
	L1D_cache_core[3]: Access = 106900, Miss = 24077, Miss_rate = 0.225, Pending_hits = 57045, Reservation_fails = 1360
	L1D_cache_core[4]: Access = 106892, Miss = 24171, Miss_rate = 0.226, Pending_hits = 55685, Reservation_fails = 1189
	L1D_cache_core[5]: Access = 106887, Miss = 24173, Miss_rate = 0.226, Pending_hits = 56842, Reservation_fails = 1358
	L1D_cache_core[6]: Access = 106901, Miss = 23977, Miss_rate = 0.224, Pending_hits = 57145, Reservation_fails = 1394
	L1D_cache_core[7]: Access = 106893, Miss = 24170, Miss_rate = 0.226, Pending_hits = 55276, Reservation_fails = 1172
	L1D_cache_core[8]: Access = 160349, Miss = 35441, Miss_rate = 0.221, Pending_hits = 80339, Reservation_fails = 1769
	L1D_cache_core[9]: Access = 106902, Miss = 23976, Miss_rate = 0.224, Pending_hits = 57729, Reservation_fails = 1107
	L1D_cache_core[10]: Access = 106899, Miss = 24172, Miss_rate = 0.226, Pending_hits = 54899, Reservation_fails = 1228
	L1D_cache_core[11]: Access = 106896, Miss = 24165, Miss_rate = 0.226, Pending_hits = 57375, Reservation_fails = 1057
	L1D_cache_core[12]: Access = 106889, Miss = 24260, Miss_rate = 0.227, Pending_hits = 53451, Reservation_fails = 1054
	L1D_cache_core[13]: Access = 106901, Miss = 24267, Miss_rate = 0.227, Pending_hits = 55467, Reservation_fails = 960
	L1D_cache_core[14]: Access = 106897, Miss = 24173, Miss_rate = 0.226, Pending_hits = 54974, Reservation_fails = 1065
	L1D_cache_core[15]: Access = 106900, Miss = 23978, Miss_rate = 0.224, Pending_hits = 53841, Reservation_fails = 1097
	L1D_cache_core[16]: Access = 106898, Miss = 24074, Miss_rate = 0.225, Pending_hits = 56030, Reservation_fails = 1028
	L1D_cache_core[17]: Access = 106895, Miss = 24075, Miss_rate = 0.225, Pending_hits = 55790, Reservation_fails = 939
	L1D_cache_core[18]: Access = 106884, Miss = 24264, Miss_rate = 0.227, Pending_hits = 54804, Reservation_fails = 1018
	L1D_cache_core[19]: Access = 160346, Miss = 35537, Miss_rate = 0.222, Pending_hits = 88513, Reservation_fails = 1794
	L1D_cache_core[20]: Access = 106897, Miss = 24074, Miss_rate = 0.225, Pending_hits = 53496, Reservation_fails = 1024
	L1D_cache_core[21]: Access = 106903, Miss = 24075, Miss_rate = 0.225, Pending_hits = 55290, Reservation_fails = 814
	L1D_cache_core[22]: Access = 106886, Miss = 24269, Miss_rate = 0.227, Pending_hits = 52791, Reservation_fails = 1002
	L1D_cache_core[23]: Access = 106897, Miss = 24078, Miss_rate = 0.225, Pending_hits = 58772, Reservation_fails = 965
	L1D_cache_core[24]: Access = 106899, Miss = 24065, Miss_rate = 0.225, Pending_hits = 58189, Reservation_fails = 1343
	L1D_cache_core[25]: Access = 106903, Miss = 24071, Miss_rate = 0.225, Pending_hits = 54877, Reservation_fails = 1131
	L1D_cache_core[26]: Access = 106899, Miss = 24168, Miss_rate = 0.226, Pending_hits = 54570, Reservation_fails = 1094
	L1D_cache_core[27]: Access = 106904, Miss = 23975, Miss_rate = 0.224, Pending_hits = 58888, Reservation_fails = 941
	L1D_cache_core[28]: Access = 106902, Miss = 23976, Miss_rate = 0.224, Pending_hits = 54991, Reservation_fails = 1134
	L1D_cache_core[29]: Access = 106897, Miss = 23978, Miss_rate = 0.224, Pending_hits = 55771, Reservation_fails = 1017
	L1D_total_cache_accesses = 3420712
	L1D_total_cache_misses = 768633
	L1D_total_cache_miss_rate = 0.2247
	L1D_total_cache_pending_hits = 1769797
	L1D_total_cache_reservation_fails = 36174
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1769797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 194814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 573789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1769797
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3420584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 36174
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6771, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 4161, 
gpgpu_n_tot_thrd_icount = 47230976
gpgpu_n_tot_w_icount = 1475968
gpgpu_n_stall_shd_mem = 435720
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768603
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13644416
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 3355136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 590208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7742
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 425930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3413151	W0_Idle:4314241	W0_Scoreboard:35614284	W1:55680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:1420032
single_issue_nums: WS0:410752	WS1:355072	WS2:355072	WS3:355072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6148824 {8:768603,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30744120 {40:768603,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
maxmflatency = 2334 
max_icnt2mem_latency = 1657 
maxmrqlatency = 27 
max_icnt2sh_latency = 164 
averagemflatency = 310 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:11739 	224 	75 	460 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	424841 	317353 	20143 	5955 	439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	697072 	44830 	9173 	8357 	7414 	1885 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	732013 	16899 	6891 	4993 	4433 	3223 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	172 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        24        39        38         8         8        16        16         4         4        20        20         4         4        20        20 
dram[1]:        24        24        42        42         8         8        20        20         4         4        20        20         4         4        20        20 
dram[2]:        24        25        42        42         8         8        20        20         4         4        20        20         4         4        20        20 
dram[3]:        24        24        42        42         8         8        20        20         8         8        20        20         4         4        20        20 
dram[4]:        24        21        42        42         4         4        20        20         8         8        20        20         8         8        20        20 
dram[5]:        24        21        42        42         4         4        20        20         8         8        20        20         8         8        24        24 
dram[6]:        20        24        42        43         4         4        20        20         8         8        20        20         8         8        24        24 
dram[7]:        24        21        42        42         8         8        20        20         4         4        20        20         8         8        24        24 
dram[8]:        22        22        42        43         8         8        20        20         8         8        20        20         4         4        24        24 
dram[9]:        24        21        42        43         8         8        20        20         8         8        24        24         4         4        24        24 
dram[10]:        24        22        42        43         8         8        20        20         8         8        24        24         4         4        24        24 
dram[11]:        24        22        42        43         4         4        20        20         8         8        24        24         4         4        24        24 
maximum service time to same row:
dram[0]:     46663     46944    158340    158512     47069     47344    129681    130378     42770     42851    125566    125582     43863     44683    125402    125967 
dram[1]:     65678     64950    158687    159096     48965     49199    130402    130816     43241     43975    126441    126456     43721     44117    126033    126215 
dram[2]:     65551     49448    159199    159788     49595     49665    131021    131424     44877     45350    126650    126666     44308     44703    126332    126874 
dram[3]:     65000     65082    159914    160206     50257     50536    131432    131684     44486     44746    126801    127314     45666     45799    127019    127628 
dram[4]:     65591     50237    160331    160939     49993     50216    131887    132234     46170     46723    127498    128071     45116     45512    127812    127958 
dram[5]:     65573     51124    161008    161526     50644     50728    132951    132924     46749     47201    128323    128460     46927     47312    128128    128314 
dram[6]:     51291     64884    161531    161945     51481     51467    133069    133317     47432     48080    128664    128874     47544     47645    128719    129181 
dram[7]:     65688     51796    161954    162256     51717     51740    133530    133868     47766     47879    129094    129558     48198     48572    129355    129621 
dram[8]:     52328     52460    162609    162878     52112     52443    134263    134567     48280     48547    129798    129977     47946     48261    129617    130297 
dram[9]:     65181     51845    163423    163540     52060     52072    134756    134950     48611     48998    130202    130661     49390     49535    130634    130938 
dram[10]:     65595     52260    163675    163808     52347     53024    135267    135464     49554     49690    130801    131287     49401     49676    130952    131357 
dram[11]:     65911     53896    164175    164492     54072     54249    135878    136014     49757     49972    131404    131798     50114     50409    131341    131678 
average row accesses per activate:
dram[0]:  5.391304  5.521739  7.181818  7.000000 25.333334 25.333334 20.000000 20.000000 24.000000 24.000000 24.000000 24.000000 34.000000 34.000000 22.000000 22.000000 
dram[1]:  5.291667  5.291667  7.363636  7.363636 25.333334 25.333334 22.000000 22.000000 24.000000 24.000000 24.000000 24.000000 34.000000 34.000000 22.000000 22.000000 
dram[2]:  5.333333  5.521739  7.454545  7.363636 25.333334 25.333334 21.500000 20.000000 24.000000 24.000000 23.500000 22.000000 34.000000 34.000000 22.000000 22.000000 
dram[3]:  5.125000  5.208333  7.363636  7.272727 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 34.000000 34.000000 22.000000 22.000000 
dram[4]:  5.041667  5.217391  7.272727  7.272727 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 36.000000 36.000000 22.000000 22.000000 
dram[5]:  5.000000  5.217391  7.363636  7.272727 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 36.000000 36.000000 24.000000 24.000000 
dram[6]:  5.130435  5.041667  7.181818  7.600000 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 36.000000 36.000000 24.000000 24.000000 
dram[7]:  5.041667  5.260870  7.500000  7.500000 25.333334 25.333334 20.000000 20.000000 24.000000 24.000000 22.000000 22.000000 36.000000 36.000000 24.000000 24.000000 
dram[8]:  5.173913  5.217391  7.500000  8.444445 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 22.000000 22.000000 34.000000 34.000000 24.000000 24.000000 
dram[9]:  5.000000  5.217391  8.333333  7.600000 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 24.000000 24.000000 34.000000 34.000000 24.000000 24.000000 
dram[10]:  5.083333  5.260870  7.400000  8.333333 25.333334 25.333334 20.000000 20.000000 25.333334 25.333334 24.000000 24.000000 34.000000 34.000000 23.500000 22.000000 
dram[11]:  5.208333  5.347826  8.222222  8.444445 24.000000 24.000000 20.000000 20.000000 25.333334 25.333334 24.000000 24.000000 34.000000 34.000000 22.000000 22.000000 
average row locality = 13226/1148 = 11.520905
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       124       127        79        77        76        76        40        40        72        72        48        48        68        68        44        44 
dram[1]:       127       127        81        81        76        76        44        44        72        72        48        48        68        68        44        44 
dram[2]:       128       127        82        81        76        76        43        40        72        72        47        44        68        68        44        44 
dram[3]:       123       125        81        80        76        76        40        40        76        76        44        44        68        68        44        44 
dram[4]:       121       120        80        80        72        72        40        40        76        76        44        44        72        72        44        44 
dram[5]:       120       120        81        80        72        72        40        40        76        76        44        44        72        72        48        48 
dram[6]:       118       121        79        76        72        72        40        40        76        76        44        44        72        72        48        48 
dram[7]:       121       121        75        75        76        76        40        40        72        72        44        44        72        72        48        48 
dram[8]:       119       120        75        76        76        76        40        40        76        76        44        44        68        68        48        48 
dram[9]:       120       120        75        76        76        76        40        40        76        76        48        48        68        68        48        48 
dram[10]:       122       121        74        75        76        76        40        40        76        76        48        48        68        68        47        44 
dram[11]:       125       123        74        76        72        72        40        40        76        76        48        48        68        68        44        44 
total dram reads = 13226
bank skew: 128/40 = 3.20
chip skew: 1120/1094 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      16196     15783     10849     11617     20240     19902     19051     18860     21102     21104     19428     19937     20080     20510     19757     18751
dram[1]:      16327     16275     12509     11998     20958     20643     19884     19156     21355     21452     18543     18977     21432     20817     19681     19623
dram[2]:      16005     16437     11475     12088     20671     20201     18948     19812     21640     21231     19135     19003     21168     20990     18953     18568
dram[3]:      14022     13499     11717     12078     19919     20088     19334     19377     21528     21154     18838     18863     21462     21902     18489     19742
dram[4]:      14091     14323     12380     12687     20295     21026     18884     19118     21907     21581     19156     18781     23665     24164     18310     18415
dram[5]:      14569     14545     11608     11450     20976     20292     18536     19676     22927     23184     18354     18899     24263     24256     19572     19753
dram[6]:      14771     14281     11722     11413     20096     20722     18999     18827     22200     22252     18291     19027     24611     23302     18507     18628
dram[7]:      13899     13451     11168     11574     21170     21614     18444     19148     21629     21854     19020     18353     21896     22132     19424     18916
dram[8]:      14434     14443     11453     11312     22118     21839     18697     18277     23598     23590     18309     18301     22343     21833     19075     18887
dram[9]:      13870     13783     12094     11281     21288     20901     18598     18971     23441     22967     18986     18969     21419     20777     19061     19487
dram[10]:      13786     14006     12339     11199     20752     20676     19433     18629     24051     23497     19041     18666     20931     20916     18385     18308
dram[11]:      16398     15665     11559     11779     19666     20327     18881     19144     22342     21517     19598     19585     20957     20484     18743     18260
maximum mf latency per bank:
dram[0]:       2135      2131       586       665       629       592       509       588      1618      1611       499       592       609       601       679       564
dram[1]:       2147      2143       677       552       745       741       491       481      1613      1609       478       673       668       654       574       572
dram[2]:       2140      2136       576       561       737       727       483       719      1618      1610       542       541       722       718       567       474
dram[3]:       1631      1623       578       548       686       698       478       485      1203      1198       477       569       584       594       478       585
dram[4]:       1628      1622       512       694       734       704       463       523      1202      1197       554       499       804       784       585       476
dram[5]:       1627      1621       590       644       758       688       529       732      1393      1393       483       707       904       801       542       645
dram[6]:       1790      1786       548       552       632       727       527       485      1912      1908       486       658       763       808       585       584
dram[7]:       1632      1626       577       597       759       753       483       480      1200      1195       568       586       759       750       581       604
dram[8]:       2175      2171       559       568       922       890       513       464      1750      1746       496       469       923       879       487       524
dram[9]:       1994      1904       579       547       767       760       482       488      1569      1479       512       608       640       631       568       656
dram[10]:       2143      2083       618       533       805       798       546       481      1718      1658       514       489       656       651       486       487
dram[11]:       2334      2244       549       561       719       717       472       497      1377      1287       541       537       673       627       537       488

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285499 n_act=98 n_pre=82 n_ref_event=4572360550251980812 n_req=1103 n_rd=1103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003429
n_activity=22260 dram_eff=0.1982
bk0: 124a 1285546i bk1: 127a 1285537i bk2: 79a 1286109i bk3: 77a 1286105i bk4: 76a 1286461i bk5: 76a 1286508i bk6: 40a 1286625i bk7: 40a 1286622i bk8: 72a 1286531i bk9: 72a 1286563i bk10: 48a 1286646i bk11: 48a 1286714i bk12: 68a 1286649i bk13: 68a 1286640i bk14: 44a 1286681i bk15: 44a 1286694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912965
Row_Buffer_Locality_read = 0.912965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121054
Bank_Level_Parallism_Col = 17.467243
Bank_Level_Parallism_Ready = 1.009058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032216 

BW Util details:
bwutil = 0.003429 
total_CMD = 1286782 
util_bw = 4412 
Wasted_Col = 2480 
Wasted_Row = 1696 
Idle = 1278194 

BW Util Bottlenecks: 
RCDc_limit = 2188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285499 
Read = 1103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 82 
n_ref = 4572360550251980812 
n_req = 1103 
total_req = 1103 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 1103 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000857 
Either_Row_CoL_Bus_Util = 0.000997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00336032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285478 n_act=100 n_pre=84 n_ref_event=7234317515158522400 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003482
n_activity=22433 dram_eff=0.1997
bk0: 127a 1285516i bk1: 127a 1285485i bk2: 81a 1286094i bk3: 81a 1286041i bk4: 76a 1286490i bk5: 76a 1286492i bk6: 44a 1286609i bk7: 44a 1286616i bk8: 72a 1286567i bk9: 72a 1286587i bk10: 48a 1286619i bk11: 48a 1286618i bk12: 68a 1286654i bk13: 68a 1286651i bk14: 44a 1286689i bk15: 44a 1286699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912500
Row_Buffer_Locality_read = 0.912500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.129432
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.013381
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003482 
total_CMD = 1286782 
util_bw = 4480 
Wasted_Col = 2519 
Wasted_Row = 1753 
Idle = 1278030 

BW Util Bottlenecks: 
RCDc_limit = 2247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285478 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 84 
n_ref = 7234317515158522400 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 1120 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000870 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00380639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285488 n_act=99 n_pre=83 n_ref_event=7234317515158522400 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003457
n_activity=22678 dram_eff=0.1961
bk0: 128a 1285535i bk1: 127a 1285578i bk2: 82a 1286073i bk3: 81a 1286076i bk4: 76a 1286502i bk5: 76a 1286528i bk6: 43a 1286595i bk7: 40a 1286621i bk8: 72a 1286562i bk9: 72a 1286566i bk10: 47a 1286625i bk11: 44a 1286654i bk12: 68a 1286642i bk13: 68a 1286644i bk14: 44a 1286681i bk15: 44a 1286677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912770
Row_Buffer_Locality_read = 0.912770
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087955
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005396
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003457 
total_CMD = 1286782 
util_bw = 4448 
Wasted_Col = 2660 
Wasted_Row = 1732 
Idle = 1277942 

BW Util Bottlenecks: 
RCDc_limit = 2243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 563 
rwq = 0 
CCDLc_limit_alone = 563 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285488 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 99 
n_pre = 83 
n_ref = 7234317515158522400 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 1112 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000864 
Either_Row_CoL_Bus_Util = 0.001006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00316992
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285493 n_act=100 n_pre=84 n_ref_event=729641646604431408 n_req=1105 n_rd=1105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003435
n_activity=22685 dram_eff=0.1948
bk0: 123a 1285513i bk1: 125a 1285527i bk2: 81a 1286100i bk3: 80a 1286086i bk4: 76a 1286466i bk5: 76a 1286508i bk6: 40a 1286609i bk7: 40a 1286622i bk8: 76a 1286528i bk9: 76a 1286541i bk10: 44a 1286629i bk11: 44a 1286658i bk12: 68a 1286636i bk13: 68a 1286666i bk14: 44a 1286688i bk15: 44a 1286697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911312
Row_Buffer_Locality_read = 0.911312
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071994
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.010860
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003435 
total_CMD = 1286782 
util_bw = 4420 
Wasted_Col = 2696 
Wasted_Row = 1842 
Idle = 1277824 

BW Util Bottlenecks: 
RCDc_limit = 2316 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285493 
Read = 1105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 84 
n_ref = 729641646604431408 
n_req = 1105 
total_req = 1105 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 1105 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000859 
Either_Row_CoL_Bus_Util = 0.001002 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00304403
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285503 n_act=99 n_pre=83 n_ref_event=729641646604431408 n_req=1097 n_rd=1097 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00341
n_activity=21988 dram_eff=0.1996
bk0: 121a 1285522i bk1: 120a 1285543i bk2: 80a 1286077i bk3: 80a 1286085i bk4: 72a 1286516i bk5: 72a 1286549i bk6: 40a 1286593i bk7: 40a 1286612i bk8: 76a 1286536i bk9: 76a 1286547i bk10: 44a 1286647i bk11: 44a 1286672i bk12: 72a 1286642i bk13: 72a 1286669i bk14: 44a 1286664i bk15: 44a 1286686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911577
Row_Buffer_Locality_read = 0.911577
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116967
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.007279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003410 
total_CMD = 1286782 
util_bw = 4388 
Wasted_Col = 2545 
Wasted_Row = 1684 
Idle = 1278165 

BW Util Bottlenecks: 
RCDc_limit = 2226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285503 
Read = 1097 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 99 
n_pre = 83 
n_ref = 729641646604431408 
n_req = 1097 
total_req = 1097 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 1097 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000853 
Either_Row_CoL_Bus_Util = 0.000994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00309299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285495 n_act=99 n_pre=83 n_ref_event=729641646604431408 n_req=1105 n_rd=1105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003435
n_activity=22459 dram_eff=0.1968
bk0: 120a 1285535i bk1: 120a 1285526i bk2: 81a 1286093i bk3: 80a 1286035i bk4: 72a 1286502i bk5: 72a 1286530i bk6: 40a 1286609i bk7: 40a 1286652i bk8: 76a 1286531i bk9: 76a 1286530i bk10: 44a 1286637i bk11: 44a 1286704i bk12: 72a 1286620i bk13: 72a 1286699i bk14: 48a 1286683i bk15: 48a 1286698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912217
Row_Buffer_Locality_read = 0.912217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088826
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.003617
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003435 
total_CMD = 1286782 
util_bw = 4420 
Wasted_Col = 2654 
Wasted_Row = 1771 
Idle = 1277937 

BW Util Bottlenecks: 
RCDc_limit = 2240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285495 
Read = 1105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 99 
n_pre = 83 
n_ref = 729641646604431408 
n_req = 1105 
total_req = 1105 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 1105 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000859 
Either_Row_CoL_Bus_Util = 0.001000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00329271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285504 n_act=98 n_pre=82 n_ref_event=729641646604431408 n_req=1098 n_rd=1098 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003413
n_activity=22287 dram_eff=0.1971
bk0: 118a 1285568i bk1: 121a 1285509i bk2: 79a 1286090i bk3: 76a 1286138i bk4: 72a 1286500i bk5: 72a 1286511i bk6: 40a 1286648i bk7: 40a 1286649i bk8: 76a 1286571i bk9: 76a 1286556i bk10: 44a 1286675i bk11: 44a 1286678i bk12: 72a 1286655i bk13: 72a 1286655i bk14: 48a 1286660i bk15: 48a 1286685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912568
Row_Buffer_Locality_read = 0.912568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102723
Bank_Level_Parallism_Col = 1.148149
Bank_Level_Parallism_Ready = 1.010018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003413 
total_CMD = 1286782 
util_bw = 4392 
Wasted_Col = 2492 
Wasted_Row = 1722 
Idle = 1278176 

BW Util Bottlenecks: 
RCDc_limit = 2217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285504 
Read = 1098 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 82 
n_ref = 729641646604431408 
n_req = 1098 
total_req = 1098 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 1098 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000853 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00340928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285508 n_act=97 n_pre=81 n_ref_event=3611954110735870305 n_req=1096 n_rd=1096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003407
n_activity=21949 dram_eff=0.1997
bk0: 121a 1285492i bk1: 121a 1285557i bk2: 75a 1286131i bk3: 75a 1286171i bk4: 76a 1286507i bk5: 76a 1286527i bk6: 40a 1286632i bk7: 40a 1286641i bk8: 72a 1286543i bk9: 72a 1286546i bk10: 44a 1286663i bk11: 44a 1286683i bk12: 72a 1286625i bk13: 72a 1286636i bk14: 48a 1286672i bk15: 48a 1286654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913321
Row_Buffer_Locality_read = 0.913321
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126835
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.010949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003407 
total_CMD = 1286782 
util_bw = 4384 
Wasted_Col = 2456 
Wasted_Row = 1666 
Idle = 1278276 

BW Util Bottlenecks: 
RCDc_limit = 2169 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 461 
rwq = 0 
CCDLc_limit_alone = 461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285508 
Read = 1096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 3611954110735870305 
n_req = 1096 
total_req = 1096 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 1096 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000852 
Either_Row_CoL_Bus_Util = 0.000990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00334322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285514 n_act=95 n_pre=79 n_ref_event=3611954110735870305 n_req=1094 n_rd=1094 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003401
n_activity=22292 dram_eff=0.1963
bk0: 119a 1285569i bk1: 120a 1285557i bk2: 75a 1286165i bk3: 76a 1286168i bk4: 76a 1286501i bk5: 76a 1286509i bk6: 40a 1286629i bk7: 40a 1286605i bk8: 76a 1286523i bk9: 76a 1286587i bk10: 44a 1286667i bk11: 44a 1286679i bk12: 68a 1286646i bk13: 68a 1286653i bk14: 48a 1286673i bk15: 48a 1286636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914991
Row_Buffer_Locality_read = 0.914991
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.083226
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.002740
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003401 
total_CMD = 1286782 
util_bw = 4376 
Wasted_Col = 2570 
Wasted_Row = 1692 
Idle = 1278144 

BW Util Bottlenecks: 
RCDc_limit = 2177 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285514 
Read = 1094 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 95 
n_pre = 79 
n_ref = 3611954110735870305 
n_req = 1094 
total_req = 1094 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 1094 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.000985 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00300517
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285503 n_act=96 n_pre=80 n_ref_event=3611954110735870305 n_req=1103 n_rd=1103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003429
n_activity=22360 dram_eff=0.1973
bk0: 120a 1285525i bk1: 120a 1285549i bk2: 75a 1286217i bk3: 76a 1286156i bk4: 76a 1286507i bk5: 76a 1286526i bk6: 40a 1286636i bk7: 40a 1286626i bk8: 76a 1286549i bk9: 76a 1286573i bk10: 48a 1286653i bk11: 48a 1286658i bk12: 68a 1286632i bk13: 68a 1286641i bk14: 48a 1286674i bk15: 48a 1286670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914778
Row_Buffer_Locality_read = 0.914778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128940
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.008160
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003429 
total_CMD = 1286782 
util_bw = 4412 
Wasted_Col = 2387 
Wasted_Row = 1649 
Idle = 1278334 

BW Util Bottlenecks: 
RCDc_limit = 2094 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285503 
Read = 1103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 80 
n_ref = 3611954110735870305 
n_req = 1103 
total_req = 1103 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 1103 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000857 
Either_Row_CoL_Bus_Util = 0.000994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00336809
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285507 n_act=96 n_pre=80 n_ref_event=3611954110735870305 n_req=1099 n_rd=1099 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003416
n_activity=22470 dram_eff=0.1956
bk0: 122a 1285526i bk1: 121a 1285552i bk2: 74a 1286171i bk3: 75a 1286191i bk4: 76a 1286472i bk5: 76a 1286481i bk6: 40a 1286632i bk7: 40a 1286607i bk8: 76a 1286555i bk9: 76a 1286579i bk10: 48a 1286641i bk11: 48a 1286642i bk12: 68a 1286652i bk13: 68a 1286670i bk14: 47a 1286703i bk15: 44a 1286681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914468
Row_Buffer_Locality_read = 0.914468
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092703
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.010919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003416 
total_CMD = 1286782 
util_bw = 4396 
Wasted_Col = 2566 
Wasted_Row = 1680 
Idle = 1278140 

BW Util Bottlenecks: 
RCDc_limit = 2197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 505 
rwq = 0 
CCDLc_limit_alone = 505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285507 
Read = 1099 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 80 
n_ref = 3611954110735870305 
n_req = 1099 
total_req = 1099 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 1099 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000854 
Either_Row_CoL_Bus_Util = 0.000991 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00321033
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1286782 n_nop=1285514 n_act=95 n_pre=79 n_ref_event=3611954110735870305 n_req=1094 n_rd=1094 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003401
n_activity=22334 dram_eff=0.1959
bk0: 125a 1285545i bk1: 123a 1285551i bk2: 74a 1286209i bk3: 76a 1286184i bk4: 72a 1286454i bk5: 72a 1286525i bk6: 40a 1286639i bk7: 40a 1286648i bk8: 76a 1286533i bk9: 76a 1286597i bk10: 48a 1286647i bk11: 48a 1286655i bk12: 68a 1286634i bk13: 68a 1286666i bk14: 44a 1286666i bk15: 44a 1286658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914991
Row_Buffer_Locality_read = 0.914991
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077839
Bank_Level_Parallism_Col = 1.023692
Bank_Level_Parallism_Ready = 1.008227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003401 
total_CMD = 1286782 
util_bw = 4376 
Wasted_Col = 2542 
Wasted_Row = 1697 
Idle = 1278167 

BW Util Bottlenecks: 
RCDc_limit = 2159 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 495 
rwq = 0 
CCDLc_limit_alone = 495 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1286782 
n_nop = 1285514 
Read = 1094 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 95 
n_pre = 79 
n_ref = 3611954110735870305 
n_req = 1094 
total_req = 1094 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 1094 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.000985 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00306579

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31926, Miss = 551, Miss_rate = 0.017, Pending_hits = 1305, Reservation_fails = 28149
L2_cache_bank[1]: Access = 31922, Miss = 552, Miss_rate = 0.017, Pending_hits = 1296, Reservation_fails = 28068
L2_cache_bank[2]: Access = 32449, Miss = 560, Miss_rate = 0.017, Pending_hits = 1355, Reservation_fails = 29227
L2_cache_bank[3]: Access = 32433, Miss = 560, Miss_rate = 0.017, Pending_hits = 1326, Reservation_fails = 27600
L2_cache_bank[4]: Access = 32327, Miss = 560, Miss_rate = 0.017, Pending_hits = 1323, Reservation_fails = 27990
L2_cache_bank[5]: Access = 31927, Miss = 552, Miss_rate = 0.017, Pending_hits = 1307, Reservation_fails = 27654
L2_cache_bank[6]: Access = 32313, Miss = 552, Miss_rate = 0.017, Pending_hits = 1300, Reservation_fails = 26916
L2_cache_bank[7]: Access = 32297, Miss = 553, Miss_rate = 0.017, Pending_hits = 1332, Reservation_fails = 27801
L2_cache_bank[8]: Access = 32313, Miss = 549, Miss_rate = 0.017, Pending_hits = 1298, Reservation_fails = 27028
L2_cache_bank[9]: Access = 32302, Miss = 548, Miss_rate = 0.017, Pending_hits = 1301, Reservation_fails = 27728
L2_cache_bank[10]: Access = 32667, Miss = 553, Miss_rate = 0.017, Pending_hits = 1323, Reservation_fails = 27725
L2_cache_bank[11]: Access = 32558, Miss = 552, Miss_rate = 0.017, Pending_hits = 1316, Reservation_fails = 26970
L2_cache_bank[12]: Access = 32501, Miss = 549, Miss_rate = 0.017, Pending_hits = 1302, Reservation_fails = 27460
L2_cache_bank[13]: Access = 32306, Miss = 549, Miss_rate = 0.017, Pending_hits = 1311, Reservation_fails = 27500
L2_cache_bank[14]: Access = 31650, Miss = 548, Miss_rate = 0.017, Pending_hits = 1294, Reservation_fails = 27331
L2_cache_bank[15]: Access = 31557, Miss = 548, Miss_rate = 0.017, Pending_hits = 1309, Reservation_fails = 28819
L2_cache_bank[16]: Access = 31557, Miss = 546, Miss_rate = 0.017, Pending_hits = 1295, Reservation_fails = 28265
L2_cache_bank[17]: Access = 31564, Miss = 548, Miss_rate = 0.017, Pending_hits = 1305, Reservation_fails = 28133
L2_cache_bank[18]: Access = 31941, Miss = 552, Miss_rate = 0.017, Pending_hits = 1296, Reservation_fails = 28464
L2_cache_bank[19]: Access = 31806, Miss = 552, Miss_rate = 0.017, Pending_hits = 1300, Reservation_fails = 27738
L2_cache_bank[20]: Access = 31754, Miss = 551, Miss_rate = 0.017, Pending_hits = 1340, Reservation_fails = 28862
L2_cache_bank[21]: Access = 31552, Miss = 548, Miss_rate = 0.017, Pending_hits = 1275, Reservation_fails = 27410
L2_cache_bank[22]: Access = 31561, Miss = 547, Miss_rate = 0.017, Pending_hits = 1299, Reservation_fails = 28975
L2_cache_bank[23]: Access = 31548, Miss = 547, Miss_rate = 0.017, Pending_hits = 1310, Reservation_fails = 30186
L2_total_cache_accesses = 768731
L2_total_cache_misses = 13227
L2_total_cache_miss_rate = 0.0172
L2_total_cache_pending_hits = 31418
L2_total_cache_reservation_fails = 671999
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 723959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 671999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31418
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768603
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 671999
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=768731
icnt_total_pkts_simt_to_mem=768731
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 768731
Req_Network_cycles = 501774
Req_Network_injected_packets_per_cycle =       1.5320 
Req_Network_conflicts_per_cycle =       1.6992
Req_Network_conflicts_per_cycle_util =       2.8260
Req_Bank_Level_Parallism =       2.5480
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7994
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2376

Reply_Network_injected_packets_num = 768731
Reply_Network_cycles = 501774
Reply_Network_injected_packets_per_cycle =        1.5320
Reply_Network_conflicts_per_cycle =        0.1063
Reply_Network_conflicts_per_cycle_util =       0.1724
Reply_Bank_Level_Parallism =       2.4853
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0611
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0511
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 24 sec (2484 sec)
gpgpu_simulation_rate = 18173 (inst/sec)
gpgpu_simulation_rate = 202 (cycle/sec)
gpgpu_silicon_slowdown = 6757425x
GPGPU-Sim: detected inactive GPU simulation thread
The result for i=0 is 0.943991 and i=1 is 0.908974
GPGPU-Sim: *** exit detected ***
