{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563689729584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563689729590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 10:45:29 2019 " "Processing started: Sun Jul 21 10:45:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563689729590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689729590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adaptor -c Adaptor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adaptor -c Adaptor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689729590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563689733021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563689733022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/adaptor2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/adaptor2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2 " "Found entity 1: adaptor2x2" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adaptor2x2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_irq_mapper " "Found entity 1: adaptor2x2_irq_mapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_3 " "Found entity 1: adaptor2x2_mm_interconnect_3" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter_002" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: adaptor2x2_mm_interconnect_0_rsp_mux_001" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747595 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_rsp_mux " "Found entity 1: adaptor2x2_mm_interconnect_0_rsp_mux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_rsp_demux " "Found entity 1: adaptor2x2_mm_interconnect_0_rsp_demux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_mux_003" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_mux " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_mux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_demux_001" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_demux " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_demux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747667 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747667 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747667 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747667 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_007_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_007_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747727 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_007 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_007" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_005_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_005_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747736 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_005 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_005" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_004_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_004_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747746 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_004 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_004" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_002_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_002_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747755 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_002 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_002" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_001_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_001_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747765 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_001 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_001" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_1_router_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_1_router_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747775 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_1_router " "Found entity 2: adaptor2x2_mm_interconnect_1_router" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_2 " "Found entity 1: adaptor2x2_mm_interconnect_2" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_1 " "Found entity 1: adaptor2x2_mm_interconnect_1" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0 " "Found entity 1: adaptor2x2_mm_interconnect_0" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563689747871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747876 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router " "Found entity 2: adaptor2x2_mm_interconnect_0_router" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11 " "Found entity 1: adaptor2x2_nios2_gen2_11" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_11_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_11_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_11_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_11_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_11_cpu " "Found entity 21: adaptor2x2_nios2_gen2_11_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689747996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689747996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10 " "Found entity 1: adaptor2x2_nios2_gen2_10" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_10_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_10_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_10_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_10_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_10_cpu " "Found entity 21: adaptor2x2_nios2_gen2_10_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01 " "Found entity 1: adaptor2x2_nios2_gen2_01" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_01_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_01_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_01_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_01_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_01_cpu " "Found entity 21: adaptor2x2_nios2_gen2_01_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00 " "Found entity 1: adaptor2x2_nios2_gen2_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_00_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_00_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_00_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_00_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_00_cpu " "Found entity 21: adaptor2x2_nios2_gen2_00_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v 5 5 " "Found 5 design units, including 5 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_jtag_uart_00_sim_scfifo_w " "Found entity 1: adaptor2x2_jtag_uart_00_sim_scfifo_w" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748442 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_jtag_uart_00_scfifo_w " "Found entity 2: adaptor2x2_jtag_uart_00_scfifo_w" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748442 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_jtag_uart_00_sim_scfifo_r " "Found entity 3: adaptor2x2_jtag_uart_00_sim_scfifo_r" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748442 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_jtag_uart_00_scfifo_r " "Found entity 4: adaptor2x2_jtag_uart_00_scfifo_r" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748442 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_jtag_uart_00 " "Found entity 5: adaptor2x2_jtag_uart_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor " "Found entity 1: adaptor" {  } { { "adaptor2x2/synthesis/submodules/adaptor.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_dp_ar_aw.v(58) " "Verilog HDL warning at ram_dp_ar_aw.v(58): extended using \"x\" or \"z\"" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563689748461 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_dp_ar_aw.v(74) " "Verilog HDL warning at ram_dp_ar_aw.v(74): extended using \"x\" or \"z\"" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563689748462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dp_ar_aw " "Found entity 1: ram_dp_ar_aw" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/syn_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/syn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 syn_fifo " "Found entity 1: syn_fifo" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689748476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689748476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/computation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/computation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computation-behavioral " "Found design unit 1: Computation-behavioral" {  } { { "adaptor2x2/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Computation.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749066 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computation " "Found entity 1: Computation" {  } { { "adaptor2x2/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Computation.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/connectionpack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file adaptor2x2/synthesis/submodules/connectionpack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConnectionPack (adaptor2x2) " "Found design unit 1: ConnectionPack (adaptor2x2)" {  } { { "adaptor2x2/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ConnectionPack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ConnectionPack-body " "Found design unit 2: ConnectionPack-body" {  } { { "adaptor2x2/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ConnectionPack.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/filepack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file adaptor2x2/synthesis/submodules/filepack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilePack (adaptor2x2) " "Found design unit 1: FilePack (adaptor2x2)" {  } { { "adaptor2x2/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/FilePack.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749080 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FilePack-body " "Found design unit 2: FilePack-body" {  } { { "adaptor2x2/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/FilePack.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOC-behavioral " "Found design unit 1: NOC-behavioral" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749087 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOC " "Found entity 1: NOC" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Node-behavioral " "Found design unit 1: Node-behavioral" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Node " "Found entity 1: Node" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749094 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux adaptor2x2/synthesis/submodules/RouterA.vhd " "Entity \"Mux\" obtained from \"adaptor2x2/synthesis/submodules/RouterA.vhd\" instead of from Quartus Prime megafunction library" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1563689749105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/routera.vhd 18 9 " "Found 18 design units, including 9 entities, in source file adaptor2x2/synthesis/submodules/routera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioral " "Found design unit 1: FIFO-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Combiner-behavioral " "Found design unit 2: Combiner-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DeMux-behavioral " "Found design unit 3: DeMux-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Reservator-behavioral " "Found design unit 4: Reservator-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Selector-behavioral " "Found design unit 5: Selector-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 309 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Switch-behavioral " "Found design unit 6: Switch-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 403 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 AddressExt-behavioral " "Found design unit 7: AddressExt-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 501 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mux-behavioral " "Found design unit 8: Mux-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 693 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Router-behavioral " "Found design unit 9: Router-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 810 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "2 Combiner " "Found entity 2: Combiner" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "3 DeMux " "Found entity 3: DeMux" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "4 Reservator " "Found entity 4: Reservator" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "5 Selector " "Found entity 5: Selector" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "6 Switch " "Found entity 6: Switch" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "7 AddressExt " "Found entity 7: AddressExt" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux " "Found entity 8: Mux" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""} { "Info" "ISGN_ENTITY_NAME" "9 Router " "Found entity 9: Router" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_11.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_11 " "Found entity 1: adaptor2x2_Instruction_Memory_11" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_10.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_10 " "Found entity 1: adaptor2x2_Instruction_Memory_10" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_01 " "Found entity 1: adaptor2x2_Instruction_Memory_01" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_00.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_00 " "Found entity 1: adaptor2x2_Instruction_Memory_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_11.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_11 " "Found entity 1: adaptor2x2_Data_Memory_11" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_10.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_10 " "Found entity 1: adaptor2x2_Data_Memory_10" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_01 " "Found entity 1: adaptor2x2_Data_Memory_01" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_00.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_00 " "Found entity 1: adaptor2x2_Data_Memory_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689749219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689749219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adaptor2x2 " "Elaborating entity \"adaptor2x2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563689750093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_00 adaptor2x2_Data_Memory_00:data_memory_00 " "Elaborating entity \"adaptor2x2_Data_Memory_00\" for hierarchy \"adaptor2x2_Data_Memory_00:data_memory_00\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689750120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689750368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689750370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_00.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_00.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689750371 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689750371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kan1 " "Found entity 1: altsyncram_kan1" {  } { { "db/altsyncram_kan1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_kan1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689750498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689750498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kan1 adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\|altsyncram_kan1:auto_generated " "Elaborating entity \"altsyncram_kan1\" for hierarchy \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\|altsyncram_kan1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689750508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_01 adaptor2x2_Data_Memory_01:data_memory_01 " "Elaborating entity \"adaptor2x2_Data_Memory_01\" for hierarchy \"adaptor2x2_Data_Memory_01:data_memory_01\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689750967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689751010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689751013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_01.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_01.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751014 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689751014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lan1 " "Found entity 1: altsyncram_lan1" {  } { { "db/altsyncram_lan1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_lan1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689751138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689751138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lan1 adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\|altsyncram_lan1:auto_generated " "Elaborating entity \"altsyncram_lan1\" for hierarchy \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\|altsyncram_lan1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689751148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_10 adaptor2x2_Data_Memory_10:data_memory_10 " "Elaborating entity \"adaptor2x2_Data_Memory_10\" for hierarchy \"adaptor2x2_Data_Memory_10:data_memory_10\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689751596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689751634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689751638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_10.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689751638 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689751638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_man1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_man1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_man1 " "Found entity 1: altsyncram_man1" {  } { { "db/altsyncram_man1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_man1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689751765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689751765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_man1 adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\|altsyncram_man1:auto_generated " "Elaborating entity \"altsyncram_man1\" for hierarchy \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\|altsyncram_man1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689751775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_11 adaptor2x2_Data_Memory_11:data_memory_11 " "Elaborating entity \"adaptor2x2_Data_Memory_11\" for hierarchy \"adaptor2x2_Data_Memory_11:data_memory_11\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689752223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689752262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689752267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_11.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_11.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752267 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689752267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nan1 " "Found entity 1: altsyncram_nan1" {  } { { "db/altsyncram_nan1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_nan1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689752391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689752391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nan1 adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\|altsyncram_nan1:auto_generated " "Elaborating entity \"altsyncram_nan1\" for hierarchy \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\|altsyncram_nan1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689752401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_00 adaptor2x2_Instruction_Memory_00:instruction_memory_00 " "Elaborating entity \"adaptor2x2_Instruction_Memory_00\" for hierarchy \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689752848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689752886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689752892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_00.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_00.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689752892 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689752892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3o1 " "Found entity 1: altsyncram_s3o1" {  } { { "db/altsyncram_s3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_s3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689753018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689753018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3o1 adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\|altsyncram_s3o1:auto_generated " "Elaborating entity \"altsyncram_s3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\|altsyncram_s3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689753028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_01 adaptor2x2_Instruction_Memory_01:instruction_memory_01 " "Elaborating entity \"adaptor2x2_Instruction_Memory_01\" for hierarchy \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689753480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689753519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689753526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_01.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_01.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689753526 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689753526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3o1 " "Found entity 1: altsyncram_t3o1" {  } { { "db/altsyncram_t3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_t3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689753652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689753652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3o1 adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\|altsyncram_t3o1:auto_generated " "Elaborating entity \"altsyncram_t3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\|altsyncram_t3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689753662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_10 adaptor2x2_Instruction_Memory_10:instruction_memory_10 " "Elaborating entity \"adaptor2x2_Instruction_Memory_10\" for hierarchy \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_10.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754166 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689754166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3o1 " "Found entity 1: altsyncram_u3o1" {  } { { "db/altsyncram_u3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_u3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689754295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689754295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3o1 adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\|altsyncram_u3o1:auto_generated " "Elaborating entity \"altsyncram_u3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\|altsyncram_u3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_11 adaptor2x2_Instruction_Memory_11:instruction_memory_11 " "Elaborating entity \"adaptor2x2_Instruction_Memory_11\" for hierarchy \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_11.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_11.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689754815 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689754815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3o1 " "Found entity 1: altsyncram_v3o1" {  } { { "db/altsyncram_v3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_v3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689754944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689754944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3o1 adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\|altsyncram_v3o1:auto_generated " "Elaborating entity \"altsyncram_v3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\|altsyncram_v3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689754954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor adaptor:adaptor_2x2_0 " "Elaborating entity \"adaptor\" for hierarchy \"adaptor:adaptor_2x2_0\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "adaptor_2x2_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syn_fifo adaptor:adaptor_2x2_0\|syn_fifo:f00 " "Elaborating entity \"syn_fifo\" for hierarchy \"adaptor:adaptor_2x2_0\|syn_fifo:f00\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor.v" "f00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 syn_fifo.v(53) " "Verilog HDL assignment warning at syn_fifo.v(53): truncated value with size 32 to match size of target (8)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563689755434 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 syn_fifo.v(62) " "Verilog HDL assignment warning at syn_fifo.v(62): truncated value with size 32 to match size of target (8)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563689755435 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 syn_fifo.v(82) " "Verilog HDL assignment warning at syn_fifo.v(82): truncated value with size 32 to match size of target (9)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563689755435 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 syn_fifo.v(86) " "Verilog HDL assignment warning at syn_fifo.v(86): truncated value with size 32 to match size of target (9)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563689755435 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dp_ar_aw adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM " "Elaborating entity \"ram_dp_ar_aw\" for hierarchy \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\"" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "DP_RAM" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755447 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we_0 ram_dp_ar_aw.v(64) " "Verilog HDL Always Construct warning at ram_dp_ar_aw.v(64): variable \"we_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563689755448 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00|ram_dp_ar_aw:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC adaptor:adaptor_2x2_0\|NOC:n1 " "Elaborating entity \"NOC\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor.v" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755535 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563689755550 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563689755550 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563689755550 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563689755550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00 " "Elaborating entity \"Node\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\"" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "m00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689755598 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\"" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1 " "Elaborating entity \"FIFO\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "c1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755749 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RouterA.vhd(44) " "VHDL Subtype or Type Declaration warning at RouterA.vhd(44): subtype or type has null range" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 44 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1563689755750 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m00|Router:n1|AddressExt:\rg1:0:r1|FIFO:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Combiner adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Combiner:\\rg1:0:rc " "Elaborating entity \"Combiner\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Combiner:\\rg1:0:rc\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "\\rg1:0:rc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689755791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Reservator:r2\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3 " "Elaborating entity \"Switch\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "r3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag RouterA.vhd(404) " "Verilog HDL or VHDL warning at RouterA.vhd(404): object \"Flag\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689756092 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m00|Router:n1|Switch:r3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset RouterA.vhd(411) " "VHDL Process Statement warning at RouterA.vhd(411): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563689756092 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m00|Router:n1|Switch:r3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4 " "Elaborating entity \"Mux\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "\\rg2:0:r4" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|Selector:c1 " "Elaborating entity \"Selector\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|Selector:c1\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "c1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag RouterA.vhd(310) " "Verilog HDL or VHDL warning at RouterA.vhd(310): object \"Flag\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689756188 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m00|Router:n1|Mux:\rg2:0:r4|Selector:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|DeMux:\\rg3:0:r5 " "Elaborating entity \"DeMux\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|DeMux:\\rg3:0:r5\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "\\rg3:0:r5" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01 " "Elaborating entity \"Node\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\"" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "m01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689756467 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\"" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Reservator:r2\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689756862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10 " "Elaborating entity \"Node\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\"" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "m10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689757213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689757214 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\"" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689757254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689757299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Reservator:r2\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689757563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11 " "Elaborating entity \"Node\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\"" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "m11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689757888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689757889 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1 " "Elaborating entity \"Router\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\"" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689757932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressExt adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1 " "Elaborating entity \"AddressExt\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "\\rg1:0:r1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689757977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reservator adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Reservator:r2 " "Elaborating entity \"Reservator\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Reservator:r2\"" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "r2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689758260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_jtag_uart_00 adaptor2x2_jtag_uart_00:jtag_uart_00 " "Elaborating entity \"adaptor2x2_jtag_uart_00\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "jtag_uart_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689758599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_jtag_uart_00_scfifo_w adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w " "Elaborating entity \"adaptor2x2_jtag_uart_00_scfifo_w\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "the_adaptor2x2_jtag_uart_00_scfifo_w" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689758632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "wfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689759199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689759219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689759220 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689759220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689759345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689759345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689759355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689759447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689759447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689759460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689759551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689759551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689759571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689759705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689759705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689759729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689759873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689759873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689759891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689760022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689760022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_w:the_adaptor2x2_jtag_uart_00_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689760040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_jtag_uart_00_scfifo_r adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_r:the_adaptor2x2_jtag_uart_00_scfifo_r " "Elaborating entity \"adaptor2x2_jtag_uart_00_scfifo_r\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|adaptor2x2_jtag_uart_00_scfifo_r:the_adaptor2x2_jtag_uart_00_scfifo_r\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "the_adaptor2x2_jtag_uart_00_scfifo_r" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689760117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "adaptor2x2_jtag_uart_00_alt_jtag_atlantic" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689760827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic " "Elaborated megafunction instantiation \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689760877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic " "Instantiated megafunction \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689760878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689760878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689760878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689760878 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689760878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689761085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic " "Elaborated megafunction instantiation \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689761110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689761248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic " "Elaborated megafunction instantiation \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"adaptor2x2_jtag_uart_00:jtag_uart_00\|alt_jtag_atlantic:adaptor2x2_jtag_uart_00_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689761281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00 adaptor2x2_nios2_gen2_00:nios2_gen2_00 " "Elaborating entity \"adaptor2x2_nios2_gen2_00\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "nios2_gen2_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689763871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689763904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_test_bench adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_test_bench:the_adaptor2x2_nios2_gen2_00_cpu_test_bench " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_test_bench\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_test_bench:the_adaptor2x2_nios2_gen2_00_cpu_test_bench\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "adaptor2x2_nios2_gen2_00_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764186 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689764186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689764314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689764314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_b " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_00_cpu_register_bank_b\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "adaptor2x2_nios2_gen2_00_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689764753 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689764753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689764964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_00_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_00_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689765575 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689765575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689765703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689765703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk " "Elaborating entity \"adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689765975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689766297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689766324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy " "Instantiated megafunction \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689766324 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689766324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689766366 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689766396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689766661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"adaptor2x2_nios2_gen2_00:nios2_gen2_00\|adaptor2x2_nios2_gen2_00_cpu:cpu\|adaptor2x2_nios2_gen2_00_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_00_cpu_nios2_oci\|adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adaptor2x2_nios2_gen2_00_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01 adaptor2x2_nios2_gen2_01:nios2_gen2_01 " "Elaborating entity \"adaptor2x2_nios2_gen2_01\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "nios2_gen2_01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_test_bench adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_test_bench:the_adaptor2x2_nios2_gen2_01_cpu_test_bench " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_test_bench\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_test_bench:the_adaptor2x2_nios2_gen2_01_cpu_test_bench\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_01_cpu_register_bank_a " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_01_cpu_register_bank_a\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "adaptor2x2_nios2_gen2_01_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_01_cpu_register_bank_b " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_01_cpu_register_bank_b\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "adaptor2x2_nios2_gen2_01_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689767877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_01_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_01_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk " "Elaborating entity \"adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk\" for hierarchy \"adaptor2x2_nios2_gen2_01:nios2_gen2_01\|adaptor2x2_nios2_gen2_01_cpu:cpu\|adaptor2x2_nios2_gen2_01_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_01_cpu_nios2_oci\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10 adaptor2x2_nios2_gen2_10:nios2_gen2_10 " "Elaborating entity \"adaptor2x2_nios2_gen2_10\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "nios2_gen2_10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689768975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_test_bench adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_test_bench:the_adaptor2x2_nios2_gen2_10_cpu_test_bench " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_test_bench\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_test_bench:the_adaptor2x2_nios2_gen2_10_cpu_test_bench\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_10_cpu_register_bank_a " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_10_cpu_register_bank_a\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "adaptor2x2_nios2_gen2_10_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_10_cpu_register_bank_b " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_10_cpu_register_bank_b\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "adaptor2x2_nios2_gen2_10_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_10_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_10_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689769985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk " "Elaborating entity \"adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk\" for hierarchy \"adaptor2x2_nios2_gen2_10:nios2_gen2_10\|adaptor2x2_nios2_gen2_10_cpu:cpu\|adaptor2x2_nios2_gen2_10_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_10_cpu_nios2_oci\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11 adaptor2x2_nios2_gen2_11:nios2_gen2_11 " "Elaborating entity \"adaptor2x2_nios2_gen2_11\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "nios2_gen2_11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689770927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_test_bench adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_test_bench:the_adaptor2x2_nios2_gen2_11_cpu_test_bench " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_test_bench\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_test_bench:the_adaptor2x2_nios2_gen2_11_cpu_test_bench\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_11_cpu_register_bank_a " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module:adaptor2x2_nios2_gen2_11_cpu_register_bank_a\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "adaptor2x2_nios2_gen2_11_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_11_cpu_register_bank_b " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module:adaptor2x2_nios2_gen2_11_cpu_register_bank_b\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "adaptor2x2_nios2_gen2_11_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_11_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode:adaptor2x2_nios2_gen2_11_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg:the_adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689771957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem:the_adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem\|adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module:adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689772062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689772176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689772220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk " "Elaborating entity \"adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk\" for hierarchy \"adaptor2x2_nios2_gen2_11:nios2_gen2_11\|adaptor2x2_nios2_gen2_11_cpu:cpu\|adaptor2x2_nios2_gen2_11_cpu_nios2_oci:the_adaptor2x2_nios2_gen2_11_cpu_nios2_oci\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper\|adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk:the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" "the_adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689772386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0 adaptor2x2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"adaptor2x2_mm_interconnect_0\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "mm_interconnect_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689772692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_00_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_00_data_master_translator\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "nios2_gen2_00_data_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689772943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_00_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_00_instruction_master_translator\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "nios2_gen2_00_instruction_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689772974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adaptor_2x2_0_input_00_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adaptor_2x2_0_input_00_translator\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "adaptor_2x2_0_input_00_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adaptor_2x2_0_output_00_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adaptor_2x2_0_output_00_translator\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "adaptor_2x2_0_output_00_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_00_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_00_avalon_jtag_slave_translator\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "jtag_uart_00_avalon_jtag_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_00_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_00_debug_mem_slave_translator\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "nios2_gen2_00_debug_mem_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_memory_00_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_memory_00_s1_translator\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "data_memory_00_s1_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_00_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_00_data_master_agent\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "nios2_gen2_00_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_00_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_00_instruction_master_agent\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "nios2_gen2_00_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adaptor_2x2_0_input_00_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adaptor_2x2_0_input_00_agent\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "adaptor_2x2_0_input_00_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adaptor_2x2_0_input_00_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adaptor_2x2_0_input_00_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adaptor_2x2_0_input_00_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adaptor_2x2_0_input_00_agent_rsp_fifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "adaptor_2x2_0_input_00_agent_rsp_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_00_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_00_avalon_jtag_slave_agent\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "jtag_uart_00_avalon_jtag_slave_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_00_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_00_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_00_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_00_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "jtag_uart_00_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router:router " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router:router\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "router" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_default_decode adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router:router\|adaptor2x2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_default_decode\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router:router\|adaptor2x2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_001 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_001\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_001:router_001\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "router_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_001_default_decode adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_001:router_001\|adaptor2x2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_001:router_001\|adaptor2x2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_002 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_002\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_002:router_002\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "router_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_002_default_decode adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_002:router_002\|adaptor2x2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_002:router_002\|adaptor2x2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_004 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_004\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_004:router_004\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "router_004" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_004_default_decode adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_004:router_004\|adaptor2x2_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_004_default_decode\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_004:router_004\|adaptor2x2_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_005 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_005\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_005:router_005\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "router_005" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_005_default_decode adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_005:router_005\|adaptor2x2_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_005_default_decode\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_005:router_005\|adaptor2x2_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_007 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_007\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_007:router_007\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "router_007" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_router_007_default_decode adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_007:router_007\|adaptor2x2_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"adaptor2x2_mm_interconnect_0_router_007_default_decode\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_router_007:router_007\|adaptor2x2_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adaptor_2x2_0_input_00_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adaptor_2x2_0_input_00_burst_adapter\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "adaptor_2x2_0_input_00_burst_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adaptor_2x2_0_input_00_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adaptor_2x2_0_input_00_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689773975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_cmd_demux adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"adaptor2x2_mm_interconnect_0_cmd_demux\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_cmd_demux_001 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_cmd_mux adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"adaptor2x2_mm_interconnect_0_cmd_mux\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_cmd_mux_003 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_cmd_mux_003\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_rsp_demux adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"adaptor2x2_mm_interconnect_0_rsp_demux\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_rsp_mux adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"adaptor2x2_mm_interconnect_0_rsp_mux\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_rsp_mux_001 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adaptor_2x2_0_input_00_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adaptor_2x2_0_input_00_rsp_width_adapter\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "adaptor_2x2_0_input_00_rsp_width_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689774417 "|adaptor2x2|adaptor2x2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adaptor_2x2_0_input_00_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689774418 "|adaptor2x2|adaptor2x2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adaptor_2x2_0_input_00_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563689774418 "|adaptor2x2|adaptor2x2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adaptor_2x2_0_input_00_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adaptor_2x2_0_input_00_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adaptor_2x2_0_input_00_cmd_width_adapter\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "adaptor_2x2_0_input_00_cmd_width_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_avalon_st_adapter adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"adaptor2x2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_avalon_st_adapter_002 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 2844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"adaptor2x2_mm_interconnect_0:mm_interconnect_0\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_1 adaptor2x2_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"adaptor2x2_mm_interconnect_1\" for hierarchy \"adaptor2x2_mm_interconnect_1:mm_interconnect_1\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "mm_interconnect_1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689774726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_1_router adaptor2x2_mm_interconnect_1:mm_interconnect_1\|adaptor2x2_mm_interconnect_1_router:router " "Elaborating entity \"adaptor2x2_mm_interconnect_1_router\" for hierarchy \"adaptor2x2_mm_interconnect_1:mm_interconnect_1\|adaptor2x2_mm_interconnect_1_router:router\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" "router" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689775168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_1_router_default_decode adaptor2x2_mm_interconnect_1:mm_interconnect_1\|adaptor2x2_mm_interconnect_1_router:router\|adaptor2x2_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"adaptor2x2_mm_interconnect_1_router_default_decode\" for hierarchy \"adaptor2x2_mm_interconnect_1:mm_interconnect_1\|adaptor2x2_mm_interconnect_1_router:router\|adaptor2x2_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689775216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_2 adaptor2x2_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"adaptor2x2_mm_interconnect_2\" for hierarchy \"adaptor2x2_mm_interconnect_2:mm_interconnect_2\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "mm_interconnect_2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689775636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_mm_interconnect_3 adaptor2x2_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"adaptor2x2_mm_interconnect_3\" for hierarchy \"adaptor2x2_mm_interconnect_3:mm_interconnect_3\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "mm_interconnect_3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689776523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_irq_mapper adaptor2x2_irq_mapper:irq_mapper " "Elaborating entity \"adaptor2x2_irq_mapper\" for hierarchy \"adaptor2x2_irq_mapper:irq_mapper\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "irq_mapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689777377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "rst_controller" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689777415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adaptor2x2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689777438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adaptor2x2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689777460 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1563689781391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689785035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689785094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689785156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.07.21.10:46:28 Progress: Loading sld5ee18ba6/alt_sld_fab_wrapper_hw.tcl " "2019.07.21.10:46:28 Progress: Loading sld5ee18ba6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689788838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689792684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689792952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689798010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689798271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689798551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689798860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689798876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689798886 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1563689799705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5ee18ba6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5ee18ba6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5ee18ba6/alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/ip/sld5ee18ba6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689800181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689800181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689800418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689800418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689800442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689800442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689800588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689800588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689800775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689800775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689800775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/ip/sld5ee18ba6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689800936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689800936 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1563689812643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1563689812643 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1563689812643 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689812649 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1563689812649 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689812652 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1563689812652 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[7\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[7\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[6\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[6\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[5\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[5\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[4\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[4\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[3\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[3\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[2\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[2\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[1\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[1\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[0\]\" " "Converted tri-state node feeding \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|data_in\[0\]\" into a selector" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 31 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 0 1563689812720 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1563689812720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689812999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813020 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Switch:r3\|OutpData\[4\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[0\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[0\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[1\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[1\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[2\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[2\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[3\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[3\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[4\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[4\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[5\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[5\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[6\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[6\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[7\]~synth " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|data_1\[7\]~synth\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689812910 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1563689812910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813094 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813100 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813108 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813112 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813122 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813130 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813138 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813168 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813182 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813222 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813224 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813226 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813230 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813234 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813236 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813242 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813246 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813250 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813258 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813260 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813262 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813264 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813264 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813266 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813266 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813268 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813270 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813270 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813272 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813274 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813276 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813280 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813282 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813288 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813290 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813290 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813292 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813294 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813294 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813302 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813304 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813304 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813306 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813306 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813316 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813316 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813318 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813348 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813350 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813384 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813355 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1563689813355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813396 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:2:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813394 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1563689813394 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[0\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[1\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[2\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Switch:r3\|OutpData\[3\]\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 426 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813365 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1563689813365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813502 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813512 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813514 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813520 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813522 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813524 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813526 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813526 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813528 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813530 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813530 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813532 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813532 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813534 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813534 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813525 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1563689813525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813540 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813540 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813548 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813537 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1563689813537 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813548 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813554 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813560 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813560 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813566 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813568 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813574 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 0 1563689813563 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 0 1563689813563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813574 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813578 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813584 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813586 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813588 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813592 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813594 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813602 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813604 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813610 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813610 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813612 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813614 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813614 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813618 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813630 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813634 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813650 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813650 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813654 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813656 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813660 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813666 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813666 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813668 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813672 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813676 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813678 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:3:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|Mux:\\rg2:1:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1563689813666 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1563689813666 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813682 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[0\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[1\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[2\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[3\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[4\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[5\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[6\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\] " "Converted tri-state buffer \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|Mux:\\rg2:0:r4\|OutpData\[7\]\" feeding internal logic into a wire" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 686 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1563689813678 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1563689813678 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813686 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813686 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813688 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813690 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813692 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813694 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813694 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813698 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813698 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813722 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813732 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813732 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813738 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813740 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813740 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813748 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813750 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813756 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813758 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813758 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813760 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813762 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813762 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813764 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813766 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813768 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813774 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813776 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813778 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813780 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689813999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814163 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814181 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814190 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814196 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814198 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814208 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814218 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814220 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814225 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814231 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814235 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814239 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814245 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814249 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814249 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814255 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814255 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814257 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814259 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814261 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814263 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814263 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814265 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814265 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814267 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814267 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814269 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814269 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814271 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814273 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814275 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814275 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814277 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814277 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814279 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814281 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814287 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814289 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814289 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814291 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814291 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814303 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814305 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814305 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814349 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814351 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814363 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814501 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814501 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814509 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814509 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814513 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814513 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814517 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814519 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814521 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814521 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814523 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814527 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814529 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814529 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814533 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814533 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814535 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814537 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814537 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814559 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814559 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814561 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814561 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814565 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814567 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814569 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814569 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814571 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814571 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814573 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814577 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814577 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814585 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814587 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814589 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814591 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814603 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814609 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814613 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814613 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814619 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814631 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814631 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814635 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814645 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814655 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814655 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814665 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814665 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814675 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814677 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814677 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814679 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814689 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814697 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814697 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814699 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814727 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814729 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814731 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814733 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814735 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814737 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814737 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814741 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814745 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814749 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814751 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814759 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814761 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814763 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814769 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814773 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814777 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814781 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814785 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814791 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814791 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689814999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815089 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815097 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815127 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815137 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815141 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth " "LATCH primitive \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\|mem~synth\" is permanently enabled" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 3 1563689815145 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m11\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m10\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m01\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:3:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:2:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:1:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1563689816086 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1563689816086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689816214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\|Router:n1\|AddressExt:\\rg1:0:r1\|FIFO:c1\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563689816214 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563689816214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qp1 " "Found entity 1: altsyncram_2qp1" {  } { { "db/altsyncram_2qp1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_2qp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563689816342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689816342 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1563689818270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689826423 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1131 " "1131 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563689836425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689837159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/output_files/Adaptor.map.smsg " "Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/output_files/Adaptor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689841195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563689852586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563689852586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9346 " "Implemented 9346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563689853871 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563689853871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8507 " "Implemented 8507 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563689853871 ""} { "Info" "ICUT_CUT_TM_RAMS" "832 " "Implemented 832 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1563689853871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563689853871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2360 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2360 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5193 " "Peak virtual memory: 5193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563689854180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 10:47:34 2019 " "Processing ended: Sun Jul 21 10:47:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563689854180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563689854180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:04 " "Total CPU time (on all processors): 00:03:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563689854180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563689854180 ""}
