
*** Running vivado
    with args -log line_buffer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source line_buffer.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct 17 13:40:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source line_buffer.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.410 ; gain = 78.805 ; free physical = 17553 ; free virtual = 27490
Command: read_checkpoint -auto_incremental -incremental /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/utils_1/imports/synth_1/line_buffer.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/utils_1/imports/synth_1/line_buffer.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top line_buffer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 827258
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1907.969 ; gain = 419.684 ; free physical = 16818 ; free virtual = 26772
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'line_buffer' [/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/line_buffer.vhd:18]
INFO: [Synth 8-226] default block is never used [/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/line_buffer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'line_buffer' (0#1) [/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/sources_1/new/line_buffer.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2100.938 ; gain = 612.652 ; free physical = 16630 ; free virtual = 26558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2118.750 ; gain = 630.465 ; free physical = 16629 ; free virtual = 26557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2126.754 ; gain = 638.469 ; free physical = 16629 ; free virtual = 26556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint /home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.srcs/utils_1/imports/synth_1/line_buffer.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.723 ; gain = 641.438 ; free physical = 16618 ; free virtual = 26547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2129.723 ; gain = 641.438 ; free physical = 16618 ; free virtual = 26547
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.785 ; gain = 716.500 ; free physical = 16530 ; free virtual = 26460
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 352   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 176   
	   2 Input    8 Bit        Muxes := 350   
	   2 Input    1 Bit        Muxes := 351   
	   4 Input    1 Bit        Muxes := 88    
	   5 Input    1 Bit        Muxes := 246   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16328 ; free virtual = 26336
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16328 ; free virtual = 26335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16328 ; free virtual = 26334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16353 ; free virtual = 26337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16353 ; free virtual = 26337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16353 ; free virtual = 26337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16353 ; free virtual = 26337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16353 ; free virtual = 26337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16352 ; free virtual = 26336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT2   |    23|
|4     |LUT3   |   724|
|5     |LUT4   |   142|
|6     |LUT5   |   205|
|7     |LUT6   |   184|
|8     |FDCE   |    35|
|9     |FDRE   |  2830|
|10    |IBUF   |    35|
|11    |OBUF   |  2833|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  7032|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16352 ; free virtual = 26336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.723 ; gain = 844.438 ; free physical = 16352 ; free virtual = 26336
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2332.730 ; gain = 844.438 ; free physical = 16352 ; free virtual = 26336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2332.730 ; gain = 0.000 ; free physical = 16648 ; free virtual = 26632
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'line_buffer' is not ideal for floorplanning, since the cellview 'line_buffer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.719 ; gain = 0.000 ; free physical = 16652 ; free virtual = 26631
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9978f023
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2391.719 ; gain = 912.340 ; free physical = 16652 ; free virtual = 26631
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1891.103; main = 1559.892; forked = 368.500
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3364.977; main = 2391.723; forked = 1032.250
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2415.730 ; gain = 0.000 ; free physical = 16651 ; free virtual = 26631
INFO: [Common 17-1381] The checkpoint '/home/madsr2d2/DTU/dds/as2/as2_task1/as2_task1.runs/synth_1/line_buffer.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file line_buffer_utilization_synth.rpt -pb line_buffer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 13:41:11 2024...
