Analysis & Elaboration report for Proyecto_Grupal_1
Mon Oct 25 00:15:46 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Processor:uut|IF:IF_module|Mux2_1:pcmux
  5. Parameter Settings for User Entity Instance: Processor:uut|IF:IF_module|PC:pc
  6. Parameter Settings for User Entity Instance: Processor:uut|IF:IF_module|sumador_nb:sump1
  7. Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:pcreg1
  8. Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:pcdest
  9. Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|sumador_nb:sump2
 10. Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:Amux
 11. Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:Bmux
 12. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Amux
 13. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Bmux
 14. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Amux2
 15. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Bmux2
 16. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu
 17. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|sumador_nb:sum
 18. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest
 19. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest|negador_nb:neg
 20. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest|sumador_nb:resta
 21. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|multiplicador:mult
 22. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|Mux:m
 23. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|flag_cero:fz
 24. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|flag_overflow:fv
 25. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|flag_overflow:fv|divisor_nb:div
 26. Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|PC_condition:pc_cond|ff_enable:flagff
 27. Parameter Settings for User Entity Instance: Processor:uut|MEM:MEM_module|Mux2_1:result_select
 28. Analysis & Elaboration Settings
 29. Port Connectivity Checks: "Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest"
 30. Port Connectivity Checks: "Processor:uut|EX:EX_module|ALU:alucpu|sumador_nb:sum"
 31. Port Connectivity Checks: "Processor:uut|EX:EX_module|ALU:alucpu"
 32. Port Connectivity Checks: "Processor:uut|ID:id_module|sumador_nb:sump2"
 33. Port Connectivity Checks: "Processor:uut|IF:IF_module|sumador_nb:sump1"
 34. Port Connectivity Checks: "Processor:uut"
 35. Analysis & Elaboration Messages
 36. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Oct 25 00:15:46 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Proyecto_Grupal_1                           ;
; Top-level Entity Name         ; create_image                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|IF:IF_module|Mux2_1:pcmux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|IF:IF_module|PC:pc ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|IF:IF_module|sumador_nb:sump1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:pcreg1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:pcdest ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|sumador_nb:sump2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:Amux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|ID:id_module|Mux2_1:Bmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Amux ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Bmux ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Amux2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ForwardingUnit:fu|Mux2_1:Bmux2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|sumador_nb:sum ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest|negador_nb:neg ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest|sumador_nb:resta ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|multiplicador:mult ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|Mux:m ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|flag_cero:fz ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|flag_overflow:fv ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|ALU:alucpu|flag_overflow:fv|divisor_nb:div ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|EX:EX_module|PC_condition:pc_cond|ff_enable:flagff ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:uut|MEM:MEM_module|Mux2_1:result_select ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; create_image       ; Proyecto_Grupal_1  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                                             ;
+------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:uut|EX:EX_module|ALU:alucpu|sumador_nb:sum" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:uut|EX:EX_module|ALU:alucpu"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:uut|ID:id_module|sumador_nb:sump2"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; co       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:uut|IF:IF_module|sumador_nb:sump1"                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; co       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:uut"                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; GPIO        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GPIOBoolean ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 25 00:15:41 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Grupal_1 -c Proyecto_Grupal_1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tests/instruction_memory_test.sv
    Info (12023): Found entity 1: Instruction_Memory_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/Instruction_Memory_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/if_pipeline_test.sv
    Info (12023): Found entity 1: IF_Pipeline_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/IF_Pipeline_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/if_pipeline.sv
    Info (12023): Found entity 1: IF_Pipeline File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/IF_Pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/forwardingunit_test.sv
    Info (12023): Found entity 1: ForwardingUnit_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/ForwardingUnit_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/extender_test.sv
    Info (12023): Found entity 1: Extender_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/Extender_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/control_unit_test.sv
    Info (12023): Found entity 1: Control_unit_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/Control_unit_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/divisor_nb.sv
    Info (12023): Found entity 1: divisor_nb File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/divisor_nb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom.sv
    Info (12023): Found entity 1: ROM File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/ROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram.sv
    Info (12023): Found entity 1: RAM File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/sumador_nb.sv
    Info (12023): Found entity 1: sumador_nb File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/sumador_nb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/sumador_1b.sv
    Info (12023): Found entity 1: sumador_1b File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/sumador_1b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/restador_nb_test.sv
    Info (12023): Found entity 1: restador_nb_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/restador_nb_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/restador_nb.sv
    Info (12023): Found entity 1: restador_nb File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/restador_nb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/negador_nb.sv
    Info (12023): Found entity 1: negador_nb File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/negador_nb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/negador_1b.sv
    Info (12023): Found entity 1: negador_1b File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/negador_1b.sv Line: 1
Warning (12090): Entity "Mux" obtained from "ALU/Mux.sv" instead of from Quartus Prime megafunction library File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/Mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/mux.sv
    Info (12023): Found entity 1: Mux File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/Mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/multiplicador.sv
    Info (12023): Found entity 1: multiplicador File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/multiplicador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/flag_overflow.sv
    Info (12023): Found entity 1: flag_overflow File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/flag_overflow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/flag_negativo.sv
    Info (12023): Found entity 1: flag_negativo File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/flag_negativo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/flag_cero.sv
    Info (12023): Found entity 1: flag_cero File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/flag_cero.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/flag_carry.sv
    Info (12023): Found entity 1: flag_carry File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/flag_carry.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch/pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch/instruction_memory.sv
    Info (12023): Found entity 1: Instruction_Memory File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/Instruction_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file units/mux2_1.sv
    Info (12023): Found entity 1: Mux2_1 File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Units/Mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch/if.sv
    Info (12023): Found entity 1: IF File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/IF.sv Line: 1
Info (15248): File "C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/IF_Pipeline.sv" is a duplicate of already analyzed file "C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/IF_Pipeline.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file fetch/if_pipeline.sv
Info (12021): Found 1 design units, including 1 entities, in source file decode/register_file.sv
    Info (12023): Found entity 1: Register_File File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/Register_File.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode/id.sv
    Info (12023): Found entity 1: ID File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/ID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode/extender.sv
    Info (12023): Found entity 1: Extender File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/Extender.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode/control_unit.sv
    Info (12023): Found entity 1: Control_unit File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/Control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode/id_pipeline.sv
    Info (12023): Found entity 1: ID_Pipeline File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/ID_Pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file units/ff_enable.sv
    Info (12023): Found entity 1: ff_enable File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Units/ff_enable.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execution/pc_condition.sv
    Info (12023): Found entity 1: PC_condition File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/PC_condition.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execution/ex.sv
    Info (12023): Found entity 1: EX File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/EX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execution/ex_pipeline.sv
    Info (12023): Found entity 1: EX_Pipeline File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/EX_Pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/memory.sv
    Info (12023): Found entity 1: Memory File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/mem.sv
    Info (12023): Found entity 1: MEM File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/MEM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/mem_pipeline.sv
    Info (12023): Found entity 1: MEM_Pipeline File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/MEM_Pipeline.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: Processor File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execution/forwardingunit.sv
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/ForwardingUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/processor_test.sv
    Info (12023): Found entity 1: Processor_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/Processor_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/id_test.sv
    Info (12023): Found entity 1: ID_test File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/ID_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tests/create_image.sv
    Info (12023): Found entity 1: create_image File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/create_image.sv Line: 1
Info (12127): Elaborating entity "create_image" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at create_image.sv(9): object "i" assigned a value but never read File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/create_image.sv Line: 9
Warning (10755): Verilog HDL warning at create_image.sv(35): assignments to clk create a combinational loop File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/create_image.sv Line: 35
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:uut" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/create_image.sv Line: 6
Info (12128): Elaborating entity "IF" for hierarchy "Processor:uut|IF:IF_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 38
Info (12128): Elaborating entity "Mux2_1" for hierarchy "Processor:uut|IF:IF_module|Mux2_1:pcmux" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/IF.sv Line: 8
Info (12128): Elaborating entity "PC" for hierarchy "Processor:uut|IF:IF_module|PC:pc" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/IF.sv Line: 9
Info (12128): Elaborating entity "sumador_nb" for hierarchy "Processor:uut|IF:IF_module|sumador_nb:sump1" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/IF.sv Line: 12
Info (12128): Elaborating entity "sumador_1b" for hierarchy "Processor:uut|IF:IF_module|sumador_nb:sump1|sumador_1b:sum1b2" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/sumador_nb.sv Line: 14
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "Processor:uut|IF:IF_module|Instruction_Memory:im" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/IF.sv Line: 14
Warning (10030): Net "Instructiondata.data_a" at Instruction_Memory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/Instruction_Memory.sv Line: 6
Warning (10030): Net "Instructiondata.waddr_a" at Instruction_Memory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/Instruction_Memory.sv Line: 6
Warning (10030): Net "Instructiondata.we_a" at Instruction_Memory.sv(6) has no driver or initial value, using a default initial value '0' File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/fetch/Instruction_Memory.sv Line: 6
Info (12128): Elaborating entity "IF_Pipeline" for hierarchy "Processor:uut|IF_Pipeline:IF_Pipeline_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 47
Info (12128): Elaborating entity "ID" for hierarchy "Processor:uut|ID:id_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 60
Info (12128): Elaborating entity "Control_unit" for hierarchy "Processor:uut|ID:id_module|Control_unit:control" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/ID.sv Line: 26
Info (12128): Elaborating entity "Extender" for hierarchy "Processor:uut|ID:id_module|Extender:extend" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/ID.sv Line: 30
Info (12128): Elaborating entity "Mux2_1" for hierarchy "Processor:uut|ID:id_module|Mux2_1:pcreg1" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/ID.sv Line: 33
Info (12128): Elaborating entity "Register_File" for hierarchy "Processor:uut|ID:id_module|Register_File:rf" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Decode/ID.sv Line: 38
Info (12128): Elaborating entity "ID_Pipeline" for hierarchy "Processor:uut|ID_Pipeline:ID_Pipeline_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 74
Info (12128): Elaborating entity "EX" for hierarchy "Processor:uut|EX:EX_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 87
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "Processor:uut|EX:EX_module|ForwardingUnit:fu" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/EX.sv Line: 16
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/EX.sv Line: 18
Info (12128): Elaborating entity "restador_nb" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 10
Info (12128): Elaborating entity "negador_nb" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest|negador_nb:neg" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/restador_nb.sv Line: 8
Info (12128): Elaborating entity "negador_1b" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|restador_nb:rest|negador_nb:neg|negador_1b:gen_loop[0].uut" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/negador_nb.sv Line: 8
Info (12128): Elaborating entity "multiplicador" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|multiplicador:mult" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 11
Info (12128): Elaborating entity "Mux" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|Mux:m" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 14
Info (12128): Elaborating entity "flag_negativo" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|flag_negativo:fn" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 17
Info (12128): Elaborating entity "flag_carry" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|flag_carry:fC" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 18
Info (12128): Elaborating entity "flag_cero" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|flag_cero:fz" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 19
Info (12128): Elaborating entity "flag_overflow" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|flag_overflow:fv" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/ALU.sv Line: 20
Info (12128): Elaborating entity "divisor_nb" for hierarchy "Processor:uut|EX:EX_module|ALU:alucpu|flag_overflow:fv|divisor_nb:div" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/ALU/flag_overflow.sv Line: 6
Info (12128): Elaborating entity "PC_condition" for hierarchy "Processor:uut|EX:EX_module|PC_condition:pc_cond" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/EX.sv Line: 20
Info (12128): Elaborating entity "ff_enable" for hierarchy "Processor:uut|EX:EX_module|PC_condition:pc_cond|ff_enable:flagff" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Execution/PC_condition.sv Line: 12
Info (12128): Elaborating entity "EX_Pipeline" for hierarchy "Processor:uut|EX_Pipeline:EX_Pipeline_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 99
Info (12128): Elaborating entity "MEM" for hierarchy "Processor:uut|MEM:MEM_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 109
Info (12128): Elaborating entity "Memory" for hierarchy "Processor:uut|MEM:MEM_module|Memory:memory_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/MEM.sv Line: 12
Info (12128): Elaborating entity "RAM" for hierarchy "Processor:uut|MEM:MEM_module|Memory:memory_module|RAM:ram" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/Memory.sv Line: 9
Info (12128): Elaborating entity "ROM" for hierarchy "Processor:uut|MEM:MEM_module|Memory:memory_module|ROM:rom" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/Memory.sv Line: 10
Warning (10030): Net "ROM.data_a" at ROM.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/ROM.sv Line: 4
Warning (10030): Net "ROM.waddr_a" at ROM.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/ROM.sv Line: 4
Warning (10030): Net "ROM.we_a" at ROM.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Memory/ROM.sv Line: 4
Info (12128): Elaborating entity "MEM_Pipeline" for hierarchy "Processor:uut|MEM_Pipeline:MEM_WB_Pipeline_module" File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Processor.sv Line: 120
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/Tests/create_image.sv Line: 3
Info (144001): Generated suppressed messages file C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/output_files/Proyecto_Grupal_1.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Mon Oct 25 00:15:46 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:13


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/braya/Desktop/Arqui/proyecto2/microarquitectura/output_files/Proyecto_Grupal_1.map.smsg.


