package core_tile

import chisel3._
import uopc._

class PipelinedRV32Icore(BinaryFile: String, enableBTB: Boolean = true) extends Module {
  val io = IO(new Bundle {
    val check_res = Output(UInt(32.W))
    val exception = Output(Bool())
    val cycles = Output(UInt(32.W))
    val branches = Output(UInt(32.W))
    val correctPredictions = Output(UInt(32.W))
    val incorrectPredictions = Output(UInt(32.W))
  })

  val ifStage = Module(new IF(BinaryFile)); val ifBarrier = Module(new IFBarrier)
  val idStage = Module(new ID); val idBarrier = Module(new IDBarrier)
  val exStage = Module(new EX); val exBarrier = Module(new EXBarrier)
  val memBarrier = Module(new MEMBarrier); val wbStage = Module(new WB)
  val wbBarrier = Module(new WBBarrier); val forwardingUnit = Module(new ForwardingUnit)
  val registerFile = Module(new regFile); val btb = Module(new BTB)

  btb.io.PC := ifStage.io.pc  // Send the current PC from the IF stage to the BTB for branch prediction lookup
  btb.io.update := exStage.io.btbUpdate // Enable BTB update after a branch instruction is executed
  btb.io.updatePC := exStage.io.btbPC // Send the executed branch PC to the BTB for updating the correct entry
  btb.io.updateTarget := exStage.io.btbTarget // Send the actual branch target address to the BTB
  btb.io.mispredicted := exStage.io.btbMispredicted // Inform the BTB whether the branch direction prediction was incorrect

  ifStage.io.redirect := exStage.io.redirect
  ifStage.io.redirectPC := exStage.io.redirectPC
  // Disabling the BTB selects the Assignment 5 static not-taken policy.
  ifStage.io.predictTaken := (if (enableBTB) btb.io.valid && btb.io.predictTaken else false.B)
  ifStage.io.predictedTarget := btb.io.target
  ifBarrier.io.inInstr := ifStage.io.instr; ifBarrier.io.inPC := ifStage.io.pc
  ifBarrier.io.inPredictTaken := ifStage.io.outPredictTaken
  ifBarrier.io.inPredictedTarget := ifStage.io.outPredictedTarget
  ifBarrier.io.flush := exStage.io.redirect

  idStage.io.instr := ifBarrier.io.outInstr; idStage.io.pc := ifBarrier.io.outPC
  registerFile.io.req_1 <> idStage.io.regFileReq_A; idStage.io.regFileResp_A <> registerFile.io.resp_1
  registerFile.io.req_2 <> idStage.io.regFileReq_B; idStage.io.regFileResp_B <> registerFile.io.resp_2
  idBarrier.io.flush := exStage.io.redirect
  idBarrier.io.inUOP := idStage.io.uop; idBarrier.io.inRD := idStage.io.rd
  idBarrier.io.inRS1 := idStage.io.rs1; idBarrier.io.inRS2 := idStage.io.rs2
  idBarrier.io.inOperandA := idStage.io.operandA; idBarrier.io.inOperandB := idStage.io.operandB
  idBarrier.io.inPC := idStage.io.outPC; idBarrier.io.inXcptInvalid := idStage.io.XcptInvalid
  idBarrier.io.inImmI := idStage.io.immI; idBarrier.io.inImmB := idStage.io.immB; idBarrier.io.inImmJ := idStage.io.immJ
  idBarrier.io.inPredictTaken := ifBarrier.io.outPredictTaken
  idBarrier.io.inPredictedTarget := ifBarrier.io.outPredictedTarget

  forwardingUnit.io.rs1_EX := idBarrier.io.outRS1; forwardingUnit.io.rs2_EX := idBarrier.io.outRS2
  forwardingUnit.io.rd_MEM := exBarrier.io.outRD; forwardingUnit.io.rd_WB := memBarrier.io.outRD
  forwardingUnit.io.wrEn_MEM := exBarrier.io.outRD =/= 0.U && !exBarrier.io.outXcptInvalid
  forwardingUnit.io.wrEn_WB := memBarrier.io.outRD =/= 0.U && !memBarrier.io.outXcptInvalid
  val operandA = WireDefault(idBarrier.io.outOperandA); val operandB = WireDefault(idBarrier.io.outOperandB)
  when(forwardingUnit.io.forwardA === 2.U) { operandA := exBarrier.io.outAluResult }
    .elsewhen(forwardingUnit.io.forwardA === 1.U) { operandA := memBarrier.io.outAluResult }
  when(forwardingUnit.io.forwardB === 2.U) { operandB := exBarrier.io.outAluResult }
    .elsewhen(forwardingUnit.io.forwardB === 1.U) { operandB := memBarrier.io.outAluResult }

  exStage.io.inUOP := idBarrier.io.outUOP; exStage.io.inRD := idBarrier.io.outRD
  exStage.io.inOperandA := operandA; exStage.io.inOperandB := operandB
  exStage.io.inXcptInvalid := idBarrier.io.outXcptInvalid; exStage.io.inPC := idBarrier.io.outPC
  exStage.io.inImmI := idBarrier.io.outImmI; exStage.io.inImmB := idBarrier.io.outImmB; exStage.io.inImmJ := idBarrier.io.outImmJ
  exStage.io.inPredictTaken := idBarrier.io.outPredictTaken
  exStage.io.inPredictedTarget := idBarrier.io.outPredictedTarget
  exBarrier.io.inAluResult := exStage.io.aluResult; exBarrier.io.inRD := exStage.io.outRD
  exBarrier.io.inXcptInvalid := exStage.io.outXcptInvalid
  memBarrier.io.inAluResult := exBarrier.io.outAluResult; memBarrier.io.inRD := exBarrier.io.outRD
  memBarrier.io.inXcptInvalid := exBarrier.io.outXcptInvalid
  wbStage.io.aluResult := memBarrier.io.outAluResult; wbStage.io.rd := memBarrier.io.outRD
  wbStage.io.inXcptInvalid := memBarrier.io.outXcptInvalid
  registerFile.io.req_3 <> wbStage.io.regFileReq
  wbBarrier.io.inCheckRes := wbStage.io.check_res; wbBarrier.io.inXcptInvalid := wbStage.io.exception
  io.check_res := wbBarrier.io.outCheckRes; io.exception := wbBarrier.io.outXcptInvalid

  // Count only resolved conditional branches. A conditional redirect is a
  // misprediction; jumps do not participate in BTB prediction statistics.
  val cycleCount = RegInit(0.U(32.W))
  val branchCount = RegInit(0.U(32.W))
  val correctCount = RegInit(0.U(32.W))
  val incorrectCount = RegInit(0.U(32.W))
  cycleCount := cycleCount + 1.U
  when(exStage.io.btbUpdate) {
    branchCount := branchCount + 1.U
    when(exStage.io.redirect) {
      incorrectCount := incorrectCount + 1.U
    }.otherwise {
      correctCount := correctCount + 1.U
    }
  }
  io.cycles := cycleCount
  io.branches := branchCount
  io.correctPredictions := correctCount
  io.incorrectPredictions := incorrectCount
}
