// ft232h_avalon_sys_mm_interconnect_1.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 15.1 185

`timescale 1 ps / 1 ps
module ft232h_avalon_sys_mm_interconnect_1 (
		input  wire        ddr3_afi_clk_clk,                                        //                                      ddr3_afi_clk.clk
		input  wire        pll_outclk0_clk,                                         //                                       pll_outclk0.clk
		input  wire        ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset, // ddr3_avl_0_translator_reset_reset_bridge_in_reset.reset
		input  wire        ddr3_mp_cmd_reset_n_0_reset_bridge_in_reset_reset,       //       ddr3_mp_cmd_reset_n_0_reset_bridge_in_reset.reset
		input  wire        usb_dma_reset_reset_bridge_in_reset_reset,               //               usb_dma_reset_reset_bridge_in_reset.reset
		input  wire [26:0] dma_write_master_address,                                //                                  dma_write_master.address
		output wire        dma_write_master_waitrequest,                            //                                                  .waitrequest
		input  wire [3:0]  dma_write_master_byteenable,                             //                                                  .byteenable
		input  wire        dma_write_master_chipselect,                             //                                                  .chipselect
		input  wire        dma_write_master_write,                                  //                                                  .write
		input  wire [31:0] dma_write_master_writedata,                              //                                                  .writedata
		input  wire [26:0] usb_dma_read_master_address,                             //                               usb_dma_read_master.address
		output wire        usb_dma_read_master_waitrequest,                         //                                                  .waitrequest
		input  wire        usb_dma_read_master_chipselect,                          //                                                  .chipselect
		input  wire        usb_dma_read_master_read,                                //                                                  .read
		output wire [31:0] usb_dma_read_master_readdata,                            //                                                  .readdata
		output wire        usb_dma_read_master_readdatavalid,                       //                                                  .readdatavalid
		output wire [24:0] ddr3_avl_0_address,                                      //                                        ddr3_avl_0.address
		output wire        ddr3_avl_0_write,                                        //                                                  .write
		output wire        ddr3_avl_0_read,                                         //                                                  .read
		input  wire [31:0] ddr3_avl_0_readdata,                                     //                                                  .readdata
		output wire [31:0] ddr3_avl_0_writedata,                                    //                                                  .writedata
		output wire        ddr3_avl_0_beginbursttransfer,                           //                                                  .beginbursttransfer
		output wire [2:0]  ddr3_avl_0_burstcount,                                   //                                                  .burstcount
		output wire [3:0]  ddr3_avl_0_byteenable,                                   //                                                  .byteenable
		input  wire        ddr3_avl_0_readdatavalid,                                //                                                  .readdatavalid
		input  wire        ddr3_avl_0_waitrequest                                   //                                                  .waitrequest
	);

	wire         usb_dma_read_master_translator_avalon_universal_master_0_waitrequest;   // usb_dma_read_master_agent:av_waitrequest -> usb_dma_read_master_translator:uav_waitrequest
	wire  [31:0] usb_dma_read_master_translator_avalon_universal_master_0_readdata;      // usb_dma_read_master_agent:av_readdata -> usb_dma_read_master_translator:uav_readdata
	wire         usb_dma_read_master_translator_avalon_universal_master_0_debugaccess;   // usb_dma_read_master_translator:uav_debugaccess -> usb_dma_read_master_agent:av_debugaccess
	wire  [26:0] usb_dma_read_master_translator_avalon_universal_master_0_address;       // usb_dma_read_master_translator:uav_address -> usb_dma_read_master_agent:av_address
	wire         usb_dma_read_master_translator_avalon_universal_master_0_read;          // usb_dma_read_master_translator:uav_read -> usb_dma_read_master_agent:av_read
	wire   [3:0] usb_dma_read_master_translator_avalon_universal_master_0_byteenable;    // usb_dma_read_master_translator:uav_byteenable -> usb_dma_read_master_agent:av_byteenable
	wire         usb_dma_read_master_translator_avalon_universal_master_0_readdatavalid; // usb_dma_read_master_agent:av_readdatavalid -> usb_dma_read_master_translator:uav_readdatavalid
	wire         usb_dma_read_master_translator_avalon_universal_master_0_lock;          // usb_dma_read_master_translator:uav_lock -> usb_dma_read_master_agent:av_lock
	wire         usb_dma_read_master_translator_avalon_universal_master_0_write;         // usb_dma_read_master_translator:uav_write -> usb_dma_read_master_agent:av_write
	wire  [31:0] usb_dma_read_master_translator_avalon_universal_master_0_writedata;     // usb_dma_read_master_translator:uav_writedata -> usb_dma_read_master_agent:av_writedata
	wire   [2:0] usb_dma_read_master_translator_avalon_universal_master_0_burstcount;    // usb_dma_read_master_translator:uav_burstcount -> usb_dma_read_master_agent:av_burstcount
	wire         rsp_mux_src_valid;                                                      // rsp_mux:src_valid -> usb_dma_read_master_agent:rp_valid
	wire  [98:0] rsp_mux_src_data;                                                       // rsp_mux:src_data -> usb_dma_read_master_agent:rp_data
	wire         rsp_mux_src_ready;                                                      // usb_dma_read_master_agent:rp_ready -> rsp_mux:src_ready
	wire   [1:0] rsp_mux_src_channel;                                                    // rsp_mux:src_channel -> usb_dma_read_master_agent:rp_channel
	wire         rsp_mux_src_startofpacket;                                              // rsp_mux:src_startofpacket -> usb_dma_read_master_agent:rp_startofpacket
	wire         rsp_mux_src_endofpacket;                                                // rsp_mux:src_endofpacket -> usb_dma_read_master_agent:rp_endofpacket
	wire         dma_write_master_translator_avalon_universal_master_0_waitrequest;      // dma_write_master_agent:av_waitrequest -> dma_write_master_translator:uav_waitrequest
	wire  [31:0] dma_write_master_translator_avalon_universal_master_0_readdata;         // dma_write_master_agent:av_readdata -> dma_write_master_translator:uav_readdata
	wire         dma_write_master_translator_avalon_universal_master_0_debugaccess;      // dma_write_master_translator:uav_debugaccess -> dma_write_master_agent:av_debugaccess
	wire  [26:0] dma_write_master_translator_avalon_universal_master_0_address;          // dma_write_master_translator:uav_address -> dma_write_master_agent:av_address
	wire         dma_write_master_translator_avalon_universal_master_0_read;             // dma_write_master_translator:uav_read -> dma_write_master_agent:av_read
	wire   [3:0] dma_write_master_translator_avalon_universal_master_0_byteenable;       // dma_write_master_translator:uav_byteenable -> dma_write_master_agent:av_byteenable
	wire         dma_write_master_translator_avalon_universal_master_0_readdatavalid;    // dma_write_master_agent:av_readdatavalid -> dma_write_master_translator:uav_readdatavalid
	wire         dma_write_master_translator_avalon_universal_master_0_lock;             // dma_write_master_translator:uav_lock -> dma_write_master_agent:av_lock
	wire         dma_write_master_translator_avalon_universal_master_0_write;            // dma_write_master_translator:uav_write -> dma_write_master_agent:av_write
	wire  [31:0] dma_write_master_translator_avalon_universal_master_0_writedata;        // dma_write_master_translator:uav_writedata -> dma_write_master_agent:av_writedata
	wire   [2:0] dma_write_master_translator_avalon_universal_master_0_burstcount;       // dma_write_master_translator:uav_burstcount -> dma_write_master_agent:av_burstcount
	wire         rsp_mux_001_src_valid;                                                  // rsp_mux_001:src_valid -> dma_write_master_agent:rp_valid
	wire  [98:0] rsp_mux_001_src_data;                                                   // rsp_mux_001:src_data -> dma_write_master_agent:rp_data
	wire         rsp_mux_001_src_ready;                                                  // dma_write_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire   [1:0] rsp_mux_001_src_channel;                                                // rsp_mux_001:src_channel -> dma_write_master_agent:rp_channel
	wire         rsp_mux_001_src_startofpacket;                                          // rsp_mux_001:src_startofpacket -> dma_write_master_agent:rp_startofpacket
	wire         rsp_mux_001_src_endofpacket;                                            // rsp_mux_001:src_endofpacket -> dma_write_master_agent:rp_endofpacket
	wire  [31:0] ddr3_avl_0_agent_m0_readdata;                                           // ddr3_avl_0_translator:uav_readdata -> ddr3_avl_0_agent:m0_readdata
	wire         ddr3_avl_0_agent_m0_waitrequest;                                        // ddr3_avl_0_translator:uav_waitrequest -> ddr3_avl_0_agent:m0_waitrequest
	wire         ddr3_avl_0_agent_m0_debugaccess;                                        // ddr3_avl_0_agent:m0_debugaccess -> ddr3_avl_0_translator:uav_debugaccess
	wire  [26:0] ddr3_avl_0_agent_m0_address;                                            // ddr3_avl_0_agent:m0_address -> ddr3_avl_0_translator:uav_address
	wire   [3:0] ddr3_avl_0_agent_m0_byteenable;                                         // ddr3_avl_0_agent:m0_byteenable -> ddr3_avl_0_translator:uav_byteenable
	wire         ddr3_avl_0_agent_m0_read;                                               // ddr3_avl_0_agent:m0_read -> ddr3_avl_0_translator:uav_read
	wire         ddr3_avl_0_agent_m0_readdatavalid;                                      // ddr3_avl_0_translator:uav_readdatavalid -> ddr3_avl_0_agent:m0_readdatavalid
	wire         ddr3_avl_0_agent_m0_lock;                                               // ddr3_avl_0_agent:m0_lock -> ddr3_avl_0_translator:uav_lock
	wire  [31:0] ddr3_avl_0_agent_m0_writedata;                                          // ddr3_avl_0_agent:m0_writedata -> ddr3_avl_0_translator:uav_writedata
	wire         ddr3_avl_0_agent_m0_write;                                              // ddr3_avl_0_agent:m0_write -> ddr3_avl_0_translator:uav_write
	wire   [4:0] ddr3_avl_0_agent_m0_burstcount;                                         // ddr3_avl_0_agent:m0_burstcount -> ddr3_avl_0_translator:uav_burstcount
	wire         ddr3_avl_0_agent_rf_source_valid;                                       // ddr3_avl_0_agent:rf_source_valid -> ddr3_avl_0_agent_rsp_fifo:in_valid
	wire  [99:0] ddr3_avl_0_agent_rf_source_data;                                        // ddr3_avl_0_agent:rf_source_data -> ddr3_avl_0_agent_rsp_fifo:in_data
	wire         ddr3_avl_0_agent_rf_source_ready;                                       // ddr3_avl_0_agent_rsp_fifo:in_ready -> ddr3_avl_0_agent:rf_source_ready
	wire         ddr3_avl_0_agent_rf_source_startofpacket;                               // ddr3_avl_0_agent:rf_source_startofpacket -> ddr3_avl_0_agent_rsp_fifo:in_startofpacket
	wire         ddr3_avl_0_agent_rf_source_endofpacket;                                 // ddr3_avl_0_agent:rf_source_endofpacket -> ddr3_avl_0_agent_rsp_fifo:in_endofpacket
	wire         ddr3_avl_0_agent_rsp_fifo_out_valid;                                    // ddr3_avl_0_agent_rsp_fifo:out_valid -> ddr3_avl_0_agent:rf_sink_valid
	wire  [99:0] ddr3_avl_0_agent_rsp_fifo_out_data;                                     // ddr3_avl_0_agent_rsp_fifo:out_data -> ddr3_avl_0_agent:rf_sink_data
	wire         ddr3_avl_0_agent_rsp_fifo_out_ready;                                    // ddr3_avl_0_agent:rf_sink_ready -> ddr3_avl_0_agent_rsp_fifo:out_ready
	wire         ddr3_avl_0_agent_rsp_fifo_out_startofpacket;                            // ddr3_avl_0_agent_rsp_fifo:out_startofpacket -> ddr3_avl_0_agent:rf_sink_startofpacket
	wire         ddr3_avl_0_agent_rsp_fifo_out_endofpacket;                              // ddr3_avl_0_agent_rsp_fifo:out_endofpacket -> ddr3_avl_0_agent:rf_sink_endofpacket
	wire         ddr3_avl_0_agent_rdata_fifo_src_valid;                                  // ddr3_avl_0_agent:rdata_fifo_src_valid -> ddr3_avl_0_agent_rdata_fifo:in_valid
	wire  [33:0] ddr3_avl_0_agent_rdata_fifo_src_data;                                   // ddr3_avl_0_agent:rdata_fifo_src_data -> ddr3_avl_0_agent_rdata_fifo:in_data
	wire         ddr3_avl_0_agent_rdata_fifo_src_ready;                                  // ddr3_avl_0_agent_rdata_fifo:in_ready -> ddr3_avl_0_agent:rdata_fifo_src_ready
	wire         cmd_mux_src_valid;                                                      // cmd_mux:src_valid -> ddr3_avl_0_agent:cp_valid
	wire  [98:0] cmd_mux_src_data;                                                       // cmd_mux:src_data -> ddr3_avl_0_agent:cp_data
	wire         cmd_mux_src_ready;                                                      // ddr3_avl_0_agent:cp_ready -> cmd_mux:src_ready
	wire   [1:0] cmd_mux_src_channel;                                                    // cmd_mux:src_channel -> ddr3_avl_0_agent:cp_channel
	wire         cmd_mux_src_startofpacket;                                              // cmd_mux:src_startofpacket -> ddr3_avl_0_agent:cp_startofpacket
	wire         cmd_mux_src_endofpacket;                                                // cmd_mux:src_endofpacket -> ddr3_avl_0_agent:cp_endofpacket
	wire         usb_dma_read_master_agent_cp_valid;                                     // usb_dma_read_master_agent:cp_valid -> router:sink_valid
	wire  [98:0] usb_dma_read_master_agent_cp_data;                                      // usb_dma_read_master_agent:cp_data -> router:sink_data
	wire         usb_dma_read_master_agent_cp_ready;                                     // router:sink_ready -> usb_dma_read_master_agent:cp_ready
	wire         usb_dma_read_master_agent_cp_startofpacket;                             // usb_dma_read_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire         usb_dma_read_master_agent_cp_endofpacket;                               // usb_dma_read_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire         router_src_valid;                                                       // router:src_valid -> cmd_demux:sink_valid
	wire  [98:0] router_src_data;                                                        // router:src_data -> cmd_demux:sink_data
	wire         router_src_ready;                                                       // cmd_demux:sink_ready -> router:src_ready
	wire   [1:0] router_src_channel;                                                     // router:src_channel -> cmd_demux:sink_channel
	wire         router_src_startofpacket;                                               // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire         router_src_endofpacket;                                                 // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire         dma_write_master_agent_cp_valid;                                        // dma_write_master_agent:cp_valid -> router_001:sink_valid
	wire  [98:0] dma_write_master_agent_cp_data;                                         // dma_write_master_agent:cp_data -> router_001:sink_data
	wire         dma_write_master_agent_cp_ready;                                        // router_001:sink_ready -> dma_write_master_agent:cp_ready
	wire         dma_write_master_agent_cp_startofpacket;                                // dma_write_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire         dma_write_master_agent_cp_endofpacket;                                  // dma_write_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire         router_001_src_valid;                                                   // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [98:0] router_001_src_data;                                                    // router_001:src_data -> cmd_demux_001:sink_data
	wire         router_001_src_ready;                                                   // cmd_demux_001:sink_ready -> router_001:src_ready
	wire   [1:0] router_001_src_channel;                                                 // router_001:src_channel -> cmd_demux_001:sink_channel
	wire         router_001_src_startofpacket;                                           // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire         router_001_src_endofpacket;                                             // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire         ddr3_avl_0_agent_rp_valid;                                              // ddr3_avl_0_agent:rp_valid -> router_002:sink_valid
	wire  [98:0] ddr3_avl_0_agent_rp_data;                                               // ddr3_avl_0_agent:rp_data -> router_002:sink_data
	wire         ddr3_avl_0_agent_rp_ready;                                              // router_002:sink_ready -> ddr3_avl_0_agent:rp_ready
	wire         ddr3_avl_0_agent_rp_startofpacket;                                      // ddr3_avl_0_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire         ddr3_avl_0_agent_rp_endofpacket;                                        // ddr3_avl_0_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire         router_002_src_valid;                                                   // router_002:src_valid -> rsp_demux:sink_valid
	wire  [98:0] router_002_src_data;                                                    // router_002:src_data -> rsp_demux:sink_data
	wire         router_002_src_ready;                                                   // rsp_demux:sink_ready -> router_002:src_ready
	wire   [1:0] router_002_src_channel;                                                 // router_002:src_channel -> rsp_demux:sink_channel
	wire         router_002_src_startofpacket;                                           // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire         router_002_src_endofpacket;                                             // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         cmd_demux_src0_valid;                                                   // cmd_demux:src0_valid -> crosser:in_valid
	wire  [98:0] cmd_demux_src0_data;                                                    // cmd_demux:src0_data -> crosser:in_data
	wire         cmd_demux_src0_ready;                                                   // crosser:in_ready -> cmd_demux:src0_ready
	wire   [1:0] cmd_demux_src0_channel;                                                 // cmd_demux:src0_channel -> crosser:in_channel
	wire         cmd_demux_src0_startofpacket;                                           // cmd_demux:src0_startofpacket -> crosser:in_startofpacket
	wire         cmd_demux_src0_endofpacket;                                             // cmd_demux:src0_endofpacket -> crosser:in_endofpacket
	wire         crosser_out_valid;                                                      // crosser:out_valid -> cmd_mux:sink0_valid
	wire  [98:0] crosser_out_data;                                                       // crosser:out_data -> cmd_mux:sink0_data
	wire         crosser_out_ready;                                                      // cmd_mux:sink0_ready -> crosser:out_ready
	wire   [1:0] crosser_out_channel;                                                    // crosser:out_channel -> cmd_mux:sink0_channel
	wire         crosser_out_startofpacket;                                              // crosser:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire         crosser_out_endofpacket;                                                // crosser:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_001_src0_valid;                                               // cmd_demux_001:src0_valid -> crosser_001:in_valid
	wire  [98:0] cmd_demux_001_src0_data;                                                // cmd_demux_001:src0_data -> crosser_001:in_data
	wire         cmd_demux_001_src0_ready;                                               // crosser_001:in_ready -> cmd_demux_001:src0_ready
	wire   [1:0] cmd_demux_001_src0_channel;                                             // cmd_demux_001:src0_channel -> crosser_001:in_channel
	wire         cmd_demux_001_src0_startofpacket;                                       // cmd_demux_001:src0_startofpacket -> crosser_001:in_startofpacket
	wire         cmd_demux_001_src0_endofpacket;                                         // cmd_demux_001:src0_endofpacket -> crosser_001:in_endofpacket
	wire         crosser_001_out_valid;                                                  // crosser_001:out_valid -> cmd_mux:sink1_valid
	wire  [98:0] crosser_001_out_data;                                                   // crosser_001:out_data -> cmd_mux:sink1_data
	wire         crosser_001_out_ready;                                                  // cmd_mux:sink1_ready -> crosser_001:out_ready
	wire   [1:0] crosser_001_out_channel;                                                // crosser_001:out_channel -> cmd_mux:sink1_channel
	wire         crosser_001_out_startofpacket;                                          // crosser_001:out_startofpacket -> cmd_mux:sink1_startofpacket
	wire         crosser_001_out_endofpacket;                                            // crosser_001:out_endofpacket -> cmd_mux:sink1_endofpacket
	wire         rsp_demux_src0_valid;                                                   // rsp_demux:src0_valid -> crosser_002:in_valid
	wire  [98:0] rsp_demux_src0_data;                                                    // rsp_demux:src0_data -> crosser_002:in_data
	wire         rsp_demux_src0_ready;                                                   // crosser_002:in_ready -> rsp_demux:src0_ready
	wire   [1:0] rsp_demux_src0_channel;                                                 // rsp_demux:src0_channel -> crosser_002:in_channel
	wire         rsp_demux_src0_startofpacket;                                           // rsp_demux:src0_startofpacket -> crosser_002:in_startofpacket
	wire         rsp_demux_src0_endofpacket;                                             // rsp_demux:src0_endofpacket -> crosser_002:in_endofpacket
	wire         crosser_002_out_valid;                                                  // crosser_002:out_valid -> rsp_mux:sink0_valid
	wire  [98:0] crosser_002_out_data;                                                   // crosser_002:out_data -> rsp_mux:sink0_data
	wire         crosser_002_out_ready;                                                  // rsp_mux:sink0_ready -> crosser_002:out_ready
	wire   [1:0] crosser_002_out_channel;                                                // crosser_002:out_channel -> rsp_mux:sink0_channel
	wire         crosser_002_out_startofpacket;                                          // crosser_002:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire         crosser_002_out_endofpacket;                                            // crosser_002:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_src1_valid;                                                   // rsp_demux:src1_valid -> crosser_003:in_valid
	wire  [98:0] rsp_demux_src1_data;                                                    // rsp_demux:src1_data -> crosser_003:in_data
	wire         rsp_demux_src1_ready;                                                   // crosser_003:in_ready -> rsp_demux:src1_ready
	wire   [1:0] rsp_demux_src1_channel;                                                 // rsp_demux:src1_channel -> crosser_003:in_channel
	wire         rsp_demux_src1_startofpacket;                                           // rsp_demux:src1_startofpacket -> crosser_003:in_startofpacket
	wire         rsp_demux_src1_endofpacket;                                             // rsp_demux:src1_endofpacket -> crosser_003:in_endofpacket
	wire         crosser_003_out_valid;                                                  // crosser_003:out_valid -> rsp_mux_001:sink0_valid
	wire  [98:0] crosser_003_out_data;                                                   // crosser_003:out_data -> rsp_mux_001:sink0_data
	wire         crosser_003_out_ready;                                                  // rsp_mux_001:sink0_ready -> crosser_003:out_ready
	wire   [1:0] crosser_003_out_channel;                                                // crosser_003:out_channel -> rsp_mux_001:sink0_channel
	wire         crosser_003_out_startofpacket;                                          // crosser_003:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire         crosser_003_out_endofpacket;                                            // crosser_003:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire         ddr3_avl_0_agent_rdata_fifo_out_valid;                                  // ddr3_avl_0_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire  [33:0] ddr3_avl_0_agent_rdata_fifo_out_data;                                   // ddr3_avl_0_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire         ddr3_avl_0_agent_rdata_fifo_out_ready;                                  // avalon_st_adapter:in_0_ready -> ddr3_avl_0_agent_rdata_fifo:out_ready
	wire         avalon_st_adapter_out_0_valid;                                          // avalon_st_adapter:out_0_valid -> ddr3_avl_0_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_out_0_data;                                           // avalon_st_adapter:out_0_data -> ddr3_avl_0_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_out_0_ready;                                          // ddr3_avl_0_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire   [0:0] avalon_st_adapter_out_0_error;                                          // avalon_st_adapter:out_0_error -> ddr3_avl_0_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (27),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (27),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (1),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) usb_dma_read_master_translator (
		.clk                    (pll_outclk0_clk),                                                        //                       clk.clk
		.reset                  (usb_dma_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (usb_dma_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (usb_dma_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (usb_dma_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (usb_dma_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (usb_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (usb_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (usb_dma_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (usb_dma_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (usb_dma_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (usb_dma_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (usb_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (usb_dma_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (usb_dma_read_master_waitrequest),                                        //                          .waitrequest
		.av_chipselect          (usb_dma_read_master_chipselect),                                         //                          .chipselect
		.av_read                (usb_dma_read_master_read),                                               //                          .read
		.av_readdata            (usb_dma_read_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (usb_dma_read_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                   //               (terminated)
		.av_byteenable          (4'b1111),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                   //               (terminated)
		.av_begintransfer       (1'b0),                                                                   //               (terminated)
		.av_write               (1'b0),                                                                   //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                   //               (terminated)
		.av_lock                (1'b0),                                                                   //               (terminated)
		.av_debugaccess         (1'b0),                                                                   //               (terminated)
		.uav_clken              (),                                                                       //               (terminated)
		.av_clken               (1'b1),                                                                   //               (terminated)
		.uav_response           (2'b00),                                                                  //               (terminated)
		.av_response            (),                                                                       //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                   //               (terminated)
		.av_writeresponsevalid  ()                                                                        //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (27),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (27),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (1),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) dma_write_master_translator (
		.clk                    (pll_outclk0_clk),                                                     //                       clk.clk
		.reset                  (usb_dma_reset_reset_bridge_in_reset_reset),                           //                     reset.reset
		.uav_address            (dma_write_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (dma_write_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (dma_write_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (dma_write_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (dma_write_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (dma_write_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (dma_write_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (dma_write_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (dma_write_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (dma_write_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (dma_write_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (dma_write_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (dma_write_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (dma_write_master_byteenable),                                         //                          .byteenable
		.av_chipselect          (dma_write_master_chipselect),                                         //                          .chipselect
		.av_write               (dma_write_master_write),                                              //                          .write
		.av_writedata           (dma_write_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                //               (terminated)
		.av_read                (1'b0),                                                                //               (terminated)
		.av_readdata            (),                                                                    //               (terminated)
		.av_readdatavalid       (),                                                                    //               (terminated)
		.av_lock                (1'b0),                                                                //               (terminated)
		.av_debugaccess         (1'b0),                                                                //               (terminated)
		.uav_clken              (),                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                //               (terminated)
		.uav_response           (2'b00),                                                               //               (terminated)
		.av_response            (),                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                     //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (27),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ddr3_avl_0_translator (
		.clk                    (ddr3_afi_clk_clk),                                        //                      clk.clk
		.reset                  (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ddr3_avl_0_agent_m0_address),                             // avalon_universal_slave_0.address
		.uav_burstcount         (ddr3_avl_0_agent_m0_burstcount),                          //                         .burstcount
		.uav_read               (ddr3_avl_0_agent_m0_read),                                //                         .read
		.uav_write              (ddr3_avl_0_agent_m0_write),                               //                         .write
		.uav_waitrequest        (ddr3_avl_0_agent_m0_waitrequest),                         //                         .waitrequest
		.uav_readdatavalid      (ddr3_avl_0_agent_m0_readdatavalid),                       //                         .readdatavalid
		.uav_byteenable         (ddr3_avl_0_agent_m0_byteenable),                          //                         .byteenable
		.uav_readdata           (ddr3_avl_0_agent_m0_readdata),                            //                         .readdata
		.uav_writedata          (ddr3_avl_0_agent_m0_writedata),                           //                         .writedata
		.uav_lock               (ddr3_avl_0_agent_m0_lock),                                //                         .lock
		.uav_debugaccess        (ddr3_avl_0_agent_m0_debugaccess),                         //                         .debugaccess
		.av_address             (ddr3_avl_0_address),                                      //      avalon_anti_slave_0.address
		.av_write               (ddr3_avl_0_write),                                        //                         .write
		.av_read                (ddr3_avl_0_read),                                         //                         .read
		.av_readdata            (ddr3_avl_0_readdata),                                     //                         .readdata
		.av_writedata           (ddr3_avl_0_writedata),                                    //                         .writedata
		.av_beginbursttransfer  (ddr3_avl_0_beginbursttransfer),                           //                         .beginbursttransfer
		.av_burstcount          (ddr3_avl_0_burstcount),                                   //                         .burstcount
		.av_byteenable          (ddr3_avl_0_byteenable),                                   //                         .byteenable
		.av_readdatavalid       (ddr3_avl_0_readdatavalid),                                //                         .readdatavalid
		.av_waitrequest         (ddr3_avl_0_waitrequest),                                  //                         .waitrequest
		.av_begintransfer       (),                                                        //              (terminated)
		.av_writebyteenable     (),                                                        //              (terminated)
		.av_lock                (),                                                        //              (terminated)
		.av_chipselect          (),                                                        //              (terminated)
		.av_clken               (),                                                        //              (terminated)
		.uav_clken              (1'b0),                                                    //              (terminated)
		.av_debugaccess         (),                                                        //              (terminated)
		.av_outputenable        (),                                                        //              (terminated)
		.uav_response           (),                                                        //              (terminated)
		.av_response            (2'b00),                                                   //              (terminated)
		.uav_writeresponsevalid (),                                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                     //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (98),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_QOS_H                 (83),
		.PKT_QOS_L                 (83),
		.PKT_DATA_SIDEBAND_H       (81),
		.PKT_DATA_SIDEBAND_L       (81),
		.PKT_ADDR_SIDEBAND_H       (80),
		.PKT_ADDR_SIDEBAND_L       (80),
		.PKT_BURST_TYPE_H          (79),
		.PKT_BURST_TYPE_L          (78),
		.PKT_CACHE_H               (93),
		.PKT_CACHE_L               (90),
		.PKT_THREAD_ID_H           (86),
		.PKT_THREAD_ID_L           (86),
		.PKT_BURST_SIZE_H          (77),
		.PKT_BURST_SIZE_L          (75),
		.PKT_TRANS_EXCLUSIVE       (68),
		.PKT_TRANS_LOCK            (67),
		.PKT_BEGIN_BURST           (82),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_BURSTWRAP_H           (74),
		.PKT_BURSTWRAP_L           (74),
		.PKT_BYTE_CNT_H            (73),
		.PKT_BYTE_CNT_L            (69),
		.PKT_ADDR_H                (62),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (63),
		.PKT_TRANS_POSTED          (64),
		.PKT_TRANS_WRITE           (65),
		.PKT_TRANS_READ            (66),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (84),
		.PKT_SRC_ID_L              (84),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (85),
		.ST_DATA_W                 (99),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) usb_dma_read_master_agent (
		.clk                   (pll_outclk0_clk),                                                        //       clk.clk
		.reset                 (usb_dma_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (usb_dma_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (usb_dma_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (usb_dma_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (usb_dma_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (usb_dma_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (usb_dma_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (usb_dma_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (usb_dma_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (usb_dma_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (usb_dma_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (usb_dma_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (usb_dma_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (usb_dma_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (usb_dma_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (usb_dma_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (usb_dma_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                      //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                       //          .data
		.rp_channel            (rsp_mux_src_channel),                                                    //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                              //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                      //          .ready
		.av_response           (),                                                                       // (terminated)
		.av_writeresponsevalid ()                                                                        // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (98),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_QOS_H                 (83),
		.PKT_QOS_L                 (83),
		.PKT_DATA_SIDEBAND_H       (81),
		.PKT_DATA_SIDEBAND_L       (81),
		.PKT_ADDR_SIDEBAND_H       (80),
		.PKT_ADDR_SIDEBAND_L       (80),
		.PKT_BURST_TYPE_H          (79),
		.PKT_BURST_TYPE_L          (78),
		.PKT_CACHE_H               (93),
		.PKT_CACHE_L               (90),
		.PKT_THREAD_ID_H           (86),
		.PKT_THREAD_ID_L           (86),
		.PKT_BURST_SIZE_H          (77),
		.PKT_BURST_SIZE_L          (75),
		.PKT_TRANS_EXCLUSIVE       (68),
		.PKT_TRANS_LOCK            (67),
		.PKT_BEGIN_BURST           (82),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_BURSTWRAP_H           (74),
		.PKT_BURSTWRAP_L           (74),
		.PKT_BYTE_CNT_H            (73),
		.PKT_BYTE_CNT_L            (69),
		.PKT_ADDR_H                (62),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (63),
		.PKT_TRANS_POSTED          (64),
		.PKT_TRANS_WRITE           (65),
		.PKT_TRANS_READ            (66),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (84),
		.PKT_SRC_ID_L              (84),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (85),
		.ST_DATA_W                 (99),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) dma_write_master_agent (
		.clk                   (pll_outclk0_clk),                                                     //       clk.clk
		.reset                 (usb_dma_reset_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.av_address            (dma_write_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (dma_write_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (dma_write_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (dma_write_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (dma_write_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (dma_write_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (dma_write_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (dma_write_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (dma_write_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (dma_write_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (dma_write_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (dma_write_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (dma_write_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (dma_write_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (dma_write_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (dma_write_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                               //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                             //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                       //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                         //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                               //          .ready
		.av_response           (),                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (98),
		.PKT_ORI_BURST_SIZE_L      (96),
		.PKT_RESPONSE_STATUS_H     (95),
		.PKT_RESPONSE_STATUS_L     (94),
		.PKT_BURST_SIZE_H          (77),
		.PKT_BURST_SIZE_L          (75),
		.PKT_TRANS_LOCK            (67),
		.PKT_BEGIN_BURST           (82),
		.PKT_PROTECTION_H          (89),
		.PKT_PROTECTION_L          (87),
		.PKT_BURSTWRAP_H           (74),
		.PKT_BURSTWRAP_L           (74),
		.PKT_BYTE_CNT_H            (73),
		.PKT_BYTE_CNT_L            (69),
		.PKT_ADDR_H                (62),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (63),
		.PKT_TRANS_POSTED          (64),
		.PKT_TRANS_WRITE           (65),
		.PKT_TRANS_READ            (66),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (84),
		.PKT_SRC_ID_L              (84),
		.PKT_DEST_ID_H             (85),
		.PKT_DEST_ID_L             (85),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (99),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ddr3_avl_0_agent (
		.clk                     (ddr3_afi_clk_clk),                                        //             clk.clk
		.reset                   (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ddr3_avl_0_agent_m0_address),                             //              m0.address
		.m0_burstcount           (ddr3_avl_0_agent_m0_burstcount),                          //                .burstcount
		.m0_byteenable           (ddr3_avl_0_agent_m0_byteenable),                          //                .byteenable
		.m0_debugaccess          (ddr3_avl_0_agent_m0_debugaccess),                         //                .debugaccess
		.m0_lock                 (ddr3_avl_0_agent_m0_lock),                                //                .lock
		.m0_readdata             (ddr3_avl_0_agent_m0_readdata),                            //                .readdata
		.m0_readdatavalid        (ddr3_avl_0_agent_m0_readdatavalid),                       //                .readdatavalid
		.m0_read                 (ddr3_avl_0_agent_m0_read),                                //                .read
		.m0_waitrequest          (ddr3_avl_0_agent_m0_waitrequest),                         //                .waitrequest
		.m0_writedata            (ddr3_avl_0_agent_m0_writedata),                           //                .writedata
		.m0_write                (ddr3_avl_0_agent_m0_write),                               //                .write
		.rp_endofpacket          (ddr3_avl_0_agent_rp_endofpacket),                         //              rp.endofpacket
		.rp_ready                (ddr3_avl_0_agent_rp_ready),                               //                .ready
		.rp_valid                (ddr3_avl_0_agent_rp_valid),                               //                .valid
		.rp_data                 (ddr3_avl_0_agent_rp_data),                                //                .data
		.rp_startofpacket        (ddr3_avl_0_agent_rp_startofpacket),                       //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                       //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                       //                .valid
		.cp_data                 (cmd_mux_src_data),                                        //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                 //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                     //                .channel
		.rf_sink_ready           (ddr3_avl_0_agent_rsp_fifo_out_ready),                     //         rf_sink.ready
		.rf_sink_valid           (ddr3_avl_0_agent_rsp_fifo_out_valid),                     //                .valid
		.rf_sink_startofpacket   (ddr3_avl_0_agent_rsp_fifo_out_startofpacket),             //                .startofpacket
		.rf_sink_endofpacket     (ddr3_avl_0_agent_rsp_fifo_out_endofpacket),               //                .endofpacket
		.rf_sink_data            (ddr3_avl_0_agent_rsp_fifo_out_data),                      //                .data
		.rf_source_ready         (ddr3_avl_0_agent_rf_source_ready),                        //       rf_source.ready
		.rf_source_valid         (ddr3_avl_0_agent_rf_source_valid),                        //                .valid
		.rf_source_startofpacket (ddr3_avl_0_agent_rf_source_startofpacket),                //                .startofpacket
		.rf_source_endofpacket   (ddr3_avl_0_agent_rf_source_endofpacket),                  //                .endofpacket
		.rf_source_data          (ddr3_avl_0_agent_rf_source_data),                         //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (ddr3_avl_0_agent_rdata_fifo_src_ready),                   //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr3_avl_0_agent_rdata_fifo_src_valid),                   //                .valid
		.rdata_fifo_src_data     (ddr3_avl_0_agent_rdata_fifo_src_data),                    //                .data
		.m0_response             (2'b00),                                                   //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                     //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (100),
		.FIFO_DEPTH          (49),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr3_avl_0_agent_rsp_fifo (
		.clk               (ddr3_afi_clk_clk),                                        //       clk.clk
		.reset             (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ddr3_avl_0_agent_rf_source_data),                         //        in.data
		.in_valid          (ddr3_avl_0_agent_rf_source_valid),                        //          .valid
		.in_ready          (ddr3_avl_0_agent_rf_source_ready),                        //          .ready
		.in_startofpacket  (ddr3_avl_0_agent_rf_source_startofpacket),                //          .startofpacket
		.in_endofpacket    (ddr3_avl_0_agent_rf_source_endofpacket),                  //          .endofpacket
		.out_data          (ddr3_avl_0_agent_rsp_fifo_out_data),                      //       out.data
		.out_valid         (ddr3_avl_0_agent_rsp_fifo_out_valid),                     //          .valid
		.out_ready         (ddr3_avl_0_agent_rsp_fifo_out_ready),                     //          .ready
		.out_startofpacket (ddr3_avl_0_agent_rsp_fifo_out_startofpacket),             //          .startofpacket
		.out_endofpacket   (ddr3_avl_0_agent_rsp_fifo_out_endofpacket),               //          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated)
		.csr_read          (1'b0),                                                    // (terminated)
		.csr_write         (1'b0),                                                    // (terminated)
		.csr_readdata      (),                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated)
		.almost_full_data  (),                                                        // (terminated)
		.almost_empty_data (),                                                        // (terminated)
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.in_error          (1'b0),                                                    // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_channel        (1'b0),                                                    // (terminated)
		.out_channel       ()                                                         // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (64),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr3_avl_0_agent_rdata_fifo (
		.clk               (ddr3_afi_clk_clk),                                        //       clk.clk
		.reset             (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ddr3_avl_0_agent_rdata_fifo_src_data),                    //        in.data
		.in_valid          (ddr3_avl_0_agent_rdata_fifo_src_valid),                   //          .valid
		.in_ready          (ddr3_avl_0_agent_rdata_fifo_src_ready),                   //          .ready
		.out_data          (ddr3_avl_0_agent_rdata_fifo_out_data),                    //       out.data
		.out_valid         (ddr3_avl_0_agent_rdata_fifo_out_valid),                   //          .valid
		.out_ready         (ddr3_avl_0_agent_rdata_fifo_out_ready),                   //          .ready
		.csr_address       (2'b00),                                                   // (terminated)
		.csr_read          (1'b0),                                                    // (terminated)
		.csr_write         (1'b0),                                                    // (terminated)
		.csr_readdata      (),                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated)
		.almost_full_data  (),                                                        // (terminated)
		.almost_empty_data (),                                                        // (terminated)
		.in_startofpacket  (1'b0),                                                    // (terminated)
		.in_endofpacket    (1'b0),                                                    // (terminated)
		.out_startofpacket (),                                                        // (terminated)
		.out_endofpacket   (),                                                        // (terminated)
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.in_error          (1'b0),                                                    // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_channel        (1'b0),                                                    // (terminated)
		.out_channel       ()                                                         // (terminated)
	);

	ft232h_avalon_sys_mm_interconnect_1_router router (
		.sink_ready         (usb_dma_read_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (usb_dma_read_master_agent_cp_valid),         //          .valid
		.sink_data          (usb_dma_read_master_agent_cp_data),          //          .data
		.sink_startofpacket (usb_dma_read_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (usb_dma_read_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_outclk0_clk),                            //       clk.clk
		.reset              (usb_dma_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_src_ready),                           //       src.ready
		.src_valid          (router_src_valid),                           //          .valid
		.src_data           (router_src_data),                            //          .data
		.src_channel        (router_src_channel),                         //          .channel
		.src_startofpacket  (router_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                      //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_router router_001 (
		.sink_ready         (dma_write_master_agent_cp_ready),           //      sink.ready
		.sink_valid         (dma_write_master_agent_cp_valid),           //          .valid
		.sink_data          (dma_write_master_agent_cp_data),            //          .data
		.sink_startofpacket (dma_write_master_agent_cp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (dma_write_master_agent_cp_endofpacket),     //          .endofpacket
		.clk                (pll_outclk0_clk),                           //       clk.clk
		.reset              (usb_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                      //       src.ready
		.src_valid          (router_001_src_valid),                      //          .valid
		.src_data           (router_001_src_data),                       //          .data
		.src_channel        (router_001_src_channel),                    //          .channel
		.src_startofpacket  (router_001_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                 //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_router_002 router_002 (
		.sink_ready         (ddr3_avl_0_agent_rp_ready),                               //      sink.ready
		.sink_valid         (ddr3_avl_0_agent_rp_valid),                               //          .valid
		.sink_data          (ddr3_avl_0_agent_rp_data),                                //          .data
		.sink_startofpacket (ddr3_avl_0_agent_rp_startofpacket),                       //          .startofpacket
		.sink_endofpacket   (ddr3_avl_0_agent_rp_endofpacket),                         //          .endofpacket
		.clk                (ddr3_afi_clk_clk),                                        //       clk.clk
		.reset              (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                    //       src.ready
		.src_valid          (router_002_src_valid),                                    //          .valid
		.src_data           (router_002_src_data),                                     //          .data
		.src_channel        (router_002_src_channel),                                  //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                            //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                               //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_cmd_demux cmd_demux (
		.clk                (pll_outclk0_clk),                           //       clk.clk
		.reset              (usb_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                          //      sink.ready
		.sink_channel       (router_src_channel),                        //          .channel
		.sink_data          (router_src_data),                           //          .data
		.sink_startofpacket (router_src_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                    //          .endofpacket
		.sink_valid         (router_src_valid),                          //          .valid
		.src0_ready         (cmd_demux_src0_ready),                      //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                      //          .valid
		.src0_data          (cmd_demux_src0_data),                       //          .data
		.src0_channel       (cmd_demux_src0_channel),                    //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                 //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_cmd_demux cmd_demux_001 (
		.clk                (pll_outclk0_clk),                           //       clk.clk
		.reset              (usb_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                      //      sink.ready
		.sink_channel       (router_001_src_channel),                    //          .channel
		.sink_data          (router_001_src_data),                       //          .data
		.sink_startofpacket (router_001_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_001_src_valid),                      //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                  //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                  //          .valid
		.src0_data          (cmd_demux_001_src0_data),                   //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)             //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_cmd_mux cmd_mux (
		.clk                 (ddr3_afi_clk_clk),                                        //       clk.clk
		.reset               (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                       //       src.ready
		.src_valid           (cmd_mux_src_valid),                                       //          .valid
		.src_data            (cmd_mux_src_data),                                        //          .data
		.src_channel         (cmd_mux_src_channel),                                     //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                               //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                 //          .endofpacket
		.sink0_ready         (crosser_out_ready),                                       //     sink0.ready
		.sink0_valid         (crosser_out_valid),                                       //          .valid
		.sink0_channel       (crosser_out_channel),                                     //          .channel
		.sink0_data          (crosser_out_data),                                        //          .data
		.sink0_startofpacket (crosser_out_startofpacket),                               //          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket),                                 //          .endofpacket
		.sink1_ready         (crosser_001_out_ready),                                   //     sink1.ready
		.sink1_valid         (crosser_001_out_valid),                                   //          .valid
		.sink1_channel       (crosser_001_out_channel),                                 //          .channel
		.sink1_data          (crosser_001_out_data),                                    //          .data
		.sink1_startofpacket (crosser_001_out_startofpacket),                           //          .startofpacket
		.sink1_endofpacket   (crosser_001_out_endofpacket)                              //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_rsp_demux rsp_demux (
		.clk                (ddr3_afi_clk_clk),                                        //       clk.clk
		.reset              (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                                    //      sink.ready
		.sink_channel       (router_002_src_channel),                                  //          .channel
		.sink_data          (router_002_src_data),                                     //          .data
		.sink_startofpacket (router_002_src_startofpacket),                            //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                              //          .endofpacket
		.sink_valid         (router_002_src_valid),                                    //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                    //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                    //          .valid
		.src0_data          (rsp_demux_src0_data),                                     //          .data
		.src0_channel       (rsp_demux_src0_channel),                                  //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                            //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                              //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                    //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                    //          .valid
		.src1_data          (rsp_demux_src1_data),                                     //          .data
		.src1_channel       (rsp_demux_src1_channel),                                  //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                            //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                               //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_rsp_mux rsp_mux (
		.clk                 (pll_outclk0_clk),                           //       clk.clk
		.reset               (usb_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                         //       src.ready
		.src_valid           (rsp_mux_src_valid),                         //          .valid
		.src_data            (rsp_mux_src_data),                          //          .data
		.src_channel         (rsp_mux_src_channel),                       //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (crosser_002_out_ready),                     //     sink0.ready
		.sink0_valid         (crosser_002_out_valid),                     //          .valid
		.sink0_channel       (crosser_002_out_channel),                   //          .channel
		.sink0_data          (crosser_002_out_data),                      //          .data
		.sink0_startofpacket (crosser_002_out_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (crosser_002_out_endofpacket)                //          .endofpacket
	);

	ft232h_avalon_sys_mm_interconnect_1_rsp_mux rsp_mux_001 (
		.clk                 (pll_outclk0_clk),                           //       clk.clk
		.reset               (usb_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                     //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                     //          .valid
		.src_data            (rsp_mux_001_src_data),                      //          .data
		.src_channel         (rsp_mux_001_src_channel),                   //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),               //          .endofpacket
		.sink0_ready         (crosser_003_out_ready),                     //     sink0.ready
		.sink0_valid         (crosser_003_out_valid),                     //          .valid
		.sink0_channel       (crosser_003_out_channel),                   //          .channel
		.sink0_data          (crosser_003_out_data),                      //          .data
		.sink0_startofpacket (crosser_003_out_startofpacket),             //          .startofpacket
		.sink0_endofpacket   (crosser_003_out_endofpacket)                //          .endofpacket
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (99),
		.BITS_PER_SYMBOL     (99),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser (
		.in_clk            (pll_outclk0_clk),                                         //        in_clk.clk
		.in_reset          (usb_dma_reset_reset_bridge_in_reset_reset),               //  in_clk_reset.reset
		.out_clk           (ddr3_afi_clk_clk),                                        //       out_clk.clk
		.out_reset         (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (cmd_demux_src0_ready),                                    //            in.ready
		.in_valid          (cmd_demux_src0_valid),                                    //              .valid
		.in_startofpacket  (cmd_demux_src0_startofpacket),                            //              .startofpacket
		.in_endofpacket    (cmd_demux_src0_endofpacket),                              //              .endofpacket
		.in_channel        (cmd_demux_src0_channel),                                  //              .channel
		.in_data           (cmd_demux_src0_data),                                     //              .data
		.out_ready         (crosser_out_ready),                                       //           out.ready
		.out_valid         (crosser_out_valid),                                       //              .valid
		.out_startofpacket (crosser_out_startofpacket),                               //              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                 //              .endofpacket
		.out_channel       (crosser_out_channel),                                     //              .channel
		.out_data          (crosser_out_data),                                        //              .data
		.in_empty          (1'b0),                                                    //   (terminated)
		.in_error          (1'b0),                                                    //   (terminated)
		.out_empty         (),                                                        //   (terminated)
		.out_error         ()                                                         //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (99),
		.BITS_PER_SYMBOL     (99),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_001 (
		.in_clk            (pll_outclk0_clk),                                         //        in_clk.clk
		.in_reset          (usb_dma_reset_reset_bridge_in_reset_reset),               //  in_clk_reset.reset
		.out_clk           (ddr3_afi_clk_clk),                                        //       out_clk.clk
		.out_reset         (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (cmd_demux_001_src0_ready),                                //            in.ready
		.in_valid          (cmd_demux_001_src0_valid),                                //              .valid
		.in_startofpacket  (cmd_demux_001_src0_startofpacket),                        //              .startofpacket
		.in_endofpacket    (cmd_demux_001_src0_endofpacket),                          //              .endofpacket
		.in_channel        (cmd_demux_001_src0_channel),                              //              .channel
		.in_data           (cmd_demux_001_src0_data),                                 //              .data
		.out_ready         (crosser_001_out_ready),                                   //           out.ready
		.out_valid         (crosser_001_out_valid),                                   //              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                           //              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                             //              .endofpacket
		.out_channel       (crosser_001_out_channel),                                 //              .channel
		.out_data          (crosser_001_out_data),                                    //              .data
		.in_empty          (1'b0),                                                    //   (terminated)
		.in_error          (1'b0),                                                    //   (terminated)
		.out_empty         (),                                                        //   (terminated)
		.out_error         ()                                                         //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (99),
		.BITS_PER_SYMBOL     (99),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_002 (
		.in_clk            (ddr3_afi_clk_clk),                                        //        in_clk.clk
		.in_reset          (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_outclk0_clk),                                         //       out_clk.clk
		.out_reset         (usb_dma_reset_reset_bridge_in_reset_reset),               // out_clk_reset.reset
		.in_ready          (rsp_demux_src0_ready),                                    //            in.ready
		.in_valid          (rsp_demux_src0_valid),                                    //              .valid
		.in_startofpacket  (rsp_demux_src0_startofpacket),                            //              .startofpacket
		.in_endofpacket    (rsp_demux_src0_endofpacket),                              //              .endofpacket
		.in_channel        (rsp_demux_src0_channel),                                  //              .channel
		.in_data           (rsp_demux_src0_data),                                     //              .data
		.out_ready         (crosser_002_out_ready),                                   //           out.ready
		.out_valid         (crosser_002_out_valid),                                   //              .valid
		.out_startofpacket (crosser_002_out_startofpacket),                           //              .startofpacket
		.out_endofpacket   (crosser_002_out_endofpacket),                             //              .endofpacket
		.out_channel       (crosser_002_out_channel),                                 //              .channel
		.out_data          (crosser_002_out_data),                                    //              .data
		.in_empty          (1'b0),                                                    //   (terminated)
		.in_error          (1'b0),                                                    //   (terminated)
		.out_empty         (),                                                        //   (terminated)
		.out_error         ()                                                         //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (99),
		.BITS_PER_SYMBOL     (99),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_003 (
		.in_clk            (ddr3_afi_clk_clk),                                        //        in_clk.clk
		.in_reset          (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (pll_outclk0_clk),                                         //       out_clk.clk
		.out_reset         (usb_dma_reset_reset_bridge_in_reset_reset),               // out_clk_reset.reset
		.in_ready          (rsp_demux_src1_ready),                                    //            in.ready
		.in_valid          (rsp_demux_src1_valid),                                    //              .valid
		.in_startofpacket  (rsp_demux_src1_startofpacket),                            //              .startofpacket
		.in_endofpacket    (rsp_demux_src1_endofpacket),                              //              .endofpacket
		.in_channel        (rsp_demux_src1_channel),                                  //              .channel
		.in_data           (rsp_demux_src1_data),                                     //              .data
		.out_ready         (crosser_003_out_ready),                                   //           out.ready
		.out_valid         (crosser_003_out_valid),                                   //              .valid
		.out_startofpacket (crosser_003_out_startofpacket),                           //              .startofpacket
		.out_endofpacket   (crosser_003_out_endofpacket),                             //              .endofpacket
		.out_channel       (crosser_003_out_channel),                                 //              .channel
		.out_data          (crosser_003_out_data),                                    //              .data
		.in_empty          (1'b0),                                                    //   (terminated)
		.in_error          (1'b0),                                                    //   (terminated)
		.out_empty         (),                                                        //   (terminated)
		.out_error         ()                                                         //   (terminated)
	);

	ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (ddr3_afi_clk_clk),                                        // in_clk_0.clk
		.in_rst_0_reset (ddr3_avl_0_translator_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ddr3_avl_0_agent_rdata_fifo_out_data),                    //     in_0.data
		.in_0_valid     (ddr3_avl_0_agent_rdata_fifo_out_valid),                   //         .valid
		.in_0_ready     (ddr3_avl_0_agent_rdata_fifo_out_ready),                   //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                            //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                           //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                           //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                            //         .error
	);

endmodule
