xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_7,../../../../project_micro.gen/sources_1/bd/RegFileIP/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v,
RegFileIP_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_0/sim/RegFileIP_blk_mem_gen_0_0.v,
RegFileIP_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/RegFileIP/ip/RegFileIP_blk_mem_gen_0_1/sim/RegFileIP_blk_mem_gen_0_1.v,
RegFileIP.v,verilog,xil_defaultlib,../../../bd/RegFileIP/sim/RegFileIP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
