/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov 17 16:58:08 2009
 *                 MD5 Checksum         c5a869a181cd53ce96d34b0e7ab357f3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AVLINK_INTR2_H__
#define BCHP_AVLINK_INTR2_H__

/***************************************************************************
 *AVLINK_INTR2 - AVLINK INTR CTRL2 Registers
 ***************************************************************************/
#define BCHP_AVLINK_INTR2_CPU_STATUS             0x0048a600 /* CPU interrupt Status Register */
#define BCHP_AVLINK_INTR2_CPU_SET                0x0048a604 /* CPU interrupt Set Register */
#define BCHP_AVLINK_INTR2_CPU_CLEAR              0x0048a608 /* CPU interrupt Clear Register */
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS        0x0048a60c /* CPU interrupt Mask Status Register */
#define BCHP_AVLINK_INTR2_CPU_MASK_SET           0x0048a610 /* CPU interrupt Mask Set Register */
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR         0x0048a614 /* CPU interrupt Mask Clear Register */
#define BCHP_AVLINK_INTR2_PCI_STATUS             0x0048a618 /* PCI interrupt Status Register */
#define BCHP_AVLINK_INTR2_PCI_SET                0x0048a61c /* PCI interrupt Set Register */
#define BCHP_AVLINK_INTR2_PCI_CLEAR              0x0048a620 /* PCI interrupt Clear Register */
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS        0x0048a624 /* PCI interrupt Mask Status Register */
#define BCHP_AVLINK_INTR2_PCI_MASK_SET           0x0048a628 /* PCI interrupt Mask Set Register */
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR         0x0048a62c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* AVLINK_INTR2 :: CPU_STATUS :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_CPU_STATUS_reserved0_MASK                0xfffffff0
#define BCHP_AVLINK_INTR2_CPU_STATUS_reserved0_SHIFT               4

/* AVLINK_INTR2 :: CPU_STATUS :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_CPU_STATUS_AVLINK_WAKEUP_INTR_MASK       0x00000008
#define BCHP_AVLINK_INTR2_CPU_STATUS_AVLINK_WAKEUP_INTR_SHIFT      3

/* AVLINK_INTR2 :: CPU_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_CPU_STATUS_GR_BRIDGE_INTR_MASK           0x00000004
#define BCHP_AVLINK_INTR2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT          2

/* AVLINK_INTR2 :: CPU_STATUS :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_CPU_STATUS_AVLINK_NMI_INTR_MASK          0x00000002
#define BCHP_AVLINK_INTR2_CPU_STATUS_AVLINK_NMI_INTR_SHIFT         1

/* AVLINK_INTR2 :: CPU_STATUS :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_CPU_STATUS_AVLINK_INTR_MASK              0x00000001
#define BCHP_AVLINK_INTR2_CPU_STATUS_AVLINK_INTR_SHIFT             0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* AVLINK_INTR2 :: CPU_SET :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_CPU_SET_reserved0_MASK                   0xfffffff0
#define BCHP_AVLINK_INTR2_CPU_SET_reserved0_SHIFT                  4

/* AVLINK_INTR2 :: CPU_SET :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_CPU_SET_AVLINK_WAKEUP_INTR_MASK          0x00000008
#define BCHP_AVLINK_INTR2_CPU_SET_AVLINK_WAKEUP_INTR_SHIFT         3

/* AVLINK_INTR2 :: CPU_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_CPU_SET_GR_BRIDGE_INTR_MASK              0x00000004
#define BCHP_AVLINK_INTR2_CPU_SET_GR_BRIDGE_INTR_SHIFT             2

/* AVLINK_INTR2 :: CPU_SET :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_CPU_SET_AVLINK_NMI_INTR_MASK             0x00000002
#define BCHP_AVLINK_INTR2_CPU_SET_AVLINK_NMI_INTR_SHIFT            1

/* AVLINK_INTR2 :: CPU_SET :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_CPU_SET_AVLINK_INTR_MASK                 0x00000001
#define BCHP_AVLINK_INTR2_CPU_SET_AVLINK_INTR_SHIFT                0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* AVLINK_INTR2 :: CPU_CLEAR :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_CPU_CLEAR_reserved0_MASK                 0xfffffff0
#define BCHP_AVLINK_INTR2_CPU_CLEAR_reserved0_SHIFT                4

/* AVLINK_INTR2 :: CPU_CLEAR :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_CPU_CLEAR_AVLINK_WAKEUP_INTR_MASK        0x00000008
#define BCHP_AVLINK_INTR2_CPU_CLEAR_AVLINK_WAKEUP_INTR_SHIFT       3

/* AVLINK_INTR2 :: CPU_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_CPU_CLEAR_GR_BRIDGE_INTR_MASK            0x00000004
#define BCHP_AVLINK_INTR2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT           2

/* AVLINK_INTR2 :: CPU_CLEAR :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_CPU_CLEAR_AVLINK_NMI_INTR_MASK           0x00000002
#define BCHP_AVLINK_INTR2_CPU_CLEAR_AVLINK_NMI_INTR_SHIFT          1

/* AVLINK_INTR2 :: CPU_CLEAR :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_CPU_CLEAR_AVLINK_INTR_MASK               0x00000001
#define BCHP_AVLINK_INTR2_CPU_CLEAR_AVLINK_INTR_SHIFT              0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* AVLINK_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_reserved0_MASK           0xfffffff0
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_reserved0_SHIFT          4

/* AVLINK_INTR2 :: CPU_MASK_STATUS :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_AVLINK_WAKEUP_INTR_MASK  0x00000008
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_AVLINK_WAKEUP_INTR_SHIFT 3

/* AVLINK_INTR2 :: CPU_MASK_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_GR_BRIDGE_INTR_MASK      0x00000004
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_GR_BRIDGE_INTR_SHIFT     2

/* AVLINK_INTR2 :: CPU_MASK_STATUS :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_AVLINK_NMI_INTR_MASK     0x00000002
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_AVLINK_NMI_INTR_SHIFT    1

/* AVLINK_INTR2 :: CPU_MASK_STATUS :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_AVLINK_INTR_MASK         0x00000001
#define BCHP_AVLINK_INTR2_CPU_MASK_STATUS_AVLINK_INTR_SHIFT        0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* AVLINK_INTR2 :: CPU_MASK_SET :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_reserved0_MASK              0xfffffff0
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_reserved0_SHIFT             4

/* AVLINK_INTR2 :: CPU_MASK_SET :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_AVLINK_WAKEUP_INTR_MASK     0x00000008
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_AVLINK_WAKEUP_INTR_SHIFT    3

/* AVLINK_INTR2 :: CPU_MASK_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_GR_BRIDGE_INTR_MASK         0x00000004
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_GR_BRIDGE_INTR_SHIFT        2

/* AVLINK_INTR2 :: CPU_MASK_SET :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_AVLINK_NMI_INTR_MASK        0x00000002
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_AVLINK_NMI_INTR_SHIFT       1

/* AVLINK_INTR2 :: CPU_MASK_SET :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_AVLINK_INTR_MASK            0x00000001
#define BCHP_AVLINK_INTR2_CPU_MASK_SET_AVLINK_INTR_SHIFT           0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* AVLINK_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_reserved0_MASK            0xfffffff0
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT           4

/* AVLINK_INTR2 :: CPU_MASK_CLEAR :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_AVLINK_WAKEUP_INTR_MASK   0x00000008
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_AVLINK_WAKEUP_INTR_SHIFT  3

/* AVLINK_INTR2 :: CPU_MASK_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_GR_BRIDGE_INTR_MASK       0x00000004
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_GR_BRIDGE_INTR_SHIFT      2

/* AVLINK_INTR2 :: CPU_MASK_CLEAR :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_AVLINK_NMI_INTR_MASK      0x00000002
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_AVLINK_NMI_INTR_SHIFT     1

/* AVLINK_INTR2 :: CPU_MASK_CLEAR :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_AVLINK_INTR_MASK          0x00000001
#define BCHP_AVLINK_INTR2_CPU_MASK_CLEAR_AVLINK_INTR_SHIFT         0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* AVLINK_INTR2 :: PCI_STATUS :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_PCI_STATUS_reserved0_MASK                0xfffffff0
#define BCHP_AVLINK_INTR2_PCI_STATUS_reserved0_SHIFT               4

/* AVLINK_INTR2 :: PCI_STATUS :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_PCI_STATUS_AVLINK_WAKEUP_INTR_MASK       0x00000008
#define BCHP_AVLINK_INTR2_PCI_STATUS_AVLINK_WAKEUP_INTR_SHIFT      3

/* AVLINK_INTR2 :: PCI_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_PCI_STATUS_GR_BRIDGE_INTR_MASK           0x00000004
#define BCHP_AVLINK_INTR2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT          2

/* AVLINK_INTR2 :: PCI_STATUS :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_PCI_STATUS_AVLINK_NMI_INTR_MASK          0x00000002
#define BCHP_AVLINK_INTR2_PCI_STATUS_AVLINK_NMI_INTR_SHIFT         1

/* AVLINK_INTR2 :: PCI_STATUS :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_PCI_STATUS_AVLINK_INTR_MASK              0x00000001
#define BCHP_AVLINK_INTR2_PCI_STATUS_AVLINK_INTR_SHIFT             0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* AVLINK_INTR2 :: PCI_SET :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_PCI_SET_reserved0_MASK                   0xfffffff0
#define BCHP_AVLINK_INTR2_PCI_SET_reserved0_SHIFT                  4

/* AVLINK_INTR2 :: PCI_SET :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_PCI_SET_AVLINK_WAKEUP_INTR_MASK          0x00000008
#define BCHP_AVLINK_INTR2_PCI_SET_AVLINK_WAKEUP_INTR_SHIFT         3

/* AVLINK_INTR2 :: PCI_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_PCI_SET_GR_BRIDGE_INTR_MASK              0x00000004
#define BCHP_AVLINK_INTR2_PCI_SET_GR_BRIDGE_INTR_SHIFT             2

/* AVLINK_INTR2 :: PCI_SET :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_PCI_SET_AVLINK_NMI_INTR_MASK             0x00000002
#define BCHP_AVLINK_INTR2_PCI_SET_AVLINK_NMI_INTR_SHIFT            1

/* AVLINK_INTR2 :: PCI_SET :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_PCI_SET_AVLINK_INTR_MASK                 0x00000001
#define BCHP_AVLINK_INTR2_PCI_SET_AVLINK_INTR_SHIFT                0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* AVLINK_INTR2 :: PCI_CLEAR :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_PCI_CLEAR_reserved0_MASK                 0xfffffff0
#define BCHP_AVLINK_INTR2_PCI_CLEAR_reserved0_SHIFT                4

/* AVLINK_INTR2 :: PCI_CLEAR :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_PCI_CLEAR_AVLINK_WAKEUP_INTR_MASK        0x00000008
#define BCHP_AVLINK_INTR2_PCI_CLEAR_AVLINK_WAKEUP_INTR_SHIFT       3

/* AVLINK_INTR2 :: PCI_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_PCI_CLEAR_GR_BRIDGE_INTR_MASK            0x00000004
#define BCHP_AVLINK_INTR2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT           2

/* AVLINK_INTR2 :: PCI_CLEAR :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_PCI_CLEAR_AVLINK_NMI_INTR_MASK           0x00000002
#define BCHP_AVLINK_INTR2_PCI_CLEAR_AVLINK_NMI_INTR_SHIFT          1

/* AVLINK_INTR2 :: PCI_CLEAR :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_PCI_CLEAR_AVLINK_INTR_MASK               0x00000001
#define BCHP_AVLINK_INTR2_PCI_CLEAR_AVLINK_INTR_SHIFT              0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* AVLINK_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_reserved0_MASK           0xfffffff0
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_reserved0_SHIFT          4

/* AVLINK_INTR2 :: PCI_MASK_STATUS :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_AVLINK_WAKEUP_INTR_MASK  0x00000008
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_AVLINK_WAKEUP_INTR_SHIFT 3

/* AVLINK_INTR2 :: PCI_MASK_STATUS :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_GR_BRIDGE_INTR_MASK      0x00000004
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_GR_BRIDGE_INTR_SHIFT     2

/* AVLINK_INTR2 :: PCI_MASK_STATUS :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_AVLINK_NMI_INTR_MASK     0x00000002
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_AVLINK_NMI_INTR_SHIFT    1

/* AVLINK_INTR2 :: PCI_MASK_STATUS :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_AVLINK_INTR_MASK         0x00000001
#define BCHP_AVLINK_INTR2_PCI_MASK_STATUS_AVLINK_INTR_SHIFT        0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* AVLINK_INTR2 :: PCI_MASK_SET :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_reserved0_MASK              0xfffffff0
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_reserved0_SHIFT             4

/* AVLINK_INTR2 :: PCI_MASK_SET :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_AVLINK_WAKEUP_INTR_MASK     0x00000008
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_AVLINK_WAKEUP_INTR_SHIFT    3

/* AVLINK_INTR2 :: PCI_MASK_SET :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_GR_BRIDGE_INTR_MASK         0x00000004
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_GR_BRIDGE_INTR_SHIFT        2

/* AVLINK_INTR2 :: PCI_MASK_SET :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_AVLINK_NMI_INTR_MASK        0x00000002
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_AVLINK_NMI_INTR_SHIFT       1

/* AVLINK_INTR2 :: PCI_MASK_SET :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_AVLINK_INTR_MASK            0x00000001
#define BCHP_AVLINK_INTR2_PCI_MASK_SET_AVLINK_INTR_SHIFT           0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* AVLINK_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_reserved0_MASK            0xfffffff0
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT           4

/* AVLINK_INTR2 :: PCI_MASK_CLEAR :: AVLINK_WAKEUP_INTR [03:03] */
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_AVLINK_WAKEUP_INTR_MASK   0x00000008
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_AVLINK_WAKEUP_INTR_SHIFT  3

/* AVLINK_INTR2 :: PCI_MASK_CLEAR :: GR_BRIDGE_INTR [02:02] */
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_GR_BRIDGE_INTR_MASK       0x00000004
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_GR_BRIDGE_INTR_SHIFT      2

/* AVLINK_INTR2 :: PCI_MASK_CLEAR :: AVLINK_NMI_INTR [01:01] */
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_AVLINK_NMI_INTR_MASK      0x00000002
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_AVLINK_NMI_INTR_SHIFT     1

/* AVLINK_INTR2 :: PCI_MASK_CLEAR :: AVLINK_INTR [00:00] */
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_AVLINK_INTR_MASK          0x00000001
#define BCHP_AVLINK_INTR2_PCI_MASK_CLEAR_AVLINK_INTR_SHIFT         0

#endif /* #ifndef BCHP_AVLINK_INTR2_H__ */

/* End of File */
