{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564596772858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564596772859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 20:12:52 2019 " "Processing started: Wed Jul 31 20:12:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564596772859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1564596772859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off trx -c trx " "Command: quartus_eda --read_settings_files=off --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1564596772859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_85c_slow.vho /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_85c_slow.vho in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596775134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_0c_slow.vho /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_0c_slow.vho in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596776285 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_min_1200mv_0c_fast.vho /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx_min_1200mv_0c_fast.vho in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596777446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx.vho /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx.vho in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596778607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_85c_vhd_slow.sdo /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_85c_vhd_slow.sdo in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596779421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_0c_vhd_slow.sdo /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_0c_vhd_slow.sdo in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596780233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_min_1200mv_0c_vhd_fast.sdo /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx_min_1200mv_0c_vhd_fast.sdo in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596781038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_vhd.sdo /media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/ simulation " "Generated file trx_vhd.sdo in folder \"/media/d/2858caf4-89ff-4acc-a535-ad6d23be0307/home/d/devel/dspsdr/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564596781849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1367 " "Peak virtual memory: 1367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564596782021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 20:13:02 2019 " "Processing ended: Wed Jul 31 20:13:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564596782021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564596782021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564596782021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1564596782021 ""}
