ARM GAS  /tmp/cctjNNif.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NMI_Handler:
  24              	.LFB69:
  25              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /**
   2:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   3:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   4:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   6:Core/Src/stm32f1xx_it.c ****   *
   7:Core/Src/stm32f1xx_it.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Core/Src/stm32f1xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Core/Src/stm32f1xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Core/Src/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Core/Src/stm32f1xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Core/Src/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Core/Src/stm32f1xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Core/Src/stm32f1xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Core/Src/stm32f1xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Core/Src/stm32f1xx_it.c ****   *      without specific prior written permission.
  19:Core/Src/stm32f1xx_it.c ****   *
  20:Core/Src/stm32f1xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Core/Src/stm32f1xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Core/Src/stm32f1xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Core/Src/stm32f1xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Core/Src/stm32f1xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Core/Src/stm32f1xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Core/Src/stm32f1xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Core/Src/stm32f1xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Core/Src/stm32f1xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Core/Src/stm32f1xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Core/Src/stm32f1xx_it.c ****   *
  31:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  32:Core/Src/stm32f1xx_it.c ****   */
  33:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
ARM GAS  /tmp/cctjNNif.s 			page 2


  34:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_hal.h"
  35:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx.h"
  36:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  37:Core/Src/stm32f1xx_it.c **** #include "cmsis_os.h"
  38:Core/Src/stm32f1xx_it.c **** 
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim1;
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  48:Core/Src/stm32f1xx_it.c **** /*            Cortex-M3 Processor Interruption and Exception Handlers         */ 
  49:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /**
  52:Core/Src/stm32f1xx_it.c **** * @brief This function handles Non maskable interrupt.
  53:Core/Src/stm32f1xx_it.c **** */
  54:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  55:Core/Src/stm32f1xx_it.c **** {
  26              		.loc 1 55 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 7047     		bx	lr
  32              		.cfi_endproc
  33              	.LFE69:
  35              		.section	.text.HardFault_Handler,"ax",%progbits
  36              		.align	1
  37              		.global	HardFault_Handler
  38              		.syntax unified
  39              		.thumb
  40              		.thumb_func
  41              		.fpu softvfp
  43              	HardFault_Handler:
  44              	.LFB70:
  56:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  59:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  60:Core/Src/stm32f1xx_it.c **** 
  61:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  62:Core/Src/stm32f1xx_it.c **** }
  63:Core/Src/stm32f1xx_it.c **** 
  64:Core/Src/stm32f1xx_it.c **** /**
  65:Core/Src/stm32f1xx_it.c **** * @brief This function handles Hard fault interrupt.
  66:Core/Src/stm32f1xx_it.c **** */
  67:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  68:Core/Src/stm32f1xx_it.c **** {
  45              		.loc 1 68 0
  46              		.cfi_startproc
  47              		@ Volatile: function does not return.
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cctjNNif.s 			page 3


  50              		@ link register save eliminated.
  51              	.L3:
  52 0000 FEE7     		b	.L3
  53              		.cfi_endproc
  54              	.LFE70:
  56              		.section	.text.MemManage_Handler,"ax",%progbits
  57              		.align	1
  58              		.global	MemManage_Handler
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  62              		.fpu softvfp
  64              	MemManage_Handler:
  65              	.LFB71:
  69:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  70:Core/Src/stm32f1xx_it.c **** 
  71:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  72:Core/Src/stm32f1xx_it.c ****   while (1)
  73:Core/Src/stm32f1xx_it.c ****   {
  74:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  75:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c ****   }
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
  78:Core/Src/stm32f1xx_it.c **** 
  79:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
  80:Core/Src/stm32f1xx_it.c **** }
  81:Core/Src/stm32f1xx_it.c **** 
  82:Core/Src/stm32f1xx_it.c **** /**
  83:Core/Src/stm32f1xx_it.c **** * @brief This function handles Memory management fault.
  84:Core/Src/stm32f1xx_it.c **** */
  85:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
  86:Core/Src/stm32f1xx_it.c **** {
  66              		.loc 1 86 0
  67              		.cfi_startproc
  68              		@ Volatile: function does not return.
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  72              	.L5:
  73 0000 FEE7     		b	.L5
  74              		.cfi_endproc
  75              	.LFE71:
  77              		.section	.text.BusFault_Handler,"ax",%progbits
  78              		.align	1
  79              		.global	BusFault_Handler
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  83              		.fpu softvfp
  85              	BusFault_Handler:
  86              	.LFB72:
  87:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  88:Core/Src/stm32f1xx_it.c **** 
  89:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
  90:Core/Src/stm32f1xx_it.c ****   while (1)
  91:Core/Src/stm32f1xx_it.c ****   {
  92:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
ARM GAS  /tmp/cctjNNif.s 			page 4


  93:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****   }
  95:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  96:Core/Src/stm32f1xx_it.c **** 
  97:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 1 */
  98:Core/Src/stm32f1xx_it.c **** }
  99:Core/Src/stm32f1xx_it.c **** 
 100:Core/Src/stm32f1xx_it.c **** /**
 101:Core/Src/stm32f1xx_it.c **** * @brief This function handles Prefetch fault, memory access fault.
 102:Core/Src/stm32f1xx_it.c **** */
 103:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 104:Core/Src/stm32f1xx_it.c **** {
  87              		.loc 1 104 0
  88              		.cfi_startproc
  89              		@ Volatile: function does not return.
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
  93              	.L7:
  94 0000 FEE7     		b	.L7
  95              		.cfi_endproc
  96              	.LFE72:
  98              		.section	.text.UsageFault_Handler,"ax",%progbits
  99              		.align	1
 100              		.global	UsageFault_Handler
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu softvfp
 106              	UsageFault_Handler:
 107              	.LFB73:
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c **** 
 107:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 108:Core/Src/stm32f1xx_it.c ****   while (1)
 109:Core/Src/stm32f1xx_it.c ****   {
 110:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 112:Core/Src/stm32f1xx_it.c ****   }
 113:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 1 */
 114:Core/Src/stm32f1xx_it.c **** 
 115:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 1 */
 116:Core/Src/stm32f1xx_it.c **** }
 117:Core/Src/stm32f1xx_it.c **** 
 118:Core/Src/stm32f1xx_it.c **** /**
 119:Core/Src/stm32f1xx_it.c **** * @brief This function handles Undefined instruction or illegal state.
 120:Core/Src/stm32f1xx_it.c **** */
 121:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 122:Core/Src/stm32f1xx_it.c **** {
 108              		.loc 1 122 0
 109              		.cfi_startproc
 110              		@ Volatile: function does not return.
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113              		@ link register save eliminated.
 114              	.L9:
 115 0000 FEE7     		b	.L9
ARM GAS  /tmp/cctjNNif.s 			page 5


 116              		.cfi_endproc
 117              	.LFE73:
 119              		.section	.text.DebugMon_Handler,"ax",%progbits
 120              		.align	1
 121              		.global	DebugMon_Handler
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu softvfp
 127              	DebugMon_Handler:
 128              	.LFB74:
 123:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c **** 
 125:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****   while (1)
 127:Core/Src/stm32f1xx_it.c ****   {
 128:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 129:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 130:Core/Src/stm32f1xx_it.c ****   }
 131:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 1 */
 132:Core/Src/stm32f1xx_it.c **** 
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 1 */
 134:Core/Src/stm32f1xx_it.c **** }
 135:Core/Src/stm32f1xx_it.c **** 
 136:Core/Src/stm32f1xx_it.c **** /**
 137:Core/Src/stm32f1xx_it.c **** * @brief This function handles Debug monitor.
 138:Core/Src/stm32f1xx_it.c **** */
 139:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 140:Core/Src/stm32f1xx_it.c **** {
 129              		.loc 1 140 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134 0000 7047     		bx	lr
 135              		.cfi_endproc
 136              	.LFE74:
 138              		.section	.text.SysTick_Handler,"ax",%progbits
 139              		.align	1
 140              		.global	SysTick_Handler
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu softvfp
 146              	SysTick_Handler:
 147              	.LFB75:
 141:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 142:Core/Src/stm32f1xx_it.c **** 
 143:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 144:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 145:Core/Src/stm32f1xx_it.c **** 
 146:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 147:Core/Src/stm32f1xx_it.c **** }
 148:Core/Src/stm32f1xx_it.c **** 
 149:Core/Src/stm32f1xx_it.c **** /**
 150:Core/Src/stm32f1xx_it.c **** * @brief This function handles System tick timer.
 151:Core/Src/stm32f1xx_it.c **** */
ARM GAS  /tmp/cctjNNif.s 			page 6


 152:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 153:Core/Src/stm32f1xx_it.c **** {
 148              		.loc 1 153 0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		.loc 1 153 0
 153 0000 08B5     		push	{r3, lr}
 154              	.LCFI0:
 155              		.cfi_def_cfa_offset 8
 156              		.cfi_offset 3, -8
 157              		.cfi_offset 14, -4
 154:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 157:Core/Src/stm32f1xx_it.c ****   osSystickHandler();
 158              		.loc 1 157 0
 159 0002 FFF7FEFF 		bl	osSystickHandler
 160              	.LVL0:
 161 0006 08BD     		pop	{r3, pc}
 162              		.cfi_endproc
 163              	.LFE75:
 165              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 166              		.align	1
 167              		.global	TIM1_UP_IRQHandler
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 171              		.fpu softvfp
 173              	TIM1_UP_IRQHandler:
 174              	.LFB76:
 158:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 159:Core/Src/stm32f1xx_it.c **** 
 160:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 161:Core/Src/stm32f1xx_it.c **** }
 162:Core/Src/stm32f1xx_it.c **** 
 163:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 164:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 165:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 166:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 167:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 168:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 169:Core/Src/stm32f1xx_it.c **** 
 170:Core/Src/stm32f1xx_it.c **** /**
 171:Core/Src/stm32f1xx_it.c **** * @brief This function handles TIM1 update interrupt.
 172:Core/Src/stm32f1xx_it.c **** */
 173:Core/Src/stm32f1xx_it.c **** void TIM1_UP_IRQHandler(void)
 174:Core/Src/stm32f1xx_it.c **** {
 175              		.loc 1 174 0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179 0000 08B5     		push	{r3, lr}
 180              	.LCFI1:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 3, -8
 183              		.cfi_offset 14, -4
ARM GAS  /tmp/cctjNNif.s 			page 7


 175:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 0 */
 176:Core/Src/stm32f1xx_it.c **** 
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 0 */
 178:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 184              		.loc 1 178 0
 185 0002 0248     		ldr	r0, .L15
 186 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 187              	.LVL1:
 188 0008 08BD     		pop	{r3, pc}
 189              	.L16:
 190 000a 00BF     		.align	2
 191              	.L15:
 192 000c 00000000 		.word	htim1
 193              		.cfi_endproc
 194              	.LFE76:
 196              		.text
 197              	.Letext0:
 198              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 199              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 200              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 201              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 202              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 203              		.file 7 "/usr/include/newlib/sys/lock.h"
 204              		.file 8 "/usr/include/newlib/sys/_types.h"
 205              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 206              		.file 10 "/usr/include/newlib/sys/reent.h"
 207              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 208              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 209              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 210              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
ARM GAS  /tmp/cctjNNif.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/cctjNNif.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/cctjNNif.s:23     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cctjNNif.s:36     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cctjNNif.s:43     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cctjNNif.s:57     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cctjNNif.s:64     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cctjNNif.s:78     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cctjNNif.s:85     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cctjNNif.s:99     .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cctjNNif.s:106    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cctjNNif.s:120    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cctjNNif.s:127    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cctjNNif.s:139    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cctjNNif.s:146    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cctjNNif.s:166    .text.TIM1_UP_IRQHandler:0000000000000000 $t
     /tmp/cctjNNif.s:173    .text.TIM1_UP_IRQHandler:0000000000000000 TIM1_UP_IRQHandler
     /tmp/cctjNNif.s:192    .text.TIM1_UP_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
osSystickHandler
HAL_TIM_IRQHandler
htim1
