<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AXI DMA library: DMACtrl Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AXI DMA library
   </div>
   <div id="projectbrief">C++ library for AXI DMA with direct and scatter-gather support</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classDMACtrl-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">DMACtrl Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>AXI DMA controller.  
 <a href="classDMACtrl.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dmactrl_8h_source.html">dmactrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a497a7ab398193d2c15715cad97ac2e40"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40">Channel</a> { <a class="el" href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40accf2186084818371a28bd0ccd0939918">MM2S</a>
, <a class="el" href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40ab3f425a4bf865b9c49040ec73c976969">S2MM</a>
, <a class="el" href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40a6a0e30c516606572b046e65afb55f897">UNKNOWN</a>
 }</td></tr>
<tr class="memdesc:a497a7ab398193d2c15715cad97ac2e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel.  <a href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40">More...</a><br /></td></tr>
<tr class="separator:a497a7ab398193d2c15715cad97ac2e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a08bdcc846352e339ab3f6dc4aef82c52"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a08bdcc846352e339ab3f6dc4aef82c52">DMACtrl</a> (uint32_t baseaddr)</td></tr>
<tr class="memdesc:a08bdcc846352e339ab3f6dc4aef82c52"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classDMACtrl.html" title="AXI DMA controller.">DMACtrl</a> constructor.  <a href="classDMACtrl.html#a08bdcc846352e339ab3f6dc4aef82c52">More...</a><br /></td></tr>
<tr class="separator:a08bdcc846352e339ab3f6dc4aef82c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41cd1c1283b95127bfc1a87c99861893"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a41cd1c1283b95127bfc1a87c99861893">~DMACtrl</a> (void)</td></tr>
<tr class="memdesc:a41cd1c1283b95127bfc1a87c99861893"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classDMACtrl.html" title="AXI DMA controller.">DMACtrl</a> destructor.  <a href="classDMACtrl.html#a41cd1c1283b95127bfc1a87c99861893">More...</a><br /></td></tr>
<tr class="separator:a41cd1c1283b95127bfc1a87c99861893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2974e1ad83e82694c140008d04f636c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#af2974e1ad83e82694c140008d04f636c">setChannel</a> (<a class="el" href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40">DMACtrl::Channel</a> ch)</td></tr>
<tr class="memdesc:af2974e1ad83e82694c140008d04f636c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set transfer channel.  <a href="classDMACtrl.html#af2974e1ad83e82694c140008d04f636c">More...</a><br /></td></tr>
<tr class="separator:af2974e1ad83e82694c140008d04f636c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae97595849c650a624f82138c217b0ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#aae97595849c650a624f82138c217b0ed">setRegister</a> (uint8_t offset, uint32_t value)</td></tr>
<tr class="memdesc:aae97595849c650a624f82138c217b0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set register of DMA controller with value.  <a href="classDMACtrl.html#aae97595849c650a624f82138c217b0ed">More...</a><br /></td></tr>
<tr class="separator:aae97595849c650a624f82138c217b0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930052994f6b5a9722d1674caa63c472"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a930052994f6b5a9722d1674caa63c472">getRegister</a> (uint8_t offset)</td></tr>
<tr class="memdesc:a930052994f6b5a9722d1674caa63c472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register value of DMA controller.  <a href="classDMACtrl.html#a930052994f6b5a9722d1674caa63c472">More...</a><br /></td></tr>
<tr class="separator:a930052994f6b5a9722d1674caa63c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a3a70683af7699dcaf752584f26f30"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a69a3a70683af7699dcaf752584f26f30">halt</a> (void)</td></tr>
<tr class="memdesc:a69a3a70683af7699dcaf752584f26f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt AXI DMA controller.  <a href="classDMACtrl.html#a69a3a70683af7699dcaf752584f26f30">More...</a><br /></td></tr>
<tr class="separator:a69a3a70683af7699dcaf752584f26f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a505a3f3a1a7cad613bcf8a3bf3a2e8b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a505a3f3a1a7cad613bcf8a3bf3a2e8b6">reset</a> (void)</td></tr>
<tr class="memdesc:a505a3f3a1a7cad613bcf8a3bf3a2e8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset AXI DMA controller.  <a href="classDMACtrl.html#a505a3f3a1a7cad613bcf8a3bf3a2e8b6">More...</a><br /></td></tr>
<tr class="separator:a505a3f3a1a7cad613bcf8a3bf3a2e8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb82112b955085c10f14510c005cb57"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a1eb82112b955085c10f14510c005cb57">run</a> (void)</td></tr>
<tr class="memdesc:a1eb82112b955085c10f14510c005cb57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start DMA transfer.  <a href="classDMACtrl.html#a1eb82112b955085c10f14510c005cb57">More...</a><br /></td></tr>
<tr class="separator:a1eb82112b955085c10f14510c005cb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc413078d314a849d377310b4b9198a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a7fc413078d314a849d377310b4b9198a">isIdle</a> (void)</td></tr>
<tr class="memdesc:a7fc413078d314a849d377310b4b9198a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get idle status of DMA channel (DMASR register)  <a href="classDMACtrl.html#a7fc413078d314a849d377310b4b9198a">More...</a><br /></td></tr>
<tr class="separator:a7fc413078d314a849d377310b4b9198a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6692f7b8ff3462e29129187da3be9de2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a6692f7b8ff3462e29129187da3be9de2">isRunning</a> (void)</td></tr>
<tr class="memdesc:a6692f7b8ff3462e29129187da3be9de2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get running state of DMA channel (DMASR register)  <a href="classDMACtrl.html#a6692f7b8ff3462e29129187da3be9de2">More...</a><br /></td></tr>
<tr class="separator:a6692f7b8ff3462e29129187da3be9de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bbd07911ee10c438b59e1eac6a64d9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#ad5bbd07911ee10c438b59e1eac6a64d9">isSG</a> (void)</td></tr>
<tr class="memdesc:ad5bbd07911ee10c438b59e1eac6a64d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get scatter-gather engine included for DMA channel (DMASR register)  <a href="classDMACtrl.html#ad5bbd07911ee10c438b59e1eac6a64d9">More...</a><br /></td></tr>
<tr class="separator:ad5bbd07911ee10c438b59e1eac6a64d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1010fc4c809b5de5a88c011a59cf6606"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a1010fc4c809b5de5a88c011a59cf6606">getStatus</a> (void)</td></tr>
<tr class="memdesc:a1010fc4c809b5de5a88c011a59cf6606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print status of DMA channel (DMASR register)  <a href="classDMACtrl.html#a1010fc4c809b5de5a88c011a59cf6606">More...</a><br /></td></tr>
<tr class="separator:a1010fc4c809b5de5a88c011a59cf6606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eca232f1887701bc1c70d90d87a4b28"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a9eca232f1887701bc1c70d90d87a4b28">IRQioc</a> (void)</td></tr>
<tr class="memdesc:a9eca232f1887701bc1c70d90d87a4b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get IRQioc (IRQ I/O completed) status of DMA channel (DMASR register)  <a href="classDMACtrl.html#a9eca232f1887701bc1c70d90d87a4b28">More...</a><br /></td></tr>
<tr class="separator:a9eca232f1887701bc1c70d90d87a4b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcabeb0a1f11ffbd348c8259fc569a29"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#adcabeb0a1f11ffbd348c8259fc569a29">clearIRQioc</a> (void)</td></tr>
<tr class="memdesc:adcabeb0a1f11ffbd348c8259fc569a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear IRQioc (IRQ I/O completed) status of DMA channel (DMASR register)  <a href="classDMACtrl.html#adcabeb0a1f11ffbd348c8259fc569a29">More...</a><br /></td></tr>
<tr class="separator:adcabeb0a1f11ffbd348c8259fc569a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa681a1c3a9df5e5375c105a7f80fe2ef"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#aa681a1c3a9df5e5375c105a7f80fe2ef">rx</a> (uint32_t timeout=0)</td></tr>
<tr class="memdesc:aa681a1c3a9df5e5375c105a7f80fe2ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a DMA S2MM data transfer.  <a href="classDMACtrl.html#aa681a1c3a9df5e5375c105a7f80fe2ef">More...</a><br /></td></tr>
<tr class="separator:aa681a1c3a9df5e5375c105a7f80fe2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb30c969677bbfe0f3b71bee54bd5585"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#afb30c969677bbfe0f3b71bee54bd5585">initDirect</a> (uint32_t blocksize, uint32_t addr)</td></tr>
<tr class="memdesc:afb30c969677bbfe0f3b71bee54bd5585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize DMA channel in direct mode.  <a href="classDMACtrl.html#afb30c969677bbfe0f3b71bee54bd5585">More...</a><br /></td></tr>
<tr class="separator:afb30c969677bbfe0f3b71bee54bd5585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81cf072466b6066a5649a8757b7e9dbd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a81cf072466b6066a5649a8757b7e9dbd">initSG</a> (uint32_t baseaddr, uint8_t n, uint32_t blocksize, uint32_t tgtaddr)</td></tr>
<tr class="memdesc:a81cf072466b6066a5649a8757b7e9dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize DMA channel in scatter-gather mode.  <a href="classDMACtrl.html#a81cf072466b6066a5649a8757b7e9dbd">More...</a><br /></td></tr>
<tr class="separator:a81cf072466b6066a5649a8757b7e9dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdde9213f74c201ff297e069c4c5a5b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#acdde9213f74c201ff297e069c4c5a5b3">incSGDescTable</a> (uint8_t index)</td></tr>
<tr class="memdesc:acdde9213f74c201ff297e069c4c5a5b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment with packet size a buffer address of block descriptor.  <a href="classDMACtrl.html#acdde9213f74c201ff297e069c4c5a5b3">More...</a><br /></td></tr>
<tr class="separator:acdde9213f74c201ff297e069c4c5a5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3240729522859095fb4ada5d1ec55814"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a3240729522859095fb4ada5d1ec55814">dumpSGDescTable</a> (void)</td></tr>
<tr class="memdesc:a3240729522859095fb4ada5d1ec55814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print block descriptor table.  <a href="classDMACtrl.html#a3240729522859095fb4ada5d1ec55814">More...</a><br /></td></tr>
<tr class="separator:a3240729522859095fb4ada5d1ec55814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63fedc60103aa7a23e573be3ae6ac780"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a63fedc60103aa7a23e573be3ae6ac780">dumpSGDescAllStatus</a> (void)</td></tr>
<tr class="memdesc:a63fedc60103aa7a23e573be3ae6ac780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print block descriptors status register.  <a href="classDMACtrl.html#a63fedc60103aa7a23e573be3ae6ac780">More...</a><br /></td></tr>
<tr class="separator:a63fedc60103aa7a23e573be3ae6ac780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c0d8d342db59323a1f1f7557bbebc3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a06c0d8d342db59323a1f1f7557bbebc3">clearSGDescAllStatus</a> (void)</td></tr>
<tr class="memdesc:a06c0d8d342db59323a1f1f7557bbebc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear status register of all block descriptors.  <a href="classDMACtrl.html#a06c0d8d342db59323a1f1f7557bbebc3">More...</a><br /></td></tr>
<tr class="separator:a06c0d8d342db59323a1f1f7557bbebc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfefffd53a55ec4591adbead3d216bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#aabfefffd53a55ec4591adbead3d216bd">getSGDescBufferAddress</a> (uint8_t desc)</td></tr>
<tr class="memdesc:aabfefffd53a55ec4591adbead3d216bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get buffer address of block descriptor.  <a href="classDMACtrl.html#aabfefffd53a55ec4591adbead3d216bd">More...</a><br /></td></tr>
<tr class="separator:aabfefffd53a55ec4591adbead3d216bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405422153a52496067fa438ebf090b92"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a405422153a52496067fa438ebf090b92">getBlockOffset</a> (void)</td></tr>
<tr class="memdesc:a405422153a52496067fa438ebf090b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA transfer buffer address.  <a href="classDMACtrl.html#a405422153a52496067fa438ebf090b92">More...</a><br /></td></tr>
<tr class="separator:a405422153a52496067fa438ebf090b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7f71afe1c85becf795a58008164f51"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDMACtrl.html#a4e7f71afe1c85becf795a58008164f51">getBlockSize</a> (void)</td></tr>
<tr class="memdesc:a4e7f71afe1c85becf795a58008164f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA transfer buffer size.  <a href="classDMACtrl.html#a4e7f71afe1c85becf795a58008164f51">More...</a><br /></td></tr>
<tr class="separator:a4e7f71afe1c85becf795a58008164f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >AXI DMA controller. </p>
<p >Manage AXI DMA controller providing methods for status control (halt, run, reset) and data transfer from/to FPGA </p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a497a7ab398193d2c15715cad97ac2e40" name="a497a7ab398193d2c15715cad97ac2e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497a7ab398193d2c15715cad97ac2e40">&#9670;&nbsp;</a></span>Channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40">DMACtrl::Channel</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a497a7ab398193d2c15715cad97ac2e40accf2186084818371a28bd0ccd0939918" name="a497a7ab398193d2c15715cad97ac2e40accf2186084818371a28bd0ccd0939918"></a>MM2S&#160;</td><td class="fielddoc"><p >Memory Mapped to Stream (PS -&gt; PL) </p>
</td></tr>
<tr><td class="fieldname"><a id="a497a7ab398193d2c15715cad97ac2e40ab3f425a4bf865b9c49040ec73c976969" name="a497a7ab398193d2c15715cad97ac2e40ab3f425a4bf865b9c49040ec73c976969"></a>S2MM&#160;</td><td class="fielddoc"><p >Stream to Memory Mapped (PL -&gt; PS) </p>
</td></tr>
<tr><td class="fieldname"><a id="a497a7ab398193d2c15715cad97ac2e40a6a0e30c516606572b046e65afb55f897" name="a497a7ab398193d2c15715cad97ac2e40a6a0e30c516606572b046e65afb55f897"></a>UNKNOWN&#160;</td><td class="fielddoc"><p >default value before initialization </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a08bdcc846352e339ab3f6dc4aef82c52" name="a08bdcc846352e339ab3f6dc4aef82c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08bdcc846352e339ab3f6dc4aef82c52">&#9670;&nbsp;</a></span>DMACtrl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMACtrl::DMACtrl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseaddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classDMACtrl.html" title="AXI DMA controller.">DMACtrl</a> constructor. </p>
<p >Create a memory mapped area for AXI DMA device</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseaddr</td><td>AXI DMA base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a41cd1c1283b95127bfc1a87c99861893" name="a41cd1c1283b95127bfc1a87c99861893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41cd1c1283b95127bfc1a87c99861893">&#9670;&nbsp;</a></span>~DMACtrl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMACtrl::~DMACtrl </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classDMACtrl.html" title="AXI DMA controller.">DMACtrl</a> destructor. </p>
<p >Unmap memory mapped area for AXI DMA device </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="adcabeb0a1f11ffbd348c8259fc569a29" name="adcabeb0a1f11ffbd348c8259fc569a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcabeb0a1f11ffbd348c8259fc569a29">&#9670;&nbsp;</a></span>clearIRQioc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::clearIRQioc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear IRQioc (IRQ I/O completed) status of DMA channel (DMASR register) </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a06c0d8d342db59323a1f1f7557bbebc3" name="a06c0d8d342db59323a1f1f7557bbebc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c0d8d342db59323a1f1f7557bbebc3">&#9670;&nbsp;</a></span>clearSGDescAllStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::clearSGDescAllStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear status register of all block descriptors. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel in scatter-gather mode is not initialized</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This method must be used when cyclic mode is not enabled </dd></dl>

</div>
</div>
<a id="a63fedc60103aa7a23e573be3ae6ac780" name="a63fedc60103aa7a23e573be3ae6ac780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63fedc60103aa7a23e573be3ae6ac780">&#9670;&nbsp;</a></span>dumpSGDescAllStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::dumpSGDescAllStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print block descriptors status register. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel in scatter-gather mode is not initialized </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3240729522859095fb4ada5d1ec55814" name="a3240729522859095fb4ada5d1ec55814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3240729522859095fb4ada5d1ec55814">&#9670;&nbsp;</a></span>dumpSGDescTable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::dumpSGDescTable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print block descriptor table. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel in scatter-gather mode is not initialized </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a405422153a52496067fa438ebf090b92" name="a405422153a52496067fa438ebf090b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405422153a52496067fa438ebf090b92">&#9670;&nbsp;</a></span>getBlockOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMACtrl::getBlockOffset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get DMA transfer buffer address. </p>
<dl class="section return"><dt>Returns</dt><dd>buffer address</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This method can be used after a S2MM DMA transfer </dd></dl>

</div>
</div>
<a id="a4e7f71afe1c85becf795a58008164f51" name="a4e7f71afe1c85becf795a58008164f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7f71afe1c85becf795a58008164f51">&#9670;&nbsp;</a></span>getBlockSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMACtrl::getBlockSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get DMA transfer buffer size. </p>
<dl class="section return"><dt>Returns</dt><dd>buffer size</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This method can be used after a S2MM DMA transfer </dd></dl>

</div>
</div>
<a id="a930052994f6b5a9722d1674caa63c472" name="a930052994f6b5a9722d1674caa63c472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930052994f6b5a9722d1674caa63c472">&#9670;&nbsp;</a></span>getRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMACtrl::getRegister </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get register value of DMA controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offset</td><td>address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aabfefffd53a55ec4591adbead3d216bd" name="aabfefffd53a55ec4591adbead3d216bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabfefffd53a55ec4591adbead3d216bd">&#9670;&nbsp;</a></span>getSGDescBufferAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMACtrl::getSGDescBufferAddress </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>desc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get buffer address of block descriptor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">desc</td><td>block descriptor index </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>buffer address</dd></dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel in scatter-gather mode is not initialized </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1010fc4c809b5de5a88c011a59cf6606" name="a1010fc4c809b5de5a88c011a59cf6606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1010fc4c809b5de5a88c011a59cf6606">&#9670;&nbsp;</a></span>getStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::getStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print status of DMA channel (DMASR register) </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a69a3a70683af7699dcaf752584f26f30" name="a69a3a70683af7699dcaf752584f26f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a3a70683af7699dcaf752584f26f30">&#9670;&nbsp;</a></span>halt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::halt </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Halt AXI DMA controller. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acdde9213f74c201ff297e069c4c5a5b3" name="acdde9213f74c201ff297e069c4c5a5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdde9213f74c201ff297e069c4c5a5b3">&#9670;&nbsp;</a></span>incSGDescTable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::incSGDescTable </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>desc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Increment with packet size a buffer address of block descriptor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">desc</td><td>block descriptor index</td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel in scatter-gather mode is not initialized </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afb30c969677bbfe0f3b71bee54bd5585" name="afb30c969677bbfe0f3b71bee54bd5585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb30c969677bbfe0f3b71bee54bd5585">&#9670;&nbsp;</a></span>initDirect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::initDirect </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>blocksize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize DMA channel in direct mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">blocksize</td><td>size of DMA transfer (packet size) </td></tr>
    <tr><td class="paramname">addr</td><td>PS source/destination address for DMA transfer</td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not configured for direct mode </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a81cf072466b6066a5649a8757b7e9dbd" name="a81cf072466b6066a5649a8757b7e9dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81cf072466b6066a5649a8757b7e9dbd">&#9670;&nbsp;</a></span>initSG()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::initSG </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>blocksize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tgtaddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize DMA channel in scatter-gather mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseaddr</td><td>BRAM/RAM memory address dedicated to block descriptors </td></tr>
    <tr><td class="paramname">n</td><td>number of block descriptors to initialize </td></tr>
    <tr><td class="paramname">blocksize</td><td>size of DMA transfer (packet size) </td></tr>
    <tr><td class="paramname">tgtaddr</td><td>PS source/destination address for DMA transfer</td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not configured for scatter gather mode </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9eca232f1887701bc1c70d90d87a4b28" name="a9eca232f1887701bc1c70d90d87a4b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eca232f1887701bc1c70d90d87a4b28">&#9670;&nbsp;</a></span>IRQioc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DMACtrl::IRQioc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get IRQioc (IRQ I/O completed) status of DMA channel (DMASR register) </p>
<dl class="section return"><dt>Returns</dt><dd>true: IRQioc is triggered </dd>
<dd>
false: IRQioc is not triggered</dd></dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7fc413078d314a849d377310b4b9198a" name="a7fc413078d314a849d377310b4b9198a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc413078d314a849d377310b4b9198a">&#9670;&nbsp;</a></span>isIdle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DMACtrl::isIdle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get idle status of DMA channel (DMASR register) </p>
<dl class="section return"><dt>Returns</dt><dd>true: DMA is idle </dd>
<dd>
false: DMA is not idle</dd></dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>After a successful DMA transfer idle flag reports end of transfer </dd></dl>

</div>
</div>
<a id="a6692f7b8ff3462e29129187da3be9de2" name="a6692f7b8ff3462e29129187da3be9de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6692f7b8ff3462e29129187da3be9de2">&#9670;&nbsp;</a></span>isRunning()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DMACtrl::isRunning </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get running state of DMA channel (DMASR register) </p>
<dl class="section return"><dt>Returns</dt><dd>true: DMA is running </dd>
<dd>
false: DMA is not running</dd></dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad5bbd07911ee10c438b59e1eac6a64d9" name="ad5bbd07911ee10c438b59e1eac6a64d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5bbd07911ee10c438b59e1eac6a64d9">&#9670;&nbsp;</a></span>isSG()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DMACtrl::isSG </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get scatter-gather engine included for DMA channel (DMASR register) </p>
<dl class="section return"><dt>Returns</dt><dd>true: scatter-gather engine is included </dd>
<dd>
false: scatter-gather engine is not included (direct mode)</dd></dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a505a3f3a1a7cad613bcf8a3bf3a2e8b6" name="a505a3f3a1a7cad613bcf8a3bf3a2e8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a505a3f3a1a7cad613bcf8a3bf3a2e8b6">&#9670;&nbsp;</a></span>reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset AXI DMA controller. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">runtime_error</td><td>if DMA channel is not set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1eb82112b955085c10f14510c005cb57" name="a1eb82112b955085c10f14510c005cb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb82112b955085c10f14510c005cb57">&#9670;&nbsp;</a></span>run()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::run </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start DMA transfer. </p>
<ul>
<li>in scatter-gather mode start DMA controller and set TAILDESC register</li>
<li>in direct mode start DMA controller and set LENGTH register </li>
</ul>

</div>
</div>
<a id="aa681a1c3a9df5e5375c105a7f80fe2ef" name="aa681a1c3a9df5e5375c105a7f80fe2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa681a1c3a9df5e5375c105a7f80fe2ef">&#9670;&nbsp;</a></span>rx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DMACtrl::rx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em> = <code>0</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start a DMA S2MM data transfer. </p>
<p >DMA mode (direct or scatter-gather) is checked and related method is invoked. In case of long wait time during scatter-gather transfer (when timeout is not specified) the transfer is switched from buffer (all descriptors) to single block descriptor.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">timeout</td><td>timeout value (us) for non-blocking call (0: infinite)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true: data transfer completed </dd>
<dd>
false: timeout expired </dd></dl>

</div>
</div>
<a id="af2974e1ad83e82694c140008d04f636c" name="af2974e1ad83e82694c140008d04f636c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2974e1ad83e82694c140008d04f636c">&#9670;&nbsp;</a></span>setChannel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::setChannel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDMACtrl.html#a497a7ab398193d2c15715cad97ac2e40">DMACtrl::Channel</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set transfer channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>channel </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aae97595849c650a624f82138c217b0ed" name="aae97595849c650a624f82138c217b0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae97595849c650a624f82138c217b0ed">&#9670;&nbsp;</a></span>setRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMACtrl::setRegister </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set register of DMA controller with value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offset</td><td>address </td></tr>
    <tr><td class="paramname">value</td><td>value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/<a class="el" href="dmactrl_8h_source.html">dmactrl.h</a></li>
<li>src/dmactrl.cpp</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
