 ## serial:0.tx
set_property LOC E14 [get_ports serial_tx]
set_property IOSTANDARD LVCMOS33 [get_ports serial_tx]
 ## serial:0.rx
set_property LOC E13 [get_ports serial_rx]
set_property IOSTANDARD LVCMOS33 [get_ports serial_rx]
 ## clk50:0
set_property LOC J19 [get_ports clk50]
set_property IOSTANDARD LVCMOS33 [get_ports clk50]
 ## ddram:0.a
set_property LOC U6 [get_ports ddram_a[0]]
set_property SLEW FAST [get_ports ddram_a[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[0]]
 ## ddram:0.a
set_property LOC V4 [get_ports ddram_a[1]]
set_property SLEW FAST [get_ports ddram_a[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[1]]
 ## ddram:0.a
set_property LOC W5 [get_ports ddram_a[2]]
set_property SLEW FAST [get_ports ddram_a[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[2]]
 ## ddram:0.a
set_property LOC V5 [get_ports ddram_a[3]]
set_property SLEW FAST [get_ports ddram_a[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[3]]
 ## ddram:0.a
set_property LOC AA1 [get_ports ddram_a[4]]
set_property SLEW FAST [get_ports ddram_a[4]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[4]]
 ## ddram:0.a
set_property LOC Y2 [get_ports ddram_a[5]]
set_property SLEW FAST [get_ports ddram_a[5]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[5]]
 ## ddram:0.a
set_property LOC AB1 [get_ports ddram_a[6]]
set_property SLEW FAST [get_ports ddram_a[6]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[6]]
 ## ddram:0.a
set_property LOC AB3 [get_ports ddram_a[7]]
set_property SLEW FAST [get_ports ddram_a[7]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[7]]
 ## ddram:0.a
set_property LOC AB2 [get_ports ddram_a[8]]
set_property SLEW FAST [get_ports ddram_a[8]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[8]]
 ## ddram:0.a
set_property LOC Y3 [get_ports ddram_a[9]]
set_property SLEW FAST [get_ports ddram_a[9]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[9]]
 ## ddram:0.a
set_property LOC W6 [get_ports ddram_a[10]]
set_property SLEW FAST [get_ports ddram_a[10]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[10]]
 ## ddram:0.a
set_property LOC Y1 [get_ports ddram_a[11]]
set_property SLEW FAST [get_ports ddram_a[11]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[11]]
 ## ddram:0.a
set_property LOC V2 [get_ports ddram_a[12]]
set_property SLEW FAST [get_ports ddram_a[12]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[12]]
 ## ddram:0.a
set_property LOC AA3 [get_ports ddram_a[13]]
set_property SLEW FAST [get_ports ddram_a[13]]
set_property IOSTANDARD SSTL15 [get_ports ddram_a[13]]
 ## ddram:0.ba
set_property LOC U5 [get_ports ddram_ba[0]]
set_property SLEW FAST [get_ports ddram_ba[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[0]]
 ## ddram:0.ba
set_property LOC W4 [get_ports ddram_ba[1]]
set_property SLEW FAST [get_ports ddram_ba[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[1]]
 ## ddram:0.ba
set_property LOC V7 [get_ports ddram_ba[2]]
set_property SLEW FAST [get_ports ddram_ba[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_ba[2]]
 ## ddram:0.ras_n
set_property LOC Y9 [get_ports ddram_ras_n]
set_property SLEW FAST [get_ports ddram_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_ras_n]
 ## ddram:0.cas_n
set_property LOC Y7 [get_ports ddram_cas_n]
set_property SLEW FAST [get_ports ddram_cas_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_cas_n]
 ## ddram:0.we_n
set_property LOC V8 [get_ports ddram_we_n]
set_property SLEW FAST [get_ports ddram_we_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_we_n]
 ## ddram:0.dm
set_property LOC G1 [get_ports ddram_dm[0]]
set_property SLEW FAST [get_ports ddram_dm[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[0]]
 ## ddram:0.dm
set_property LOC H4 [get_ports ddram_dm[1]]
set_property SLEW FAST [get_ports ddram_dm[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[1]]
 ## ddram:0.dm
set_property LOC M5 [get_ports ddram_dm[2]]
set_property SLEW FAST [get_ports ddram_dm[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[2]]
 ## ddram:0.dm
set_property LOC L3 [get_ports ddram_dm[3]]
set_property SLEW FAST [get_ports ddram_dm[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dm[3]]
 ## ddram:0.dq
set_property LOC C2 [get_ports ddram_dq[0]]
set_property SLEW FAST [get_ports ddram_dq[0]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[0]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[0]]
 ## ddram:0.dq
set_property LOC F1 [get_ports ddram_dq[1]]
set_property SLEW FAST [get_ports ddram_dq[1]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[1]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[1]]
 ## ddram:0.dq
set_property LOC B1 [get_ports ddram_dq[2]]
set_property SLEW FAST [get_ports ddram_dq[2]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[2]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[2]]
 ## ddram:0.dq
set_property LOC F3 [get_ports ddram_dq[3]]
set_property SLEW FAST [get_ports ddram_dq[3]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[3]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[3]]
 ## ddram:0.dq
set_property LOC A1 [get_ports ddram_dq[4]]
set_property SLEW FAST [get_ports ddram_dq[4]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[4]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[4]]
 ## ddram:0.dq
set_property LOC D2 [get_ports ddram_dq[5]]
set_property SLEW FAST [get_ports ddram_dq[5]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[5]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[5]]
 ## ddram:0.dq
set_property LOC B2 [get_ports ddram_dq[6]]
set_property SLEW FAST [get_ports ddram_dq[6]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[6]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[6]]
 ## ddram:0.dq
set_property LOC E2 [get_ports ddram_dq[7]]
set_property SLEW FAST [get_ports ddram_dq[7]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[7]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[7]]
 ## ddram:0.dq
set_property LOC J5 [get_ports ddram_dq[8]]
set_property SLEW FAST [get_ports ddram_dq[8]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[8]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[8]]
 ## ddram:0.dq
set_property LOC H3 [get_ports ddram_dq[9]]
set_property SLEW FAST [get_ports ddram_dq[9]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[9]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[9]]
 ## ddram:0.dq
set_property LOC K1 [get_ports ddram_dq[10]]
set_property SLEW FAST [get_ports ddram_dq[10]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[10]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[10]]
 ## ddram:0.dq
set_property LOC H2 [get_ports ddram_dq[11]]
set_property SLEW FAST [get_ports ddram_dq[11]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[11]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[11]]
 ## ddram:0.dq
set_property LOC J1 [get_ports ddram_dq[12]]
set_property SLEW FAST [get_ports ddram_dq[12]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[12]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[12]]
 ## ddram:0.dq
set_property LOC G2 [get_ports ddram_dq[13]]
set_property SLEW FAST [get_ports ddram_dq[13]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[13]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[13]]
 ## ddram:0.dq
set_property LOC H5 [get_ports ddram_dq[14]]
set_property SLEW FAST [get_ports ddram_dq[14]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[14]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[14]]
 ## ddram:0.dq
set_property LOC G3 [get_ports ddram_dq[15]]
set_property SLEW FAST [get_ports ddram_dq[15]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[15]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[15]]
 ## ddram:0.dq
set_property LOC N2 [get_ports ddram_dq[16]]
set_property SLEW FAST [get_ports ddram_dq[16]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[16]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[16]]
 ## ddram:0.dq
set_property LOC M6 [get_ports ddram_dq[17]]
set_property SLEW FAST [get_ports ddram_dq[17]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[17]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[17]]
 ## ddram:0.dq
set_property LOC P1 [get_ports ddram_dq[18]]
set_property SLEW FAST [get_ports ddram_dq[18]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[18]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[18]]
 ## ddram:0.dq
set_property LOC N5 [get_ports ddram_dq[19]]
set_property SLEW FAST [get_ports ddram_dq[19]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[19]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[19]]
 ## ddram:0.dq
set_property LOC P2 [get_ports ddram_dq[20]]
set_property SLEW FAST [get_ports ddram_dq[20]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[20]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[20]]
 ## ddram:0.dq
set_property LOC N4 [get_ports ddram_dq[21]]
set_property SLEW FAST [get_ports ddram_dq[21]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[21]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[21]]
 ## ddram:0.dq
set_property LOC R1 [get_ports ddram_dq[22]]
set_property SLEW FAST [get_ports ddram_dq[22]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[22]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[22]]
 ## ddram:0.dq
set_property LOC P6 [get_ports ddram_dq[23]]
set_property SLEW FAST [get_ports ddram_dq[23]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[23]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[23]]
 ## ddram:0.dq
set_property LOC K3 [get_ports ddram_dq[24]]
set_property SLEW FAST [get_ports ddram_dq[24]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[24]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[24]]
 ## ddram:0.dq
set_property LOC M2 [get_ports ddram_dq[25]]
set_property SLEW FAST [get_ports ddram_dq[25]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[25]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[25]]
 ## ddram:0.dq
set_property LOC K4 [get_ports ddram_dq[26]]
set_property SLEW FAST [get_ports ddram_dq[26]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[26]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[26]]
 ## ddram:0.dq
set_property LOC M3 [get_ports ddram_dq[27]]
set_property SLEW FAST [get_ports ddram_dq[27]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[27]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[27]]
 ## ddram:0.dq
set_property LOC J6 [get_ports ddram_dq[28]]
set_property SLEW FAST [get_ports ddram_dq[28]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[28]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[28]]
 ## ddram:0.dq
set_property LOC L5 [get_ports ddram_dq[29]]
set_property SLEW FAST [get_ports ddram_dq[29]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[29]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[29]]
 ## ddram:0.dq
set_property LOC J4 [get_ports ddram_dq[30]]
set_property SLEW FAST [get_ports ddram_dq[30]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[30]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[30]]
 ## ddram:0.dq
set_property LOC K6 [get_ports ddram_dq[31]]
set_property SLEW FAST [get_ports ddram_dq[31]]
set_property IOSTANDARD SSTL15 [get_ports ddram_dq[31]]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports ddram_dq[31]]
 ## ddram:0.dqs_p
set_property LOC E1 [get_ports ddram_dqs_p[0]]
set_property SLEW FAST [get_ports ddram_dqs_p[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[0]]
 ## ddram:0.dqs_p
set_property LOC K2 [get_ports ddram_dqs_p[1]]
set_property SLEW FAST [get_ports ddram_dqs_p[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[1]]
 ## ddram:0.dqs_p
set_property LOC P5 [get_ports ddram_dqs_p[2]]
set_property SLEW FAST [get_ports ddram_dqs_p[2]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[2]]
 ## ddram:0.dqs_p
set_property LOC M1 [get_ports ddram_dqs_p[3]]
set_property SLEW FAST [get_ports ddram_dqs_p[3]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_p[3]]
 ## ddram:0.dqs_n
set_property LOC D1 [get_ports ddram_dqs_n[0]]
set_property SLEW FAST [get_ports ddram_dqs_n[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[0]]
 ## ddram:0.dqs_n
set_property LOC J2 [get_ports ddram_dqs_n[1]]
set_property SLEW FAST [get_ports ddram_dqs_n[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[1]]
 ## ddram:0.dqs_n
set_property LOC P4 [get_ports ddram_dqs_n[2]]
set_property SLEW FAST [get_ports ddram_dqs_n[2]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[2]]
 ## ddram:0.dqs_n
set_property LOC L1 [get_ports ddram_dqs_n[3]]
set_property SLEW FAST [get_ports ddram_dqs_n[3]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_dqs_n[3]]
 ## ddram:0.clk_p
set_property LOC R3 [get_ports ddram_clk_p]
set_property SLEW FAST [get_ports ddram_clk_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_clk_p]
 ## ddram:0.clk_n
set_property LOC R2 [get_ports ddram_clk_n]
set_property SLEW FAST [get_ports ddram_clk_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports ddram_clk_n]
 ## ddram:0.cke
set_property LOC Y8 [get_ports ddram_cke]
set_property SLEW FAST [get_ports ddram_cke]
set_property IOSTANDARD SSTL15 [get_ports ddram_cke]
 ## ddram:0.odt
set_property LOC W9 [get_ports ddram_odt]
set_property SLEW FAST [get_ports ddram_odt]
set_property IOSTANDARD SSTL15 [get_ports ddram_odt]
 ## ddram:0.reset_n
set_property LOC AB5 [get_ports ddram_reset_n]
set_property SLEW FAST [get_ports ddram_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports ddram_reset_n]
 ## ddram:0.cs_n
set_property LOC V9 [get_ports ddram_cs_n]
set_property SLEW FAST [get_ports ddram_cs_n]
set_property IOSTANDARD SSTL15 [get_ports ddram_cs_n]
 ## fpga_led0:0
set_property LOC M21 [get_ports fpga_led00]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_led00]
 ## fpga_led1:0
set_property LOC N20 [get_ports fpga_led10]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_led10]
 ## hdmi_in:0.clk_p
set_property LOC L19 [get_ports hdmi_in0_clk_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_clk_p]
 ## hdmi_in:0.clk_n
set_property LOC L20 [get_ports hdmi_in0_clk_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_clk_n]
 ## hdmi_in:0.data0_p
set_property LOC K21 [get_ports hdmi_in0_data0_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_data0_p]
 ## hdmi_in:0.data0_n
set_property LOC K22 [get_ports hdmi_in0_data0_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_data0_n]
 ## hdmi_in:0.data1_p
set_property LOC J20 [get_ports hdmi_in0_data1_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_data1_p]
 ## hdmi_in:0.data1_n
set_property LOC J21 [get_ports hdmi_in0_data1_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_data1_n]
 ## hdmi_in:0.data2_p
set_property LOC J22 [get_ports hdmi_in0_data2_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_data2_p]
 ## hdmi_in:0.data2_n
set_property LOC H22 [get_ports hdmi_in0_data2_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in0_data2_n]
 ## hdmi_in:0.scl
set_property LOC T18 [get_ports hdmi_in0_scl]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in0_scl]
 ## hdmi_in:0.sda
set_property LOC V18 [get_ports hdmi_in0_sda]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in0_sda]
 ## hdmi_in:0.hpd_notif
set_property LOC U17 [get_ports hdmi_in0_hpd_notif]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in0_hpd_notif]
 ## hdmi_out:0.clk_p
set_property LOC W19 [get_ports hdmi_out0_clk_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_clk_p]
 ## hdmi_out:0.clk_n
set_property LOC W20 [get_ports hdmi_out0_clk_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_clk_n]
 ## hdmi_out:0.data0_p
set_property LOC W21 [get_ports hdmi_out0_data0_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_data0_p]
 ## hdmi_out:0.data0_n
set_property LOC W22 [get_ports hdmi_out0_data0_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_data0_n]
 ## hdmi_out:0.data1_p
set_property LOC U20 [get_ports hdmi_out0_data1_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_data1_p]
 ## hdmi_out:0.data1_n
set_property LOC V20 [get_ports hdmi_out0_data1_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_data1_n]
 ## hdmi_out:0.data2_p
set_property LOC T21 [get_ports hdmi_out0_data2_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_data2_p]
 ## hdmi_out:0.data2_n
set_property LOC U21 [get_ports hdmi_out0_data2_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_out0_data2_n]
 ## hdmi_sda_over_up:0
set_property LOC G20 [get_ports hdmi_sda_over_up]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_sda_over_up]
 ## hdmi_sda_over_dn:0
set_property LOC F20 [get_ports hdmi_sda_over_dn]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_sda_over_dn]
 ## hdmi_in:1.clk_p
set_property LOC Y18 [get_ports hdmi_in1_clk_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_clk_p]
 ## hdmi_in:1.clk_n
set_property LOC Y19 [get_ports hdmi_in1_clk_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_clk_n]
 ## hdmi_in:1.data0_p
set_property LOC AA18 [get_ports hdmi_in1_data0_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_data0_p]
 ## hdmi_in:1.data0_n
set_property LOC AB18 [get_ports hdmi_in1_data0_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_data0_n]
 ## hdmi_in:1.data1_p
set_property LOC AA19 [get_ports hdmi_in1_data1_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_data1_p]
 ## hdmi_in:1.data1_n
set_property LOC AB20 [get_ports hdmi_in1_data1_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_data1_n]
 ## hdmi_in:1.data2_p
set_property LOC AB21 [get_ports hdmi_in1_data2_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_data2_p]
 ## hdmi_in:1.data2_n
set_property LOC AB22 [get_ports hdmi_in1_data2_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_in1_data2_n]
 ## hdmi_in:1.scl
set_property LOC W17 [get_ports hdmi_in1_scl]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in1_scl]
 ## hdmi_in:1.sda
set_property LOC R17 [get_ports hdmi_in1_sda]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_in1_sda]
 ## hpd_en:0
set_property LOC M22 [get_ports hpd_en]
set_property IOSTANDARD LVCMOS33 [get_ports hpd_en]
 ## fpga_led2:0
set_property LOC L21 [get_ports fpga_led20]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_led20]
 ## fpga_led3:0
set_property LOC AA21 [get_ports fpga_led30]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_led30]
 ## fpga_led5:0
set_property LOC M16 [get_ports fpga_led50]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_led50]
 ## rmii_eth_clocks:0.ref_clk
set_property LOC D17 [get_ports rmii_eth_clocks_ref_clk]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_clocks_ref_clk]
 ## rmii_eth:0.rst_n
set_property LOC F16 [get_ports rmii_eth_rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_rst_n]
 ## rmii_eth:0.rx_data
set_property LOC A20 [get_ports rmii_eth_rx_data[0]]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_rx_data[0]]
 ## rmii_eth:0.rx_data
set_property LOC B18 [get_ports rmii_eth_rx_data[1]]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_rx_data[1]]
 ## rmii_eth:0.crs_dv
set_property LOC C20 [get_ports rmii_eth_crs_dv]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_crs_dv]
 ## rmii_eth:0.tx_en
set_property LOC A19 [get_ports rmii_eth_tx_en]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_tx_en]
 ## rmii_eth:0.tx_data
set_property LOC C18 [get_ports rmii_eth_tx_data[0]]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_tx_data[0]]
 ## rmii_eth:0.tx_data
set_property LOC C19 [get_ports rmii_eth_tx_data[1]]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_tx_data[1]]
 ## rmii_eth:0.mdc
set_property LOC F14 [get_ports rmii_eth_mdc]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_mdc]
 ## rmii_eth:0.mdio
set_property LOC F13 [get_ports rmii_eth_mdio]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_mdio]
 ## rmii_eth:0.rx_er
set_property LOC B20 [get_ports rmii_eth_rx_er]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_rx_er]
 ## rmii_eth:0.int_n
set_property LOC D21 [get_ports rmii_eth_int_n]
set_property IOSTANDARD LVCMOS33 [get_ports rmii_eth_int_n]
 ## fpga_led4:0
set_property LOC R19 [get_ports fpga_led40]
set_property IOSTANDARD LVCMOS33 [get_ports fpga_led40]

set_property CONFIG_VOLTAGE 3.3 [current_design]

set_property CFGBVS VCCO [current_design]

set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets hdmi_in_ibufds/ob]

create_clock -name clk50 -period 20.0 [get_nets clk50]

create_clock -name hdmi_in0_clk_p -period 6.734006734006734 [get_nets hdmi_in0_clk_p]

create_clock -name hdmi_in1_clk_p -period 6.734006734006734 [get_nets hdmi_in1_clk_p]

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_clk_p]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in1_clk_p]] -asynchronous

set_false_path -through [get_nets hdmi_in1_pix_rst]

set_false_path -through [get_nets hdmi_in0_pix_rst]

set_false_path -through [get_nets hdmi_in1_pix1p25x_rst]

set_false_path -through [get_nets hdmi_in0_pix1p25x_rst]

set_false_path -through [get_nets pix_o_rst]

set_false_path -through [get_nets soc_videooverlaysoc_hdmi_out0_clk_gen_ce]

set_multicycle_path 2 -setup -start -from [get_clocks soc_videooverlaysoc_hdmi_in0_mmcm_clk1] -to [get_clocks soc_videooverlaysoc_hdmi_in0_mmcm_clk0]

set_multicycle_path 1 -hold -from [get_clocks soc_videooverlaysoc_hdmi_in0_mmcm_clk1] -to [get_clocks soc_videooverlaysoc_hdmi_in0_mmcm_clk0]

set_multicycle_path 2 -setup -start -from [get_clocks soc_videooverlaysoc_hdmi_in1_mmcm_clk1] -to [get_clocks soc_videooverlaysoc_hdmi_in1_mmcm_clk0]

set_multicycle_path 1 -hold -from [get_clocks soc_videooverlaysoc_hdmi_in1_mmcm_clk1] -to [get_clocks soc_videooverlaysoc_hdmi_in1_mmcm_clk0]

create_clock -name sys_clk -period 10.0 [get_nets sys_clk]

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets eth_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix1p25x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in0_pix5x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets pix_o_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets pix5x_o_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in1_pix_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in1_pix1p25x_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets sys_clk]] -group [get_clocks -include_generated_clocks -of [get_nets hdmi_in1_pix5x_clk]] -asynchronous

set_false_path -quiet -to [get_nets -filter {mr_ff == TRUE}]

set_false_path -quiet -to [get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]]

set_max_delay 2 -quiet -from [get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]] -to [get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]]