/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:23 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_BLD_DECODE_IP_SHIM_0_H__
#define BCHP_BLD_DECODE_IP_SHIM_0_H__

/***************************************************************************
 *BLD_DECODE_IP_SHIM_0
 ***************************************************************************/
#define BCHP_BLD_DECODE_IP_SHIM_0_ENDIAN_REG     0x0012d008 /* Stream Endian Control Register */
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID         0x0012d010 /* CPU ID Regsiter */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE 0x0012d014 /* Clock Gate Register */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG       0x0012d018 /* PFRI Register */
#define BCHP_BLD_DECODE_IP_SHIM_0_SCB_REG        0x0012d01c /* SCB Register */
#define BCHP_BLD_DECODE_IP_SHIM_0_SW_RESET_REG   0x0012d020 /* SW RESET Register */
#define BCHP_BLD_DECODE_IP_SHIM_0_INT_PAGE_REG   0x0012d028 /* Interrupt Page Register */
#define BCHP_BLD_DECODE_IP_SHIM_0_DEBUG_REG      0x0012d030 /* DEBUG_REG */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG 0x0012d034 /* BLD_STORE_MODE_REG */
#define BCHP_BLD_DECODE_IP_SHIM_0_TIMER_REG      0x0012d038 /* TIMER_REG */
#define BCHP_BLD_DECODE_IP_SHIM_0_RECON_DEBUG_REG 0x0012d088 /* Reconstructor debug register */
#define BCHP_BLD_DECODE_IP_SHIM_0_IXFORM_DEBUG_REG 0x0012d08c /* Ixform debug register */
#define BCHP_BLD_DECODE_IP_SHIM_0_ILSI_DEBUG_REG 0x0012d090 /* ILSI debug register */

/***************************************************************************
 *ENDIAN_REG - Stream Endian Control Register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: ENDIAN_REG :: reserved0 [31:01] */
#define BCHP_BLD_DECODE_IP_SHIM_0_ENDIAN_REG_reserved0_MASK        0xfffffffe
#define BCHP_BLD_DECODE_IP_SHIM_0_ENDIAN_REG_reserved0_SHIFT       1

/* BLD_DECODE_IP_SHIM_0 :: ENDIAN_REG :: B1L0 [00:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_ENDIAN_REG_B1L0_MASK             0x00000001
#define BCHP_BLD_DECODE_IP_SHIM_0_ENDIAN_REG_B1L0_SHIFT            0

/***************************************************************************
 *CPU_ID - CPU ID Regsiter
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: CPU_ID :: reserved0 [31:25] */
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_reserved0_MASK            0xfe000000
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_reserved0_SHIFT           25

/* BLD_DECODE_IP_SHIM_0 :: CPU_ID :: BLD_ID [24:24] */
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_BLD_ID_MASK               0x01000000
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_BLD_ID_SHIFT              24

/* BLD_DECODE_IP_SHIM_0 :: CPU_ID :: reserved1 [23:17] */
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_reserved1_MASK            0x00fe0000
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_reserved1_SHIFT           17

/* BLD_DECODE_IP_SHIM_0 :: CPU_ID :: AVD_ID [16:16] */
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_AVD_ID_MASK               0x00010000
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_AVD_ID_SHIFT              16

/* BLD_DECODE_IP_SHIM_0 :: CPU_ID :: ILCPU_ID [15:08] */
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_ILCPU_ID_MASK             0x0000ff00
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_ILCPU_ID_SHIFT            8

/* BLD_DECODE_IP_SHIM_0 :: CPU_ID :: OLCPU_ID [07:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_OLCPU_ID_MASK             0x000000ff
#define BCHP_BLD_DECODE_IP_SHIM_0_CPU_ID_OLCPU_ID_SHIFT            0

/***************************************************************************
 *REG_AVD_CLK_GATE - Clock Gate Register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: reserved0 [31:11] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_reserved0_MASK  0xfffff800
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_reserved0_SHIFT 11

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_bld [10:10] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_bld_MASK    0x00000400
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_bld_SHIFT   10
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_bld_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_ka [09:09] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_ka_MASK     0x00000200
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_ka_SHIFT    9
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_ka_DEFAULT  0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_ils [08:08] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_ils_MASK    0x00000100
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_ils_SHIFT   8
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_ils_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_cab [07:07] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_cab_MASK    0x00000080
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_cab_SHIFT   7
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_cab_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_intra [06:06] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_intra_MASK  0x00000040
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_intra_SHIFT 6
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_intra_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_vframe [05:05] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vframe_MASK 0x00000020
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vframe_SHIFT 5
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vframe_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_avc [04:04] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_avc_MASK    0x00000010
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_avc_SHIFT   4
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_avc_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_vc1 [03:03] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vc1_MASK    0x00000008
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vc1_SHIFT   3
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vc1_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_vc1_db [02:02] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vc1_db_MASK 0x00000004
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vc1_db_SHIFT 2
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_vc1_db_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_mp4 [01:01] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_mp4_MASK    0x00000002
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_mp4_SHIFT   1
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_mp4_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: REG_AVD_CLK_GATE :: clk_mp2 [00:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_mp2_MASK    0x00000001
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_mp2_SHIFT   0
#define BCHP_BLD_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE_clk_mp2_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_REG - PFRI Register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: reserved0 [31:30] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved0_MASK          0xc0000000
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved0_SHIFT         30

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: Internal0_MBZ [29:29] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_Internal0_MBZ_MASK      0x20000000
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_Internal0_MBZ_SHIFT     29

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: SCB_status_client [28:26] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_status_client_MASK  0x1c000000
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_status_client_SHIFT 26

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: SCB_debug_select [25:24] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_debug_select_MASK   0x03000000
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_debug_select_SHIFT  24

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: reserved1 [23:17] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved1_MASK          0x00fe0000
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved1_SHIFT         17

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: SCB_ERROR [16:16] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_ERROR_MASK          0x00010000
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_ERROR_SHIFT         16

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: reserved2 [15:09] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved2_MASK          0x0000fe00
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved2_SHIFT         9

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: SCB_status_sel [08:08] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_status_sel_MASK     0x00000100
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_SCB_status_sel_SHIFT    8

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: reserved3 [07:06] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved3_MASK          0x000000c0
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_reserved3_SHIFT         6

/* BLD_DECODE_IP_SHIM_0 :: PFRI_REG :: Rst_pfri_error [05:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_Rst_pfri_error_MASK     0x0000003f
#define BCHP_BLD_DECODE_IP_SHIM_0_PFRI_REG_Rst_pfri_error_SHIFT    0

/***************************************************************************
 *SCB_REG - SCB Register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: SCB_REG :: SCBreg [31:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SCB_REG_SCBreg_MASK              0xffffffff
#define BCHP_BLD_DECODE_IP_SHIM_0_SCB_REG_SCBreg_SHIFT             0

/***************************************************************************
 *SW_RESET_REG - SW RESET Register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: SW_RESET_REG :: reserved0 [31:01] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SW_RESET_REG_reserved0_MASK      0xfffffffe
#define BCHP_BLD_DECODE_IP_SHIM_0_SW_RESET_REG_reserved0_SHIFT     1

/* BLD_DECODE_IP_SHIM_0 :: SW_RESET_REG :: ILSI_reset [00:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SW_RESET_REG_ILSI_reset_MASK     0x00000001
#define BCHP_BLD_DECODE_IP_SHIM_0_SW_RESET_REG_ILSI_reset_SHIFT    0

/***************************************************************************
 *INT_PAGE_REG - Interrupt Page Register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: INT_PAGE_REG :: reserved0 [31:01] */
#define BCHP_BLD_DECODE_IP_SHIM_0_INT_PAGE_REG_reserved0_MASK      0xfffffffe
#define BCHP_BLD_DECODE_IP_SHIM_0_INT_PAGE_REG_reserved0_SHIFT     1

/* BLD_DECODE_IP_SHIM_0 :: INT_PAGE_REG :: ID [00:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_INT_PAGE_REG_ID_MASK             0x00000001
#define BCHP_BLD_DECODE_IP_SHIM_0_INT_PAGE_REG_ID_SHIFT            0

/***************************************************************************
 *DEBUG_REG - DEBUG_REG
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: DEBUG_REG :: reserved0 [31:01] */
#define BCHP_BLD_DECODE_IP_SHIM_0_DEBUG_REG_reserved0_MASK         0xfffffffe
#define BCHP_BLD_DECODE_IP_SHIM_0_DEBUG_REG_reserved0_SHIFT        1

/* BLD_DECODE_IP_SHIM_0 :: DEBUG_REG :: Shim_debug [00:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_DEBUG_REG_Shim_debug_MASK        0x00000001
#define BCHP_BLD_DECODE_IP_SHIM_0_DEBUG_REG_Shim_debug_SHIFT       0

/***************************************************************************
 *SVC_BLD_STORE_MODE_REG - BLD_STORE_MODE_REG
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: reserved0 [31:07] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_reserved0_MASK 0xffffff80
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_reserved0_SHIFT 7

/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: BLDDecodeError [06:06] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_BLDDecodeError_MASK 0x00000040
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_BLDDecodeError_SHIFT 6
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_BLDDecodeError_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: SpixStoreUnstall [05:05] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_SpixStoreUnstall_MASK 0x00000020
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_SpixStoreUnstall_SHIFT 5
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_SpixStoreUnstall_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: MvStoreUnstall [04:04] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_MvStoreUnstall_MASK 0x00000010
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_MvStoreUnstall_SHIFT 4
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_MvStoreUnstall_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: SpixScaleUnstall [03:03] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_SpixScaleUnstall_MASK 0x00000008
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_SpixScaleUnstall_SHIFT 3
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_SpixScaleUnstall_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: MvScaleUnstall [02:02] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_MvScaleUnstall_MASK 0x00000004
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_MvScaleUnstall_SHIFT 2
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_MvScaleUnstall_DEFAULT 0x00000000

/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: svc_ilace_fr_mode [01:01] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_svc_ilace_fr_mode_MASK 0x00000002
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_svc_ilace_fr_mode_SHIFT 1

/* BLD_DECODE_IP_SHIM_0 :: SVC_BLD_STORE_MODE_REG :: reserved1 [00:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_reserved1_MASK 0x00000001
#define BCHP_BLD_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG_reserved1_SHIFT 0

/***************************************************************************
 *TIMER_REG - TIMER_REG
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: TIMER_REG :: TimerValue [31:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_TIMER_REG_TimerValue_MASK        0xffffffff
#define BCHP_BLD_DECODE_IP_SHIM_0_TIMER_REG_TimerValue_SHIFT       0
#define BCHP_BLD_DECODE_IP_SHIM_0_TIMER_REG_TimerValue_DEFAULT     0x00000000

/***************************************************************************
 *RECON_DEBUG_REG - Reconstructor debug register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: RECON_DEBUG_REG :: Recon_debug_data [31:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_RECON_DEBUG_REG_Recon_debug_data_MASK 0xffffffff
#define BCHP_BLD_DECODE_IP_SHIM_0_RECON_DEBUG_REG_Recon_debug_data_SHIFT 0

/***************************************************************************
 *IXFORM_DEBUG_REG - Ixform debug register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: IXFORM_DEBUG_REG :: Ixform_debug_data [31:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_IXFORM_DEBUG_REG_Ixform_debug_data_MASK 0xffffffff
#define BCHP_BLD_DECODE_IP_SHIM_0_IXFORM_DEBUG_REG_Ixform_debug_data_SHIFT 0

/***************************************************************************
 *ILSI_DEBUG_REG - ILSI debug register
 ***************************************************************************/
/* BLD_DECODE_IP_SHIM_0 :: ILSI_DEBUG_REG :: reserved0 [31:06] */
#define BCHP_BLD_DECODE_IP_SHIM_0_ILSI_DEBUG_REG_reserved0_MASK    0xffffffc0
#define BCHP_BLD_DECODE_IP_SHIM_0_ILSI_DEBUG_REG_reserved0_SHIFT   6

/* BLD_DECODE_IP_SHIM_0 :: ILSI_DEBUG_REG :: ILSI_block_sel [05:04] */
#define BCHP_BLD_DECODE_IP_SHIM_0_ILSI_DEBUG_REG_ILSI_block_sel_MASK 0x00000030
#define BCHP_BLD_DECODE_IP_SHIM_0_ILSI_DEBUG_REG_ILSI_block_sel_SHIFT 4

/* BLD_DECODE_IP_SHIM_0 :: ILSI_DEBUG_REG :: ILSI_subblock_sel [03:00] */
#define BCHP_BLD_DECODE_IP_SHIM_0_ILSI_DEBUG_REG_ILSI_subblock_sel_MASK 0x0000000f
#define BCHP_BLD_DECODE_IP_SHIM_0_ILSI_DEBUG_REG_ILSI_subblock_sel_SHIFT 0

#endif /* #ifndef BCHP_BLD_DECODE_IP_SHIM_0_H__ */

/* End of File */
