// Seed: 822631787
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5
);
  genvar id_7;
  assign id_7 = 1;
  parameter id_8 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    output tri1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output wor id_12,
    input uwire id_13,
    output tri1 id_14,
    input tri id_15,
    output wor id_16,
    input tri1 id_17
    , id_54,
    input wire id_18,
    output wire id_19,
    input uwire id_20,
    input supply0 id_21,
    input wand id_22,
    input tri0 id_23,
    inout wor id_24,
    output wire id_25,
    output supply0 id_26,
    input tri1 id_27,
    input uwire id_28
    , id_55,
    input tri1 id_29,
    output wire id_30,
    output tri0 id_31,
    input uwire id_32,
    input tri id_33
    , id_56,
    input supply1 id_34,
    output supply1 id_35,
    input wand id_36,
    output uwire id_37,
    input uwire id_38,
    input wire id_39,
    input uwire id_40,
    input tri id_41,
    input tri id_42,
    input wor id_43,
    output tri0 id_44,
    output tri id_45,
    input tri1 id_46,
    output tri1 id_47,
    input wire id_48,
    input wor id_49
    , id_57,
    input wor id_50,
    input supply0 id_51,
    input wand id_52
);
  logic id_58;
  wire  id_59;
  ;
  module_0 modCall_1 (
      id_35,
      id_47,
      id_46,
      id_30,
      id_8,
      id_34
  );
  assign modCall_1.id_2 = 0;
  wor id_60 = -1'b0;
endmodule
