DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I_b5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3624,0
)
(Instance
name "I_b6"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3643,0
)
(Instance
name "I_b7"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3662,0
)
(Instance
name "I_b8"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3681,0
)
(Instance
name "I_phase"
duLibraryName "Inverter"
duName "phaseCounter"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
]
mwi 0
uid 8083,0
)
(Instance
name "I_nOver1"
duLibraryName "Inverter"
duName "nonOverlap"
elements [
(GiElement
name "counterBitNb"
type "positive"
value "nonOverlapBitNb"
)
]
mwi 0
uid 8945,0
)
(Instance
name "I_b1"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 8963,0
)
(Instance
name "I_b2"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 8983,0
)
(Instance
name "I_b3"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 9003,0
)
(Instance
name "I_b4"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 9023,0
)
(Instance
name "I_nOver2"
duLibraryName "Inverter"
duName "nonOverlap"
elements [
(GiElement
name "counterBitNb"
type "positive"
value "nonOverlapBitNb"
)
]
mwi 0
uid 9091,0
)
(Instance
name "I_PWM"
duLibraryName "Inverter"
duName "pwmModulator"
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
]
mwi 0
uid 9695,0
)
(Instance
name "I_trig"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 10197,0
)
(Instance
name "I1"
duLibraryName "Inverter"
duName "sigmaDeltaLowpass"
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "shiftBitNb"
type "positive"
value "sigmaDeltaLowpassShiftBitNb"
)
]
mwi 0
uid 11498,0
)
(Instance
name "I_sin"
duLibraryName "Inverter"
duName "cordic"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "signalBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "sineAmplitude"
type "real"
value "sineAmplitude"
)
]
mwi 0
uid 11903,0
)
(Instance
name "I2"
duLibraryName "operators"
duName "compareSigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12353,0
)
(Instance
name "I5"
duLibraryName "operators"
duName "compareSigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12398,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "mux2to1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12443,0
)
(Instance
name "I6"
duLibraryName "sequential"
duName "TFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12473,0
)
(Instance
name "I3"
duLibraryName "Inverter"
duName "detecteur_flanc1"
elements [
]
mwi 0
uid 12500,0
)
(Instance
name "I4"
duLibraryName "Inverter"
duName "Syncro2"
elements [
]
mwi 0
uid 12510,0
)
(Instance
name "I8"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12520,0
)
(Instance
name "I9"
duLibraryName "gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12542,0
)
(Instance
name "I10"
duLibraryName "operators"
duName "addUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12565,0
)
(Instance
name "I11"
duLibraryName "operators"
duName "subUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12590,0
)
(Instance
name "I12"
duLibraryName "sequential"
duName "registerUnsigned"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "phaseBitNb"
)
]
mwi 0
uid 12880,0
)
(Instance
name "I13"
duLibraryName "gates"
duName "mux2to1Unsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12927,0
)
(Instance
name "I0"
duLibraryName "gates"
duName "mux4to1Unsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13165,0
)
(Instance
name "I14"
duLibraryName "gates"
duName "zeroUnsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 13203,0
)
(Instance
name "I15"
duLibraryName "gates"
duName "mux2to1Unsigned"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13248,0
)
(Instance
name "I16"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13310,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb7"
number "7"
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hdl"
)
(vvPair
variable "HDSDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\inverter@control\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\inverter@control\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\inverter@control"
)
(vvPair
variable "d_logical"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\inverterControl"
)
(vvPair
variable "date"
value "09.01.2020"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "inverterControl"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "elia.scapini"
)
(vvPair
variable "graphical_source_date"
value "09.01.2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30907"
)
(vvPair
variable "graphical_source_time"
value "16:16:43"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30907"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Inverter"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Inverter/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "inverterControl"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\inverter@control\\struct.bd"
)
(vvPair
variable "p_logical"
value "U:\\Git_Inverter\\2019-eln-inverter-inverterdavidelia\\Prefs\\..\\Inverter\\hds\\inverterControl\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:16:43"
)
(vvPair
variable "unit"
value "inverterControl"
)
(vvPair
variable "user"
value "elia.scapini"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (PortIoIn
uid 201,0
shape (CompositeShape
uid 1518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1519,0
sl 0
ro 270
xt "50000,50625,51500,51375"
)
(Line
uid 1520,0
sl 0
ro 270
xt "51500,51000,52000,51000"
pts [
"51500,51000"
"52000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1522,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "45200,50300,49000,51700"
st "clock"
ju 2
blo "49000,51500"
tm "WireNameMgr"
)
s (Text
uid 1523,0
va (VaSet
)
xt "45200,51700,45200,51700"
ju 2
blo "45200,51700"
tm "SignalTypeMgr"
)
)
)
*2 (PortIoIn
uid 205,0
shape (CompositeShape
uid 1524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1525,0
sl 0
ro 270
xt "50000,52625,51500,53375"
)
(Line
uid 1526,0
sl 0
ro 270
xt "51500,53000,52000,53000"
pts [
"51500,53000"
"52000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "44900,52300,49000,53700"
st "reset"
ju 2
blo "49000,53500"
tm "WireNameMgr"
)
s (Text
uid 1529,0
va (VaSet
)
xt "44900,53700,44900,53700"
ju 2
blo "44900,53700"
tm "SignalTypeMgr"
)
)
)
*3 (Net
uid 209,0
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,5200,38100,6200"
st "reset             : std_ulogic"
)
)
*4 (Net
uid 217,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,1600,38100,2600"
st "clock             : std_ulogic"
)
)
*5 (Grouping
uid 812,0
optionalChildren [
*6 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "272000,144000,291000,146000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "272200,144400,287600,145600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,144000,266000,146000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "246150,144300,259850,145700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "245000,150000,266000,152000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "245200,150400,263500,151600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "266000,144000,272000,146000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "266200,144400,270900,145600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "245000,146000,266000,148000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "245200,146400,260400,147600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,146000,245000,148000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "240200,146400,243600,147600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,148000,245000,150000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "240200,148400,243600,149600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "266000,146000,291000,152000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "266200,146200,280300,147400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*14 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "245000,148000,266000,150000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "245200,148400,262800,149600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,150000,245000,152000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "240200,150400,244500,151600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "240000,144000,291000,152000"
)
oxt "13000,22000,64000,30000"
)
*16 (PortIoOut
uid 2942,0
shape (CompositeShape
uid 2943,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2944,0
sl 0
ro 270
xt "183500,-8375,185000,-7625"
)
(Line
uid 2945,0
sl 0
ro 270
xt "183000,-8000,183500,-8000"
pts [
"183000,-8000"
"183500,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2946,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2947,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "186000,-8700,191600,-7300"
st "testOut"
blo "186000,-7500"
tm "WireNameMgr"
)
s (Text
uid 2948,0
va (VaSet
font "Verdana,12,0"
)
xt "186000,-7300,186000,-7300"
blo "186000,-7300"
tm "SignalTypeMgr"
)
)
)
*17 (Net
uid 2955,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 14
suid 20,0
)
declText (MLText
uid 2956,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,5000,23300,6000"
st "testOut           : std_uLogic_vector(1 TO testLineNb)"
)
)
*18 (SaComponent
uid 3624,0
optionalChildren [
*19 (CptPort
uid 3633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3634,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "162250,-4375,163000,-3625"
)
tg (CPTG
uid 3635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3636,0
va (VaSet
isHidden 1
)
xt "163000,-4400,165300,-3200"
st "in1"
blo "163000,-3400"
)
s (Text
uid 3637,0
va (VaSet
isHidden 1
)
xt "163000,-3200,163000,-3200"
blo "163000,-3200"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*20 (CptPort
uid 3638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3639,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "168000,-4375,168750,-3625"
)
tg (CPTG
uid 3640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3641,0
va (VaSet
isHidden 1
)
xt "165000,-4400,168000,-3200"
st "out1"
ju 2
blo "168000,-3400"
)
s (Text
uid 3642,0
va (VaSet
isHidden 1
)
xt "168000,-3200,168000,-3200"
ju 2
blo "168000,-3200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "163000,-7000,168000,-1000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3626,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 3627,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,-1300,167310,-100"
st "gates"
blo "163910,-300"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 3628,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,-100,171310,1100"
st "bufferUlogic"
blo "163910,900"
tm "CptNameMgr"
)
*23 (Text
uid 3629,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,1100,166810,2300"
st "I_b5"
blo "163910,2100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3630,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3631,0
text (MLText
uid 3632,0
va (VaSet
isHidden 1
)
xt "163000,1600,179600,2800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3983,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "163250,-2750,164750,-1250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*24 (SaComponent
uid 3643,0
optionalChildren [
*25 (CptPort
uid 3652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "162250,3625,163000,4375"
)
tg (CPTG
uid 3654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3655,0
va (VaSet
isHidden 1
)
xt "163000,3600,165300,4800"
st "in1"
blo "163000,4600"
)
s (Text
uid 3656,0
va (VaSet
isHidden 1
)
xt "163000,4800,163000,4800"
blo "163000,4800"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*26 (CptPort
uid 3657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3658,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "168000,3625,168750,4375"
)
tg (CPTG
uid 3659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3660,0
va (VaSet
isHidden 1
)
xt "165000,3600,168000,4800"
st "out1"
ju 2
blo "168000,4600"
)
s (Text
uid 3661,0
va (VaSet
isHidden 1
)
xt "168000,4800,168000,4800"
ju 2
blo "168000,4800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "163000,1000,168000,7000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3645,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 3646,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,6700,167310,7900"
st "gates"
blo "163910,7700"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 3647,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,7900,171310,9100"
st "bufferUlogic"
blo "163910,8900"
tm "CptNameMgr"
)
*29 (Text
uid 3648,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,9100,166810,10300"
st "I_b6"
blo "163910,10100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3649,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3650,0
text (MLText
uid 3651,0
va (VaSet
isHidden 1
)
xt "163000,9600,179600,10800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3984,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "163250,5250,164750,6750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*30 (SaComponent
uid 3662,0
optionalChildren [
*31 (CptPort
uid 3671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3672,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "162250,11625,163000,12375"
)
tg (CPTG
uid 3673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3674,0
va (VaSet
isHidden 1
)
xt "163000,11600,165300,12800"
st "in1"
blo "163000,12600"
)
s (Text
uid 3675,0
va (VaSet
isHidden 1
)
xt "163000,12800,163000,12800"
blo "163000,12800"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*32 (CptPort
uid 3676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3677,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "168000,11625,168750,12375"
)
tg (CPTG
uid 3678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3679,0
va (VaSet
isHidden 1
)
xt "165000,11600,168000,12800"
st "out1"
ju 2
blo "168000,12600"
)
s (Text
uid 3680,0
va (VaSet
isHidden 1
)
xt "168000,12800,168000,12800"
ju 2
blo "168000,12800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "163000,9000,168000,15000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 3665,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,14700,167310,15900"
st "gates"
blo "163910,15700"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 3666,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,15900,171310,17100"
st "bufferUlogic"
blo "163910,16900"
tm "CptNameMgr"
)
*35 (Text
uid 3667,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,17100,166810,18300"
st "I_b7"
blo "163910,18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3668,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3669,0
text (MLText
uid 3670,0
va (VaSet
isHidden 1
)
xt "163000,17600,179600,18800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3985,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "163250,13250,164750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 3681,0
optionalChildren [
*37 (CptPort
uid 3690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3691,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "162250,19625,163000,20375"
)
tg (CPTG
uid 3692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3693,0
va (VaSet
isHidden 1
)
xt "163000,19600,165300,20800"
st "in1"
blo "163000,20600"
)
s (Text
uid 3694,0
va (VaSet
isHidden 1
)
xt "163000,20800,163000,20800"
blo "163000,20800"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*38 (CptPort
uid 3695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3696,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "168000,19625,168750,20375"
)
tg (CPTG
uid 3697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3698,0
va (VaSet
isHidden 1
)
xt "165000,19600,168000,20800"
st "out1"
ju 2
blo "168000,20600"
)
s (Text
uid 3699,0
va (VaSet
isHidden 1
)
xt "168000,20800,168000,20800"
ju 2
blo "168000,20800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "163000,17000,168000,23000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3683,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 3684,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,22700,167310,23900"
st "gates"
blo "163910,23700"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 3685,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,23900,171310,25100"
st "bufferUlogic"
blo "163910,24900"
tm "CptNameMgr"
)
*41 (Text
uid 3686,0
va (VaSet
font "Verdana,9,1"
)
xt "163910,25100,166810,26300"
st "I_b8"
blo "163910,26100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3687,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3688,0
text (MLText
uid 3689,0
va (VaSet
isHidden 1
)
xt "163000,25600,179600,26800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3986,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "163250,21250,164750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*42 (HdlText
uid 6233,0
optionalChildren [
*43 (EmbeddedText
uid 6239,0
commentText (CommentText
uid 6240,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 6241,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "28000,42000,44000,50000"
)
oxt "0,0,18000,5000"
text (MLText
uid 6242,0
va (VaSet
)
xt "28200,42200,43300,48200"
st "
step <= to_unsigned(integer(mainsFrequency/clockFrequency*2.0**step'length), step'length);


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 6234,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "28000,41000,44000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6235,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 6236,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,50800,30200,52000"
st "eb1"
blo "27800,51800"
tm "HdlTextNameMgr"
)
*45 (Text
uid 6237,0
va (VaSet
font "Verdana,9,1"
)
xt "27800,52000,29000,53200"
st "1"
blo "27800,53000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 6238,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "28250,49250,29750,50750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*46 (Net
uid 7628,0
decl (Decl
n "pwm1"
t "std_uLogic"
o 22
suid 44,0
)
declText (MLText
uid 7629,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,16300,1000"
st "SIGNAL pwm1              : std_uLogic"
)
)
*47 (Net
uid 7643,0
decl (Decl
n "pwm2"
t "std_uLogic"
o 23
suid 45,0
)
declText (MLText
uid 7644,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,16300,1000"
st "SIGNAL pwm2              : std_uLogic"
)
)
*48 (PortIoIn
uid 7787,0
shape (CompositeShape
uid 7788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7789,0
sl 0
ro 270
xt "114000,50625,115500,51375"
)
(Line
uid 7790,0
sl 0
ro 270
xt "115500,51000,116000,51000"
pts [
"115500,51000"
"116000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7792,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "100600,50500,113000,51900"
st "doubleFrequency"
ju 2
blo "113000,51700"
tm "WireNameMgr"
)
s (Text
uid 7793,0
va (VaSet
font "Verdana,12,0"
)
xt "100600,51900,100600,51900"
ju 2
blo "100600,51900"
tm "SignalTypeMgr"
)
)
)
*49 (Net
uid 7800,0
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 3
suid 49,0
)
declText (MLText
uid 7801,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14200,1000"
st "doubleFrequency   : std_uLogic"
)
)
*50 (Net
uid 7815,0
decl (Decl
n "fullBridge"
t "std_uLogic"
o 19
suid 50,0
)
declText (MLText
uid 7816,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15700,1000"
st "SIGNAL fullBridge        : std_uLogic"
)
)
*51 (SaComponent
uid 8083,0
optionalChildren [
*52 (CptPort
uid 8063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,50625,60000,51375"
)
tg (CPTG
uid 8065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8066,0
va (VaSet
)
xt "61000,50500,64400,51700"
st "clock"
blo "61000,51500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*53 (CptPort
uid 8067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,44625,76750,45375"
)
tg (CPTG
uid 8069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8070,0
va (VaSet
)
xt "71300,44500,75000,45700"
st "phase"
ju 2
blo "75000,45500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 downto 0)"
o 5
suid 2,0
)
)
)
*54 (CptPort
uid 8071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,52625,60000,53375"
)
tg (CPTG
uid 8073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8074,0
va (VaSet
)
xt "61000,52500,64300,53700"
st "reset"
blo "61000,53500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*55 (CptPort
uid 8075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,48625,60000,49375"
)
tg (CPTG
uid 8077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8078,0
va (VaSet
)
xt "61000,48300,62900,49500"
st "en"
blo "61000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_uLogic"
o 2
suid 4,0
)
)
)
*56 (CptPort
uid 8079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,44625,60000,45375"
)
tg (CPTG
uid 8081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8082,0
va (VaSet
)
xt "61000,44400,63900,45600"
st "step"
blo "61000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "step"
t "unsigned"
b "(phaseBitNb-1 downto 0)"
o 4
suid 2009,0
)
)
)
]
shape (Rectangle
uid 8084,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,41000,76000,55000"
)
oxt "40000,11000,56000,25000"
ttg (MlTextGroup
uid 8085,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 8086,0
va (VaSet
font "Verdana,9,1"
)
xt "60100,55000,64900,56200"
st "Inverter"
blo "60100,56000"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 8087,0
va (VaSet
font "Verdana,9,1"
)
xt "60100,56200,68100,57400"
st "phaseCounter"
blo "60100,57200"
tm "CptNameMgr"
)
*59 (Text
uid 8088,0
va (VaSet
font "Verdana,9,1"
)
xt "60100,57400,64700,58600"
st "I_phase"
blo "60100,58400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8089,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8090,0
text (MLText
uid 8091,0
va (VaSet
)
xt "60000,59400,82900,60600"
st "phaseBitNb = phaseBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
]
)
viewicon (ZoomableIcon
uid 8092,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,53250,61750,54750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*60 (Net
uid 8191,0
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 downto 0)"
o 21
suid 53,0
)
declText (MLText
uid 8192,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,26100,1000"
st "SIGNAL phase             : unsigned(phaseBitNb-1 downto 0)"
)
)
*61 (Net
uid 8227,0
decl (Decl
n "sine"
t "signed"
b "(pwmBitNb-1 DOWNTO 0)"
o 24
suid 54,0
)
declText (MLText
uid 8228,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,24900,1000"
st "SIGNAL sine              : signed(pwmBitNb-1 DOWNTO 0)"
)
)
*62 (Net
uid 8269,0
decl (Decl
n "step"
t "unsigned"
b "(phaseBitNb-1 downto 0)"
o 25
suid 55,0
)
declText (MLText
uid 8270,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25700,1000"
st "SIGNAL step              : unsigned(phaseBitNb-1 downto 0)"
)
)
*63 (PortIoIn
uid 8584,0
shape (CompositeShape
uid 8585,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8586,0
sl 0
ro 270
xt "50000,48625,51500,49375"
)
(Line
uid 8587,0
sl 0
ro 270
xt "51500,49000,52000,49000"
pts [
"51500,49000"
"52000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8588,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8589,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "42100,48500,49000,49900"
st "sampleEn"
ju 2
blo "49000,49700"
tm "WireNameMgr"
)
s (Text
uid 8590,0
va (VaSet
font "Verdana,12,0"
)
xt "42100,49900,42100,49900"
ju 2
blo "42100,49900"
tm "SignalTypeMgr"
)
)
)
*64 (Net
uid 8597,0
decl (Decl
n "sampleEn"
t "std_uLogic"
o 7
suid 57,0
)
declText (MLText
uid 8598,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13300,1000"
st "sampleEn          : std_uLogic"
)
)
*65 (PortIoIn
uid 8599,0
shape (CompositeShape
uid 8600,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8601,0
sl 0
ro 270
xt "114000,54625,115500,55375"
)
(Line
uid 8602,0
sl 0
ro 270
xt "115500,55000,116000,55000"
pts [
"115500,55000"
"116000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8603,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8604,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "103000,54500,113000,55900"
st "pwmCountEn"
ju 2
blo "113000,55700"
tm "WireNameMgr"
)
s (Text
uid 8605,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,55900,103000,55900"
ju 2
blo "103000,55900"
tm "SignalTypeMgr"
)
)
)
*66 (Net
uid 8612,0
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 5
suid 58,0
)
declText (MLText
uid 8613,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14200,1000"
st "pwmCountEn        : std_uLogic"
)
)
*67 (PortIoOut
uid 8829,0
shape (CompositeShape
uid 8830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8831,0
sl 0
ro 270
xt "180500,44625,182000,45375"
)
(Line
uid 8832,0
sl 0
ro 270
xt "180000,45000,180500,45000"
pts [
"180000,45000"
"180500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8833,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8834,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "183000,44500,190400,45900"
st "pwm1High"
blo "183000,45700"
tm "WireNameMgr"
)
s (Text
uid 8835,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,45900,183000,45900"
blo "183000,45900"
tm "SignalTypeMgr"
)
)
)
*68 (Net
uid 8842,0
decl (Decl
n "pwm1High"
t "std_uLogic"
o 10
suid 62,0
)
declText (MLText
uid 8843,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13700,1000"
st "pwm1High          : std_uLogic"
)
)
*69 (PortIoOut
uid 8844,0
shape (CompositeShape
uid 8845,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8846,0
sl 0
ro 270
xt "180500,66625,182000,67375"
)
(Line
uid 8847,0
sl 0
ro 270
xt "180000,67000,180500,67000"
pts [
"180000,67000"
"180500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8848,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8849,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "183000,66500,190400,67900"
st "pwm2High"
blo "183000,67700"
tm "WireNameMgr"
)
s (Text
uid 8850,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,67900,183000,67900"
blo "183000,67900"
tm "SignalTypeMgr"
)
)
)
*70 (Net
uid 8857,0
decl (Decl
n "pwm2High"
t "std_uLogic"
o 12
suid 63,0
)
declText (MLText
uid 8858,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13700,1000"
st "pwm2High          : std_uLogic"
)
)
*71 (PortIoOut
uid 8859,0
shape (CompositeShape
uid 8860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8861,0
sl 0
ro 270
xt "180500,46625,182000,47375"
)
(Line
uid 8862,0
sl 0
ro 270
xt "180000,47000,180500,47000"
pts [
"180000,47000"
"180500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8864,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "183000,46500,191800,47900"
st "pwm1Low_n"
blo "183000,47700"
tm "WireNameMgr"
)
s (Text
uid 8865,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,47900,183000,47900"
blo "183000,47900"
tm "SignalTypeMgr"
)
)
)
*72 (Net
uid 8872,0
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 11
suid 64,0
)
declText (MLText
uid 8873,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14200,1000"
st "pwm1Low_n         : std_uLogic"
)
)
*73 (PortIoOut
uid 8874,0
shape (CompositeShape
uid 8875,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8876,0
sl 0
ro 270
xt "180500,68625,182000,69375"
)
(Line
uid 8877,0
sl 0
ro 270
xt "180000,69000,180500,69000"
pts [
"180000,69000"
"180500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8878,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8879,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "183000,68500,191800,69900"
st "pwm2Low_n"
blo "183000,69700"
tm "WireNameMgr"
)
s (Text
uid 8880,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,69900,183000,69900"
blo "183000,69900"
tm "SignalTypeMgr"
)
)
)
*74 (Net
uid 8887,0
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 13
suid 65,0
)
declText (MLText
uid 8888,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14200,1000"
st "pwm2Low_n         : std_uLogic"
)
)
*75 (SaComponent
uid 8945,0
optionalChildren [
*76 (CptPort
uid 8921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,50625,156000,51375"
)
tg (CPTG
uid 8923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8924,0
va (VaSet
)
xt "157000,50400,160400,51600"
st "clock"
blo "157000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*77 (CptPort
uid 8925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,52625,156000,53375"
)
tg (CPTG
uid 8927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8928,0
va (VaSet
)
xt "157000,52400,160300,53600"
st "reset"
blo "157000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*78 (CptPort
uid 8929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,44625,156000,45375"
)
tg (CPTG
uid 8931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8932,0
va (VaSet
)
xt "157000,44400,161000,45600"
st "pwmIn"
blo "157000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "pwmIn"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*79 (CptPort
uid 8933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172000,44625,172750,45375"
)
tg (CPTG
uid 8935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8936,0
va (VaSet
)
xt "166200,44400,171000,45600"
st "pwmOut"
ju 2
blo "171000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwmOut"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*80 (CptPort
uid 8937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172000,46625,172750,47375"
)
tg (CPTG
uid 8939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8940,0
va (VaSet
)
xt "165000,46400,171000,47600"
st "pwmOut_n"
ju 2
blo "171000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwmOut_n"
t "std_ulogic"
o 5
suid 2005,0
)
)
)
*81 (CptPort
uid 8941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,46625,156000,47375"
)
tg (CPTG
uid 8943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8944,0
va (VaSet
)
xt "157000,46400,161500,47600"
st "driveEn"
blo "157000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "driveEn"
t "std_ulogic"
o 6
suid 2006,0
)
)
)
]
shape (Rectangle
uid 8946,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "156000,41000,172000,55000"
)
oxt "35000,9000,51000,23000"
ttg (MlTextGroup
uid 8947,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 8948,0
va (VaSet
font "Verdana,9,1"
)
xt "156050,54800,160850,56000"
st "Inverter"
blo "156050,55800"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 8949,0
va (VaSet
font "Verdana,9,1"
)
xt "156050,56000,162950,57200"
st "nonOverlap"
blo "156050,57000"
tm "CptNameMgr"
)
*84 (Text
uid 8950,0
va (VaSet
font "Verdana,9,1"
)
xt "156050,57200,161350,58400"
st "I_nOver1"
blo "156050,58200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8951,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8952,0
text (MLText
uid 8953,0
va (VaSet
)
xt "156000,58400,182500,59600"
st "counterBitNb = nonOverlapBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "positive"
value "nonOverlapBitNb"
)
]
)
viewicon (ZoomableIcon
uid 8954,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "156250,53250,157750,54750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*85 (SaComponent
uid 8963,0
optionalChildren [
*86 (CptPort
uid 8973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8974,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "130250,-4375,131000,-3625"
)
tg (CPTG
uid 8975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8976,0
va (VaSet
isHidden 1
)
xt "131000,-4400,133300,-3200"
st "in1"
blo "131000,-3400"
)
s (Text
uid 8977,0
va (VaSet
isHidden 1
)
xt "131000,-3200,131000,-3200"
blo "131000,-3200"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*87 (CptPort
uid 8978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8979,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "136000,-4375,136750,-3625"
)
tg (CPTG
uid 8980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8981,0
va (VaSet
isHidden 1
)
xt "133000,-4400,136000,-3200"
st "out1"
ju 2
blo "136000,-3400"
)
s (Text
uid 8982,0
va (VaSet
isHidden 1
)
xt "136000,-3200,136000,-3200"
ju 2
blo "136000,-3200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 8964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "131000,-7000,136000,-1000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 8965,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 8966,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,-1300,135310,-100"
st "gates"
blo "131910,-300"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 8967,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,-100,139310,1100"
st "bufferUlogic"
blo "131910,900"
tm "CptNameMgr"
)
*90 (Text
uid 8968,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,1100,134810,2300"
st "I_b1"
blo "131910,2100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8969,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8970,0
text (MLText
uid 8971,0
va (VaSet
isHidden 1
)
xt "131000,1600,147600,2800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 8972,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "131250,-2750,132750,-1250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 8983,0
optionalChildren [
*92 (CptPort
uid 8993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8994,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "130250,3625,131000,4375"
)
tg (CPTG
uid 8995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8996,0
va (VaSet
isHidden 1
)
xt "131000,3600,133300,4800"
st "in1"
blo "131000,4600"
)
s (Text
uid 8997,0
va (VaSet
isHidden 1
)
xt "131000,4800,131000,4800"
blo "131000,4800"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*93 (CptPort
uid 8998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8999,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "136000,3625,136750,4375"
)
tg (CPTG
uid 9000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9001,0
va (VaSet
isHidden 1
)
xt "133000,3600,136000,4800"
st "out1"
ju 2
blo "136000,4600"
)
s (Text
uid 9002,0
va (VaSet
isHidden 1
)
xt "136000,4800,136000,4800"
ju 2
blo "136000,4800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 8984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "131000,1000,136000,7000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 8985,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 8986,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,6700,135310,7900"
st "gates"
blo "131910,7700"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 8987,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,7900,139310,9100"
st "bufferUlogic"
blo "131910,8900"
tm "CptNameMgr"
)
*96 (Text
uid 8988,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,9100,134810,10300"
st "I_b2"
blo "131910,10100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8989,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8990,0
text (MLText
uid 8991,0
va (VaSet
isHidden 1
)
xt "131000,9600,147600,10800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 8992,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "131250,5250,132750,6750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*97 (SaComponent
uid 9003,0
optionalChildren [
*98 (CptPort
uid 9013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9014,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "130250,11625,131000,12375"
)
tg (CPTG
uid 9015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9016,0
va (VaSet
isHidden 1
)
xt "131000,11600,133300,12800"
st "in1"
blo "131000,12600"
)
s (Text
uid 9017,0
va (VaSet
isHidden 1
)
xt "131000,12800,131000,12800"
blo "131000,12800"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*99 (CptPort
uid 9018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9019,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "136000,11625,136750,12375"
)
tg (CPTG
uid 9020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9021,0
va (VaSet
isHidden 1
)
xt "133000,11600,136000,12800"
st "out1"
ju 2
blo "136000,12600"
)
s (Text
uid 9022,0
va (VaSet
isHidden 1
)
xt "136000,12800,136000,12800"
ju 2
blo "136000,12800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 9004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "131000,9000,136000,15000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 9005,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 9006,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,14700,135310,15900"
st "gates"
blo "131910,15700"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 9007,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,15900,139310,17100"
st "bufferUlogic"
blo "131910,16900"
tm "CptNameMgr"
)
*102 (Text
uid 9008,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,17100,134810,18300"
st "I_b3"
blo "131910,18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9009,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9010,0
text (MLText
uid 9011,0
va (VaSet
isHidden 1
)
xt "131000,17600,147600,18800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 9012,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "131250,13250,132750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*103 (SaComponent
uid 9023,0
optionalChildren [
*104 (CptPort
uid 9033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9034,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "130250,19625,131000,20375"
)
tg (CPTG
uid 9035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9036,0
va (VaSet
isHidden 1
)
xt "131000,19600,133300,20800"
st "in1"
blo "131000,20600"
)
s (Text
uid 9037,0
va (VaSet
isHidden 1
)
xt "131000,20800,131000,20800"
blo "131000,20800"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*105 (CptPort
uid 9038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9039,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "136000,19625,136750,20375"
)
tg (CPTG
uid 9040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9041,0
va (VaSet
isHidden 1
)
xt "133000,19600,136000,20800"
st "out1"
ju 2
blo "136000,20600"
)
s (Text
uid 9042,0
va (VaSet
isHidden 1
)
xt "136000,20800,136000,20800"
ju 2
blo "136000,20800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 9024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "131000,17000,136000,23000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 9025,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 9026,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,22700,135310,23900"
st "gates"
blo "131910,23700"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 9027,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,23900,139310,25100"
st "bufferUlogic"
blo "131910,24900"
tm "CptNameMgr"
)
*108 (Text
uid 9028,0
va (VaSet
font "Verdana,9,1"
)
xt "131910,25100,134810,26300"
st "I_b4"
blo "131910,26100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9029,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9030,0
text (MLText
uid 9031,0
va (VaSet
isHidden 1
)
xt "131000,25600,147600,26800"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 9032,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "131250,21250,132750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*109 (SaComponent
uid 9091,0
optionalChildren [
*110 (CptPort
uid 9101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,72625,156000,73375"
)
tg (CPTG
uid 9103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9104,0
va (VaSet
)
xt "157000,72400,160400,73600"
st "clock"
blo "157000,73400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*111 (CptPort
uid 9105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,74625,156000,75375"
)
tg (CPTG
uid 9107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9108,0
va (VaSet
)
xt "157000,74400,160300,75600"
st "reset"
blo "157000,75400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*112 (CptPort
uid 9109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,66625,156000,67375"
)
tg (CPTG
uid 9111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9112,0
va (VaSet
)
xt "157000,66400,161000,67600"
st "pwmIn"
blo "157000,67400"
)
)
thePort (LogicalPort
decl (Decl
n "pwmIn"
t "std_ulogic"
o 2
)
)
)
*113 (CptPort
uid 9113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172000,66625,172750,67375"
)
tg (CPTG
uid 9115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9116,0
va (VaSet
)
xt "166200,66400,171000,67600"
st "pwmOut"
ju 2
blo "171000,67400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwmOut"
t "std_ulogic"
o 4
)
)
)
*114 (CptPort
uid 9117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172000,68625,172750,69375"
)
tg (CPTG
uid 9119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9120,0
va (VaSet
)
xt "165000,68400,171000,69600"
st "pwmOut_n"
ju 2
blo "171000,69400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwmOut_n"
t "std_ulogic"
o 5
)
)
)
*115 (CptPort
uid 9121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,68625,156000,69375"
)
tg (CPTG
uid 9123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9124,0
va (VaSet
)
xt "157000,68400,161500,69600"
st "driveEn"
blo "157000,69400"
)
)
thePort (LogicalPort
decl (Decl
n "driveEn"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 9092,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "156000,63000,172000,77000"
)
oxt "35000,9000,51000,23000"
ttg (MlTextGroup
uid 9093,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 9094,0
va (VaSet
font "Verdana,9,1"
)
xt "156050,76800,160850,78000"
st "Inverter"
blo "156050,77800"
tm "BdLibraryNameMgr"
)
*117 (Text
uid 9095,0
va (VaSet
font "Verdana,9,1"
)
xt "156050,78000,162950,79200"
st "nonOverlap"
blo "156050,79000"
tm "CptNameMgr"
)
*118 (Text
uid 9096,0
va (VaSet
font "Verdana,9,1"
)
xt "156050,79200,161350,80400"
st "I_nOver2"
blo "156050,80200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9097,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9098,0
text (MLText
uid 9099,0
va (VaSet
)
xt "156000,80400,182500,81600"
st "counterBitNb = nonOverlapBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "positive"
value "nonOverlapBitNb"
)
]
)
viewicon (ZoomableIcon
uid 9100,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "156250,75250,157750,76750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*119 (HdlText
uid 9137,0
optionalChildren [
*120 (EmbeddedText
uid 9143,0
commentText (CommentText
uid 9144,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 9145,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,70000,140000,78000"
)
oxt "0,0,18000,5000"
text (MLText
uid 9146,0
va (VaSet
)
xt "124200,70200,138200,76200"
st "
driveEn1 <= '1';
--driveEn2 <= '1' when fullBridge = '1'
--  else '0';
driveEn2 <= '1';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 9138,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,69000,140000,79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 9139,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 9140,0
va (VaSet
font "Verdana,9,1"
)
xt "123800,78800,126200,80000"
st "eb2"
blo "123800,79800"
tm "HdlTextNameMgr"
)
*122 (Text
uid 9141,0
va (VaSet
font "Verdana,9,1"
)
xt "123800,80000,125000,81200"
st "2"
blo "123800,81000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 9142,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,77250,125750,78750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*123 (Net
uid 9163,0
decl (Decl
n "driveEn2"
t "std_ulogic"
o 18
suid 68,0
)
declText (MLText
uid 9164,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15900,1000"
st "SIGNAL driveEn2          : std_ulogic"
)
)
*124 (Net
uid 9165,0
decl (Decl
n "driveEn1"
t "std_ulogic"
o 17
suid 69,0
)
declText (MLText
uid 9166,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15900,1000"
st "SIGNAL driveEn1          : std_ulogic"
)
)
*125 (PortIoIn
uid 9299,0
shape (CompositeShape
uid 9300,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9301,0
sl 0
ro 270
xt "114000,48625,115500,49375"
)
(Line
uid 9302,0
sl 0
ro 270
xt "115500,49000,116000,49000"
pts [
"115500,49000"
"116000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9303,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9304,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "101700,48500,113000,49900"
st "switchEvenOdd"
ju 2
blo "113000,49700"
tm "WireNameMgr"
)
s (Text
uid 9305,0
va (VaSet
font "Verdana,12,0"
)
xt "101700,49900,101700,49900"
ju 2
blo "101700,49900"
tm "SignalTypeMgr"
)
)
)
*126 (Net
uid 9312,0
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 8
suid 70,0
)
declText (MLText
uid 9313,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "switchEvenOdd     : std_uLogic"
)
)
*127 (PortIoIn
uid 9571,0
shape (CompositeShape
uid 9572,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9573,0
sl 0
ro 270
xt "114000,46625,115500,47375"
)
(Line
uid 9574,0
sl 0
ro 270
xt "115500,47000,116000,47000"
pts [
"115500,47000"
"116000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9575,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9576,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "104700,46500,113000,47900"
st "threeLevel"
ju 2
blo "113000,47700"
tm "WireNameMgr"
)
s (Text
uid 9577,0
va (VaSet
font "Verdana,12,0"
)
xt "104700,47900,104700,47900"
ju 2
blo "104700,47900"
tm "SignalTypeMgr"
)
)
)
*128 (Net
uid 9584,0
decl (Decl
n "threeLevel"
t "std_uLogic"
o 9
suid 71,0
)
declText (MLText
uid 9585,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13000,1000"
st "threeLevel        : std_uLogic"
)
)
*129 (SaComponent
uid 9695,0
optionalChildren [
*130 (CptPort
uid 9659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,56625,124000,57375"
)
tg (CPTG
uid 9661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9662,0
va (VaSet
)
xt "125000,56500,128400,57700"
st "clock"
blo "125000,57500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*131 (CptPort
uid 9663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,58625,124000,59375"
)
tg (CPTG
uid 9665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9666,0
va (VaSet
)
xt "125000,58500,128300,59700"
st "reset"
blo "125000,59500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*132 (CptPort
uid 9667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9668,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,44625,124000,45375"
)
tg (CPTG
uid 9669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9670,0
va (VaSet
)
xt "125000,44400,130600,45600"
st "amplitude"
blo "125000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 2007,0
)
)
)
*133 (CptPort
uid 9671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,44625,140750,45375"
)
tg (CPTG
uid 9673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9674,0
va (VaSet
)
xt "135400,44400,139000,45600"
st "pwm1"
ju 2
blo "139000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 2009,0
)
)
)
*134 (CptPort
uid 9675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,54625,124000,55375"
)
tg (CPTG
uid 9677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9678,0
va (VaSet
)
xt "125000,54400,126900,55600"
st "en"
blo "125000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 5
suid 2010,0
)
)
)
*135 (CptPort
uid 9679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,46625,140750,47375"
)
tg (CPTG
uid 9681,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9682,0
va (VaSet
)
xt "135400,46400,139000,47600"
st "pwm2"
ju 2
blo "139000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2"
t "std_ulogic"
o 6
suid 2011,0
)
)
)
*136 (CptPort
uid 9683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,46625,124000,47375"
)
tg (CPTG
uid 9685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9686,0
va (VaSet
)
xt "125000,46400,131700,47600"
st "threeLevel"
blo "125000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "threeLevel"
t "std_ulogic"
o 7
suid 2012,0
)
)
)
*137 (CptPort
uid 9687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,50625,124000,51375"
)
tg (CPTG
uid 9689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9690,0
va (VaSet
)
xt "125000,50400,134900,51600"
st "doubleFrequency"
blo "125000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 8
suid 2013,0
)
)
)
*138 (CptPort
uid 9691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123250,48625,124000,49375"
)
tg (CPTG
uid 9693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9694,0
va (VaSet
)
xt "125000,48400,134200,49600"
st "switchEvenOdd"
blo "125000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 9
suid 2014,0
)
)
)
]
shape (Rectangle
uid 9696,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,41000,140000,61000"
)
oxt "40000,5000,56000,25000"
ttg (MlTextGroup
uid 9697,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 9698,0
va (VaSet
font "Verdana,9,1"
)
xt "124100,61000,128900,62200"
st "Inverter"
blo "124100,62000"
tm "BdLibraryNameMgr"
)
*140 (Text
uid 9699,0
va (VaSet
font "Verdana,9,1"
)
xt "124100,62200,132700,63400"
st "pwmModulator"
blo "124100,63200"
tm "CptNameMgr"
)
*141 (Text
uid 9700,0
va (VaSet
font "Verdana,9,1"
)
xt "124100,63400,128400,64600"
st "I_PWM"
blo "124100,64400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9701,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9702,0
text (MLText
uid 9703,0
va (VaSet
)
xt "124000,65400,144600,66600"
st "pwmBitNb = pwmBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
]
)
viewicon (ZoomableIcon
uid 9704,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "124250,59250,125750,60750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*142 (PortIoOut
uid 9914,0
shape (CompositeShape
uid 9915,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9916,0
sl 0
ro 270
xt "108500,64625,110000,65375"
)
(Line
uid 9917,0
sl 0
ro 270
xt "108000,65000,108500,65000"
pts [
"108000,65000"
"108500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9918,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9919,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "111000,64500,116000,65900"
st "trigger"
blo "111000,65700"
tm "WireNameMgr"
)
s (Text
uid 9920,0
va (VaSet
font "Verdana,12,0"
)
xt "111000,65900,111000,65900"
blo "111000,65900"
tm "SignalTypeMgr"
)
)
)
*143 (Net
uid 9927,0
decl (Decl
n "trigger"
t "std_uLogic"
o 15
suid 72,0
)
declText (MLText
uid 9928,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12300,1000"
st "trigger           : std_uLogic"
)
)
*144 (SaComponent
uid 10197,0
optionalChildren [
*145 (CptPort
uid 10188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10189,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "93250,64625,94000,65375"
)
tg (CPTG
uid 10190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10191,0
va (VaSet
isHidden 1
)
xt "94000,64700,96300,65900"
st "in1"
blo "94000,65700"
)
s (Text
uid 10207,0
va (VaSet
)
xt "94000,65900,94000,65900"
blo "94000,65900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*146 (CptPort
uid 10192,0
optionalChildren [
*147 (Circle
uid 10196,0
va (VaSet
fg "0,65535,0"
)
xt "99000,64625,99750,65375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 10193,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "99750,64625,100500,65375"
)
tg (CPTG
uid 10194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10195,0
va (VaSet
isHidden 1
)
xt "95750,64700,98750,65900"
st "out1"
ju 2
blo "98750,65700"
)
s (Text
uid 10208,0
va (VaSet
)
xt "98750,65900,98750,65900"
ju 2
blo "98750,65900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 10198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94000,62000,99000,68000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 10199,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 10200,0
va (VaSet
font "Verdana,8,1"
)
xt "93910,67700,97010,68700"
st "gates"
blo "93910,68500"
tm "BdLibraryNameMgr"
)
*149 (Text
uid 10201,0
va (VaSet
font "Verdana,8,1"
)
xt "93910,68600,98110,69600"
st "inverter"
blo "93910,69400"
tm "CptNameMgr"
)
*150 (Text
uid 10202,0
va (VaSet
font "Verdana,8,1"
)
xt "93910,69500,97210,70500"
st "I_trig"
blo "93910,70300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10203,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10204,0
text (MLText
uid 10205,0
va (VaSet
font "Verdana,8,0"
)
xt "94000,70600,108100,71600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 10206,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "94250,66250,95750,67750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*151 (PortIoIn
uid 11310,0
shape (CompositeShape
uid 11311,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11312,0
sl 0
ro 270
xt "50000,24625,51500,25375"
)
(Line
uid 11313,0
sl 0
ro 270
xt "51500,25000,52000,25000"
pts [
"51500,25000"
"52000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11314,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11315,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "39300,24500,49000,25900"
st "diffAmplitude"
ju 2
blo "49000,25700"
tm "WireNameMgr"
)
s (Text
uid 11316,0
va (VaSet
font "Verdana,12,0"
)
xt "39300,25900,39300,25900"
ju 2
blo "39300,25900"
tm "SignalTypeMgr"
)
)
)
*152 (Net
uid 11323,0
decl (Decl
n "diffAmplitude"
t "std_uLogic"
o 2
suid 73,0
)
declText (MLText
uid 11324,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13200,1000"
st "diffAmplitude     : std_uLogic"
)
)
*153 (SaComponent
uid 11498,0
optionalChildren [
*154 (CptPort
uid 11482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,28625,60000,29375"
)
tg (CPTG
uid 11484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11485,0
va (VaSet
)
xt "61000,28500,64400,29700"
st "clock"
blo "61000,29500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*155 (CptPort
uid 11486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,24625,76750,25375"
)
tg (CPTG
uid 11488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11489,0
va (VaSet
)
xt "69400,24400,75000,25600"
st "amplitude"
ju 2
blo "75000,25400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude"
t "signed"
b "(amplitudeBitNb-1 downto 0)"
o 4
suid 2,0
)
)
)
*156 (CptPort
uid 11490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,30625,60000,31375"
)
tg (CPTG
uid 11492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11493,0
va (VaSet
)
xt "61000,30500,64300,31700"
st "reset"
blo "61000,31500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*157 (CptPort
uid 11494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59250,24625,60000,25375"
)
tg (CPTG
uid 11496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11497,0
va (VaSet
)
xt "61000,24500,68100,25700"
st "sigmaDelta"
blo "61000,25500"
)
)
thePort (LogicalPort
decl (Decl
n "sigmaDelta"
t "std_ulogic"
o 3
suid 2009,0
)
)
)
]
shape (Rectangle
uid 11499,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "60000,21000,76000,33000"
)
oxt "40000,13000,56000,25000"
ttg (MlTextGroup
uid 11500,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 11501,0
va (VaSet
font "Verdana,9,1"
)
xt "60100,33000,64900,34200"
st "Inverter"
blo "60100,34000"
tm "BdLibraryNameMgr"
)
*159 (Text
uid 11502,0
va (VaSet
font "Verdana,9,1"
)
xt "60100,33900,71200,35100"
st "sigmaDeltaLowpass"
blo "60100,34900"
tm "CptNameMgr"
)
*160 (Text
uid 11503,0
va (VaSet
font "Verdana,9,1"
)
xt "60100,34800,61800,36000"
st "I1"
blo "60100,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11504,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11505,0
text (MLText
uid 11506,0
va (VaSet
)
xt "60000,37400,92600,39800"
st "amplitudeBitNb = pwmBitNb                       ( positive )  
shiftBitNb     = sigmaDeltaLowpassShiftBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "shiftBitNb"
type "positive"
value "sigmaDeltaLowpassShiftBitNb"
)
]
)
viewicon (ZoomableIcon
uid 11507,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "60250,31250,61750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*161 (Net
uid 11508,0
decl (Decl
n "measuredAmplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 20
suid 76,0
)
declText (MLText
uid 11509,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,26700,1000"
st "SIGNAL measuredAmplitude : signed(pwmBitNb-1 downto 0)"
)
)
*162 (Net
uid 11881,0
decl (Decl
n "amplitudeControl"
t "unsigned"
b "(pwmBitNb-1 downto 0)"
o 16
suid 78,0
)
declText (MLText
uid 11882,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,26900,1000"
st "SIGNAL amplitudeControl  : unsigned(pwmBitNb-1 downto 0)"
)
)
*163 (SaComponent
uid 11903,0
optionalChildren [
*164 (CptPort
uid 11883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,50625,92000,51375"
)
tg (CPTG
uid 11885,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11886,0
va (VaSet
)
xt "93000,50500,96400,51700"
st "clock"
blo "93000,51500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*165 (CptPort
uid 11887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,52625,92000,53375"
)
tg (CPTG
uid 11889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11890,0
va (VaSet
)
xt "93000,52500,96300,53700"
st "reset"
blo "93000,53500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*166 (CptPort
uid 11891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,44625,108750,45375"
)
tg (CPTG
uid 11893,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11894,0
va (VaSet
)
xt "104200,44400,107000,45600"
st "sine"
ju 2
blo "107000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sine"
t "signed"
b "(signalBitNb-1 downto 0)"
o 5
suid 2007,0
)
)
)
*167 (CptPort
uid 11895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11896,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,46625,92000,47375"
)
tg (CPTG
uid 11897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11898,0
va (VaSet
)
xt "93200,46500,103200,47700"
st "amplitudeControl"
blo "93200,47500"
)
)
thePort (LogicalPort
decl (Decl
n "amplitudeControl"
t "unsigned"
b "(signalBitNb-1 downto 0)"
o 1
suid 2009,0
)
)
)
*168 (CptPort
uid 11899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,44625,92000,45375"
)
tg (CPTG
uid 11901,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11902,0
va (VaSet
)
xt "93000,44400,96700,45600"
st "phase"
blo "93000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 downto 0)"
o 3
suid 2010,0
)
)
)
]
shape (Rectangle
uid 11904,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,41000,108000,55000"
)
oxt "40000,11000,56000,25000"
ttg (MlTextGroup
uid 11905,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 11906,0
va (VaSet
font "Verdana,9,1"
)
xt "92100,55000,96900,56200"
st "Inverter"
blo "92100,56000"
tm "BdLibraryNameMgr"
)
*170 (Text
uid 11907,0
va (VaSet
font "Verdana,9,1"
)
xt "92100,55900,95600,57100"
st "cordic"
blo "92100,56900"
tm "CptNameMgr"
)
*171 (Text
uid 11908,0
va (VaSet
font "Verdana,9,1"
)
xt "92100,56800,95200,58000"
st "I_sin"
blo "92100,57800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11909,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11910,0
text (MLText
uid 11911,0
va (VaSet
)
xt "92000,57500,116800,61100"
st "phaseBitNb    = phaseBitNb       ( positive )  
signalBitNb   = pwmBitNb         ( positive )  
sineAmplitude = sineAmplitude    ( real     )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "signalBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "sineAmplitude"
type "real"
value "sineAmplitude"
)
]
)
viewicon (ZoomableIcon
uid 11912,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "92250,53250,93750,54750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*172 (PortIoIn
uid 12075,0
shape (CompositeShape
uid 12076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12077,0
sl 0
ro 270
xt "93000,132625,94500,133375"
)
(Line
uid 12078,0
sl 0
ro 270
xt "94500,133000,95000,133000"
pts [
"94500,133000"
"95000,133000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12079,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12080,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80700,132300,92000,133700"
st "mainsTriggered"
ju 2
blo "92000,133500"
tm "WireNameMgr"
)
s (Text
uid 12081,0
va (VaSet
font "Verdana,12,0"
)
xt "80700,133700,80700,133700"
ju 2
blo "80700,133700"
tm "SignalTypeMgr"
)
)
)
*173 (Net
uid 12088,0
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 25
suid 79,0
)
declText (MLText
uid 12089,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "mainsTriggered    : std_uLogic"
)
)
*174 (HdlText
uid 12333,0
optionalChildren [
*175 (EmbeddedText
uid 12339,0
commentText (CommentText
uid 12340,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12341,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "24000,114000,42000,119000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12342,0
va (VaSet
)
xt "24200,114200,41500,117800"
st "
in6 <= (9 => '0', others=> '0');



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 12334,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,109000,53000,119000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12335,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 12336,0
va (VaSet
font "Verdana,9,1"
)
xt "47800,112800,50200,114000"
st "eb4"
blo "47800,113800"
tm "HdlTextNameMgr"
)
*177 (Text
uid 12337,0
va (VaSet
font "Verdana,9,1"
)
xt "47800,114000,49000,115200"
st "4"
blo "47800,115000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12338,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,117250,46750,118750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*178 (HdlText
uid 12343,0
optionalChildren [
*179 (EmbeddedText
uid 12349,0
commentText (CommentText
uid 12350,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12351,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "24000,136000,42000,141000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12352,0
va (VaSet
)
xt "24200,136200,41500,139800"
st "
in7 <= (8 => '1', others=> '0');



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 12344,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "45000,131000,53000,141000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12345,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
uid 12346,0
va (VaSet
font "Verdana,9,1"
)
xt "47800,134800,50200,136000"
st "eb5"
blo "47800,135800"
tm "HdlTextNameMgr"
)
*181 (Text
uid 12347,0
va (VaSet
font "Verdana,9,1"
)
xt "47800,136000,49000,137200"
st "5"
blo "47800,137000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12348,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,139250,46750,140750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*182 (SaComponent
uid 12353,0
optionalChildren [
*183 (CptPort
uid 12363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12364,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,102625,55000,103375"
)
tg (CPTG
uid 12365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12366,0
va (VaSet
)
xt "56000,102400,57300,103600"
st "a"
blo "56000,103400"
)
s (Text
uid 12367,0
va (VaSet
)
xt "56000,103600,56000,103600"
blo "56000,103600"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*184 (CptPort
uid 12368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,108625,63750,109375"
)
tg (CPTG
uid 12370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12371,0
va (VaSet
)
xt "60600,108400,62000,109600"
st "lt"
ju 2
blo "62000,109400"
)
s (Text
uid 12372,0
va (VaSet
)
xt "62000,109600,62000,109600"
ju 2
blo "62000,109600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lt"
t "std_ulogic"
o 2
)
)
)
*185 (CptPort
uid 12373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12374,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,106625,55000,107375"
)
tg (CPTG
uid 12375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12376,0
va (VaSet
)
xt "56000,106400,57300,107600"
st "b"
blo "56000,107400"
)
s (Text
uid 12377,0
va (VaSet
)
xt "56000,107600,56000,107600"
blo "56000,107600"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 3
)
)
)
*186 (CptPort
uid 12378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,106625,63750,107375"
)
tg (CPTG
uid 12380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12381,0
va (VaSet
)
xt "60400,106400,62000,107600"
st "le"
ju 2
blo "62000,107400"
)
s (Text
uid 12382,0
va (VaSet
)
xt "62000,107600,62000,107600"
ju 2
blo "62000,107600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "le"
t "std_ulogic"
o 4
)
)
)
*187 (CptPort
uid 12383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,104625,63750,105375"
)
tg (CPTG
uid 12385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12386,0
va (VaSet
)
xt "60100,104400,62000,105600"
st "eq"
ju 2
blo "62000,105400"
)
s (Text
uid 12387,0
va (VaSet
)
xt "62000,105600,62000,105600"
ju 2
blo "62000,105600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eq"
t "std_ulogic"
o 5
)
)
)
*188 (CptPort
uid 12388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,102625,63750,103375"
)
tg (CPTG
uid 12390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12391,0
va (VaSet
)
xt "60100,102400,62000,103600"
st "ge"
ju 2
blo "62000,103400"
)
s (Text
uid 12392,0
va (VaSet
)
xt "62000,103600,62000,103600"
ju 2
blo "62000,103600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ge"
t "std_ulogic"
o 6
)
)
)
*189 (CptPort
uid 12393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12394,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63000,100625,63750,101375"
)
tg (CPTG
uid 12395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12396,0
va (VaSet
)
xt "60300,100400,62000,101600"
st "gt"
ju 2
blo "62000,101400"
)
s (Text
uid 12397,0
va (VaSet
)
xt "62000,101600,62000,101600"
ju 2
blo "62000,101600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gt"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 12354,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,97000,63000,113000"
)
showPorts 0
oxt "35000,8000,43000,24000"
ttg (MlTextGroup
uid 12355,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*190 (Text
uid 12356,0
va (VaSet
font "Arial,8,1"
)
xt "55910,112700,59910,113700"
st "operators"
blo "55910,113500"
tm "BdLibraryNameMgr"
)
*191 (Text
uid 12357,0
va (VaSet
font "Arial,8,1"
)
xt "55910,113700,62510,114700"
st "compareSigned"
blo "55910,114500"
tm "CptNameMgr"
)
*192 (Text
uid 12358,0
va (VaSet
font "Arial,8,1"
)
xt "55910,114700,56910,115700"
st "I2"
blo "55910,115500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12359,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12360,0
text (MLText
uid 12361,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,115400,76000,117000"
st "dataBitNb = 8            ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12362,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,111250,56750,112750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*193 (SaComponent
uid 12398,0
optionalChildren [
*194 (CptPort
uid 12408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12409,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,124625,55000,125375"
)
tg (CPTG
uid 12410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12411,0
va (VaSet
)
xt "56000,124400,57300,125600"
st "a"
blo "56000,125400"
)
s (Text
uid 12412,0
va (VaSet
)
xt "56000,125600,56000,125600"
blo "56000,125600"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*195 (CptPort
uid 12413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12414,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "63000,130625,63750,131375"
)
tg (CPTG
uid 12415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12416,0
va (VaSet
)
xt "60600,130400,62000,131600"
st "lt"
ju 2
blo "62000,131400"
)
s (Text
uid 12417,0
va (VaSet
)
xt "62000,131600,62000,131600"
ju 2
blo "62000,131600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lt"
t "std_ulogic"
o 2
)
)
)
*196 (CptPort
uid 12418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12419,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,128625,55000,129375"
)
tg (CPTG
uid 12420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12421,0
va (VaSet
)
xt "56000,128400,57300,129600"
st "b"
blo "56000,129400"
)
s (Text
uid 12422,0
va (VaSet
)
xt "56000,129600,56000,129600"
blo "56000,129600"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "signed"
b "(dataBitNb-1 DOWNTO 0)"
o 3
)
)
)
*197 (CptPort
uid 12423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,128625,63750,129375"
)
tg (CPTG
uid 12425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12426,0
va (VaSet
)
xt "60400,128400,62000,129600"
st "le"
ju 2
blo "62000,129400"
)
s (Text
uid 12427,0
va (VaSet
)
xt "62000,129600,62000,129600"
ju 2
blo "62000,129600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "le"
t "std_ulogic"
o 4
)
)
)
*198 (CptPort
uid 12428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,126625,63750,127375"
)
tg (CPTG
uid 12430,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12431,0
va (VaSet
)
xt "60100,126400,62000,127600"
st "eq"
ju 2
blo "62000,127400"
)
s (Text
uid 12432,0
va (VaSet
)
xt "62000,127600,62000,127600"
ju 2
blo "62000,127600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eq"
t "std_ulogic"
o 5
)
)
)
*199 (CptPort
uid 12433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,124625,63750,125375"
)
tg (CPTG
uid 12435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12436,0
va (VaSet
)
xt "60100,124400,62000,125600"
st "ge"
ju 2
blo "62000,125400"
)
s (Text
uid 12437,0
va (VaSet
)
xt "62000,125600,62000,125600"
ju 2
blo "62000,125600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ge"
t "std_ulogic"
o 6
)
)
)
*200 (CptPort
uid 12438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,122625,63750,123375"
)
tg (CPTG
uid 12440,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12441,0
va (VaSet
)
xt "60300,122400,62000,123600"
st "gt"
ju 2
blo "62000,123400"
)
s (Text
uid 12442,0
va (VaSet
)
xt "62000,123600,62000,123600"
ju 2
blo "62000,123600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gt"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 12399,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,119000,63000,135000"
)
showPorts 0
oxt "35000,8000,43000,24000"
ttg (MlTextGroup
uid 12400,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*201 (Text
uid 12401,0
va (VaSet
font "Arial,8,1"
)
xt "55910,134700,59910,135700"
st "operators"
blo "55910,135500"
tm "BdLibraryNameMgr"
)
*202 (Text
uid 12402,0
va (VaSet
font "Arial,8,1"
)
xt "55910,135700,62510,136700"
st "compareSigned"
blo "55910,136500"
tm "CptNameMgr"
)
*203 (Text
uid 12403,0
va (VaSet
font "Arial,8,1"
)
xt "55910,136700,56910,137700"
st "I5"
blo "55910,137500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12404,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12405,0
text (MLText
uid 12406,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,137800,76000,139400"
st "dataBitNb = 8            ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12407,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,133250,56750,134750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*204 (SaComponent
uid 12443,0
optionalChildren [
*205 (CptPort
uid 12453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12454,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75250,110625,76000,111375"
)
tg (CPTG
uid 12455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12456,0
sl 0
va (VaSet
)
xt "76000,110500,78300,111700"
st "in0"
blo "76000,111500"
)
s (Text
uid 12457,0
sl 0
va (VaSet
)
xt "76000,111700,76000,111700"
blo "76000,111700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_uLogic"
o 3
)
)
)
*206 (CptPort
uid 12458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12459,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "75250,116625,76000,117375"
)
tg (CPTG
uid 12460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12461,0
sl 0
va (VaSet
)
xt "75550,116400,77850,117600"
st "in1"
blo "75550,117400"
)
s (Text
uid 12462,0
sl 0
va (VaSet
)
xt "75550,117600,75550,117600"
blo "75550,117600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 4
)
)
)
*207 (CptPort
uid 12463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12464,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "82000,113625,82750,114375"
)
tg (CPTG
uid 12465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12466,0
sl 0
va (VaSet
)
xt "77300,113400,82000,114600"
st "MuxOut"
ju 2
blo "82000,114400"
)
s (Text
uid 12467,0
sl 0
va (VaSet
)
xt "82000,114600,82000,114600"
ju 2
blo "82000,114600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MuxOut"
t "std_uLogic"
o 7
)
)
)
*208 (CptPort
uid 12468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12469,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78625,118667,79375,119417"
)
tg (CPTG
uid 12470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12471,0
sl 0
va (VaSet
)
xt "78000,117800,80200,119000"
st "sel"
blo "78000,118800"
)
s (Text
uid 12472,0
sl 0
va (VaSet
)
xt "78000,119000,78000,119000"
blo "78000,119000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 1
)
)
)
]
shape (Mux
uid 12444,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "76000,107000,82000,121000"
)
showPorts 0
oxt "34000,10000,40000,24000"
ttg (MlTextGroup
uid 12445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 12446,0
va (VaSet
font "Verdana,8,1"
)
xt "76600,121700,79700,122700"
st "gates"
blo "76600,122500"
tm "BdLibraryNameMgr"
)
*210 (Text
uid 12447,0
va (VaSet
font "Verdana,8,1"
)
xt "76600,122700,81300,123700"
st "mux2to1"
blo "76600,123500"
tm "CptNameMgr"
)
*211 (Text
uid 12448,0
va (VaSet
font "Verdana,8,1"
)
xt "76600,123700,78200,124700"
st "I7"
blo "76600,124500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12449,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12450,0
text (MLText
uid 12451,0
va (VaSet
font "Verdana,8,0"
)
xt "76000,123600,90100,124600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12452,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "76250,119250,77750,120750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
selT 0
)
archFileType "UNKNOWN"
)
*212 (SaComponent
uid 12473,0
optionalChildren [
*213 (CptPort
uid 12483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12484,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "86250,114625,87000,115375"
)
tg (CPTG
uid 12485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12486,0
va (VaSet
)
xt "88000,113400,89400,114600"
st "T"
blo "88000,114400"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_uLogic"
o 3
)
)
)
*214 (CptPort
uid 12487,0
optionalChildren [
*215 (FFT
pts [
"87750,118000"
"87000,118375"
"87000,117625"
]
uid 12491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,117625,87750,118375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,117625,87000,118375"
)
tg (CPTG
uid 12489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12490,0
va (VaSet
)
xt "88000,117600,90800,118800"
st "CLK"
blo "88000,118600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*216 (CptPort
uid 12492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12493,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90625,120000,91375,120750"
)
tg (CPTG
uid 12494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12495,0
va (VaSet
)
xt "90000,119000,92800,120200"
st "CLR"
blo "90000,120000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*217 (CptPort
uid 12496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12497,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "93000,113625,93750,114375"
)
tg (CPTG
uid 12498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12499,0
va (VaSet
)
xt "90400,113500,92000,114700"
st "Q"
ju 2
blo "92000,114500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 12474,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "87000,112000,93000,120000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 12475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
uid 12476,0
va (VaSet
font "Verdana,8,1"
)
xt "93600,115700,99600,116700"
st "sequential"
blo "93600,116500"
tm "BdLibraryNameMgr"
)
*219 (Text
uid 12477,0
va (VaSet
font "Verdana,8,1"
)
xt "93600,116700,95700,117700"
st "TFF"
blo "93600,117500"
tm "CptNameMgr"
)
*220 (Text
uid 12478,0
va (VaSet
font "Verdana,8,1"
)
xt "93600,117700,95200,118700"
st "I6"
blo "93600,118500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12480,0
text (MLText
uid 12481,0
va (VaSet
font "Verdana,8,0"
)
xt "87000,121000,101100,122000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12482,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "87250,118250,88750,119750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*221 (Blk
uid 12500,0
shape (Rectangle
uid 12501,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "107000,125000,115000,135000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12502,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 12503,0
va (VaSet
font "Verdana,9,1"
)
xt "108600,128200,113400,129400"
st "Inverter"
blo "108600,129200"
tm "BdLibraryNameMgr"
)
*223 (Text
uid 12504,0
va (VaSet
font "Verdana,9,1"
)
xt "108600,129400,118400,130600"
st "detecteur_flanc1"
blo "108600,130400"
tm "BlkNameMgr"
)
*224 (Text
uid 12505,0
va (VaSet
font "Verdana,9,1"
)
xt "108600,130600,110300,131800"
st "I3"
blo "108600,131600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12506,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12507,0
text (MLText
uid 12508,0
va (VaSet
isHidden 1
)
xt "108600,138200,108600,138200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12509,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,133250,108750,134750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*225 (Blk
uid 12510,0
shape (Rectangle
uid 12511,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "107000,108000,115000,118000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12512,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*226 (Text
uid 12513,0
va (VaSet
font "Verdana,9,1"
)
xt "108600,111200,113400,112400"
st "Inverter"
blo "108600,112200"
tm "BdLibraryNameMgr"
)
*227 (Text
uid 12514,0
va (VaSet
font "Verdana,9,1"
)
xt "108600,112400,113100,113600"
st "Syncro2"
blo "108600,113400"
tm "BlkNameMgr"
)
*228 (Text
uid 12515,0
va (VaSet
font "Verdana,9,1"
)
xt "108600,113600,110300,114800"
st "I4"
blo "108600,114600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12516,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12517,0
text (MLText
uid 12518,0
va (VaSet
isHidden 1
)
xt "108600,121200,108600,121200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 12519,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,116250,108750,117750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
*229 (SaComponent
uid 12520,0
optionalChildren [
*230 (CptPort
uid 12530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12531,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "128250,111625,129000,112375"
)
tg (CPTG
uid 12532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12533,0
va (VaSet
isHidden 1
)
xt "129000,111600,138500,112800"
st "in1 : std_uLogic"
blo "129000,112600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*231 (CptPort
uid 12534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12535,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "128250,115625,129000,116375"
)
tg (CPTG
uid 12536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12537,0
va (VaSet
isHidden 1
)
xt "129000,115600,138500,116800"
st "in2 : std_uLogic"
blo "129000,116600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*232 (CptPort
uid 12538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12539,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "135950,113625,136700,114375"
)
tg (CPTG
uid 12540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12541,0
va (VaSet
isHidden 1
)
xt "125800,113550,136000,114750"
st "out1 : std_uLogic"
ju 2
blo "136000,114550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 12521,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,111000,136000,117000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 12522,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
uid 12523,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,116700,132700,117700"
st "gates"
blo "129600,117500"
tm "BdLibraryNameMgr"
)
*234 (Text
uid 12524,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,117700,132500,118700"
st "and2"
blo "129600,118500"
tm "CptNameMgr"
)
*235 (Text
uid 12525,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,118700,131200,119700"
st "I8"
blo "129600,119500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12526,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12527,0
text (MLText
uid 12528,0
va (VaSet
font "Verdana,8,0"
)
xt "131000,119600,145100,120600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12529,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "129250,115250,130750,116750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*236 (SaComponent
uid 12542,0
optionalChildren [
*237 (CptPort
uid 12552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12553,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "128250,127625,129000,128375"
)
tg (CPTG
uid 12554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12555,0
va (VaSet
isHidden 1
)
xt "129000,127600,138500,128800"
st "in1 : std_uLogic"
blo "129000,128600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*238 (CptPort
uid 12556,0
optionalChildren [
*239 (Circle
uid 12560,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128250,131625,129000,132375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12557,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127500,131625,128250,132375"
)
tg (CPTG
uid 12558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12559,0
va (VaSet
isHidden 1
)
xt "129000,131600,138500,132800"
st "in2 : std_uLogic"
blo "129000,132600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*240 (CptPort
uid 12561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12562,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "135950,129625,136700,130375"
)
tg (CPTG
uid 12563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12564,0
va (VaSet
isHidden 1
)
xt "125800,129550,136000,130750"
st "out1 : std_uLogic"
ju 2
blo "136000,130550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 12543,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,127000,136000,133000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 12544,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
uid 12545,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,132700,132700,133700"
st "gates"
blo "129600,133500"
tm "BdLibraryNameMgr"
)
*242 (Text
uid 12546,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,133700,134500,134700"
st "and2inv1"
blo "129600,134500"
tm "CptNameMgr"
)
*243 (Text
uid 12547,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,134700,131200,135700"
st "I9"
blo "129600,135500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12548,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12549,0
text (MLText
uid 12550,0
va (VaSet
font "Verdana,8,0"
)
xt "131000,136000,145100,137000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12551,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "129250,131250,130750,132750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*244 (SaComponent
uid 12565,0
optionalChildren [
*245 (CptPort
uid 12575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12576,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "157250,117625,158000,118375"
)
tg (CPTG
uid 12577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12578,0
va (VaSet
)
xt "158000,117400,160300,118600"
st "in1"
blo "158000,118400"
)
s (Text
uid 12579,0
va (VaSet
)
xt "158000,118600,158000,118600"
blo "158000,118600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*246 (CptPort
uid 12580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12581,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "163000,119625,163750,120375"
)
tg (CPTG
uid 12582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12583,0
va (VaSet
)
xt "160000,119400,163000,120600"
st "out1"
ju 2
blo "163000,120400"
)
s (Text
uid 12584,0
va (VaSet
)
xt "163000,120600,163000,120600"
ju 2
blo "163000,120600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 2
)
)
)
*247 (CptPort
uid 12585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12586,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "157250,121625,158000,122375"
)
tg (CPTG
uid 12587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12588,0
va (VaSet
)
xt "158000,121400,160300,122600"
st "in2"
blo "158000,122400"
)
s (Text
uid 12589,0
va (VaSet
)
xt "158000,122600,158000,122600"
blo "158000,122600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
)
)
)
]
shape (Alu
uid 12566,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "158000,116000,163000,124000"
)
showPorts 0
oxt "35000,16000,40000,24000"
ttg (MlTextGroup
uid 12567,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*248 (Text
uid 12568,0
va (VaSet
font "Arial,8,1"
)
xt "158910,123700,162910,124700"
st "operators"
blo "158910,124500"
tm "BdLibraryNameMgr"
)
*249 (Text
uid 12569,0
va (VaSet
font "Arial,8,1"
)
xt "158910,124700,164710,125700"
st "addUnsigned"
blo "158910,125500"
tm "CptNameMgr"
)
*250 (Text
uid 12570,0
va (VaSet
font "Arial,8,1"
)
xt "158910,125700,160310,126700"
st "I10"
blo "158910,126500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12571,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12572,0
text (MLText
uid 12573,0
va (VaSet
font "Courier New,8,0"
)
xt "158000,126800,179000,128400"
st "dataBitNb = 8            ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12574,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "158250,122250,159750,123750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*251 (SaComponent
uid 12590,0
optionalChildren [
*252 (CptPort
uid 12600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12601,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "157250,101625,158000,102375"
)
tg (CPTG
uid 12602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12603,0
va (VaSet
)
xt "158000,101400,160300,102600"
st "in1"
blo "158000,102400"
)
s (Text
uid 12604,0
va (VaSet
)
xt "158000,102600,158000,102600"
blo "158000,102600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*253 (CptPort
uid 12605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12606,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "163000,103625,163750,104375"
)
tg (CPTG
uid 12607,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12608,0
va (VaSet
)
xt "160000,103400,163000,104600"
st "out1"
ju 2
blo "163000,104400"
)
s (Text
uid 12609,0
va (VaSet
)
xt "163000,104600,163000,104600"
ju 2
blo "163000,104600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 2
)
)
)
*254 (CptPort
uid 12610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12611,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "157250,105625,158000,106375"
)
tg (CPTG
uid 12612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12613,0
va (VaSet
)
xt "158000,105400,160300,106600"
st "in2"
blo "158000,106400"
)
s (Text
uid 12614,0
va (VaSet
)
xt "158000,106600,158000,106600"
blo "158000,106600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
)
)
)
]
shape (Alu
uid 12591,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "158000,100000,163000,108000"
)
showPorts 0
oxt "35000,16000,40000,24000"
ttg (MlTextGroup
uid 12592,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*255 (Text
uid 12593,0
va (VaSet
font "Arial,8,1"
)
xt "158910,107700,162910,108700"
st "operators"
blo "158910,108500"
tm "BdLibraryNameMgr"
)
*256 (Text
uid 12594,0
va (VaSet
font "Arial,8,1"
)
xt "158910,108700,164710,109700"
st "subUnsigned"
blo "158910,109500"
tm "CptNameMgr"
)
*257 (Text
uid 12595,0
va (VaSet
font "Arial,8,1"
)
xt "158910,109700,160310,110700"
st "I11"
blo "158910,110500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12596,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12597,0
text (MLText
uid 12598,0
va (VaSet
font "Courier New,8,0"
)
xt "158000,110800,179000,112400"
st "dataBitNb = 8            ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12599,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "158250,106250,159750,107750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*258 (Net
uid 12756,0
lang 11
decl (Decl
n "clk"
t "unsigned"
o 27
suid 81,0
)
declText (MLText
uid 12757,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14600,1000"
st "SIGNAL clk               : unsigned"
)
)
*259 (Net
uid 12758,0
lang 11
decl (Decl
n "rst"
t "unsigned"
o 28
suid 82,0
)
declText (MLText
uid 12759,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL rst               : unsigned"
)
)
*260 (Net
uid 12760,0
decl (Decl
n "in6"
t "std_uLogic"
o 29
suid 83,0
)
declText (MLText
uid 12761,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15300,1000"
st "SIGNAL in6               : std_uLogic"
)
)
*261 (Net
uid 12764,0
decl (Decl
n "in7"
t "std_uLogic"
o 31
suid 85,0
)
declText (MLText
uid 12765,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15300,1000"
st "SIGNAL in7               : std_uLogic"
)
)
*262 (Net
uid 12766,0
decl (Decl
n "gt"
t "std_ulogic"
o 32
suid 86,0
)
declText (MLText
uid 12767,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15000,1000"
st "SIGNAL gt                : std_ulogic"
)
)
*263 (Net
uid 12768,0
decl (Decl
n "lt"
t "std_ulogic"
o 33
suid 87,0
)
declText (MLText
uid 12769,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14700,1000"
st "SIGNAL lt                : std_ulogic"
)
)
*264 (Net
uid 12770,0
decl (Decl
n "out2"
t "std_uLogic"
o 34
suid 88,0
)
declText (MLText
uid 12771,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15600,1000"
st "SIGNAL out2              : std_uLogic"
)
)
*265 (Net
uid 12774,0
decl (Decl
n "Q"
t "std_uLogic"
o 36
suid 90,0
)
declText (MLText
uid 12775,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15300,1000"
st "SIGNAL Q                 : std_uLogic"
)
)
*266 (Net
uid 12776,0
decl (Decl
n "flanc_m_sinus"
t "std_uLogic"
o 37
suid 91,0
)
declText (MLText
uid 12777,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,16800,1000"
st "SIGNAL flanc_m_sinus     : std_uLogic"
)
)
*267 (Net
uid 12778,0
decl (Decl
n "flac_m_carre"
t "std_uLogic"
o 38
suid 92,0
)
declText (MLText
uid 12779,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,16600,1000"
st "SIGNAL flac_m_carre      : std_uLogic"
)
)
*268 (Net
uid 12868,0
decl (Decl
n "out4"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 95,0
)
declText (MLText
uid 12869,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25900,1000"
st "SIGNAL out4              : unsigned(dataBitNb-1 DOWNTO 0)"
)
)
*269 (Net
uid 12874,0
decl (Decl
n "out5"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 39
suid 96,0
)
declText (MLText
uid 12875,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25900,1000"
st "SIGNAL out5              : unsigned(dataBitNb-1 DOWNTO 0)"
)
)
*270 (SaComponent
uid 12880,0
optionalChildren [
*271 (CptPort
uid 12890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,120625,220000,121375"
)
tg (CPTG
uid 12892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12893,0
va (VaSet
)
xt "221000,120500,224400,121700"
st "clock"
blo "221000,121500"
)
s (Text
uid 12894,0
va (VaSet
)
xt "221000,121700,221000,121700"
blo "221000,121700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*272 (CptPort
uid 12895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12896,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,114625,220000,115375"
)
tg (CPTG
uid 12897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12898,0
va (VaSet
)
xt "221000,114500,225000,115700"
st "dataIn"
blo "221000,115500"
)
s (Text
uid 12899,0
va (VaSet
)
xt "221000,115700,221000,115700"
blo "221000,115700"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 1
)
)
)
*273 (CptPort
uid 12900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236000,114625,236750,115375"
)
tg (CPTG
uid 12902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12903,0
va (VaSet
)
xt "230200,114400,235000,115600"
st "dataOut"
ju 2
blo "235000,115400"
)
s (Text
uid 12904,0
va (VaSet
)
xt "235000,115600,235000,115600"
ju 2
blo "235000,115600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 3
)
)
)
*274 (CptPort
uid 12905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,118625,220000,119375"
)
tg (CPTG
uid 12907,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12908,0
va (VaSet
)
xt "221000,118500,225000,119700"
st "enable"
blo "221000,119500"
)
s (Text
uid 12909,0
va (VaSet
)
xt "221000,119700,221000,119700"
blo "221000,119700"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
)
)
)
*275 (CptPort
uid 12910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "219250,122625,220000,123375"
)
tg (CPTG
uid 12912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12913,0
va (VaSet
)
xt "221000,122500,224300,123700"
st "reset"
blo "221000,123500"
)
s (Text
uid 12914,0
va (VaSet
)
xt "221000,123700,221000,123700"
blo "221000,123700"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
)
)
)
]
shape (Rectangle
uid 12881,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "220000,111000,236000,125000"
)
oxt "38000,10000,54000,24000"
ttg (MlTextGroup
uid 12882,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*276 (Text
uid 12883,0
va (VaSet
font "Verdana,8,1"
)
xt "219910,125700,225910,126700"
st "sequential"
blo "219910,126500"
tm "BdLibraryNameMgr"
)
*277 (Text
uid 12884,0
va (VaSet
font "Verdana,8,1"
)
xt "219910,126700,229110,127700"
st "registerUnsigned"
blo "219910,127500"
tm "CptNameMgr"
)
*278 (Text
uid 12885,0
va (VaSet
font "Verdana,8,1"
)
xt "219910,127700,222110,128700"
st "I12"
blo "219910,128500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12886,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12887,0
text (MLText
uid 12888,0
va (VaSet
font "Verdana,8,0"
)
xt "220000,128800,239200,130800"
st "delay         = gateDelay     ( time     )  
registerBitNb = phaseBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "phaseBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12889,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "220250,123250,221750,124750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*279 (Net
uid 12915,0
decl (Decl
n "dataOut"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 40
suid 97,0
)
declText (MLText
uid 12916,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27600,1000"
st "SIGNAL dataOut           : unsigned(registerBitNb-1 DOWNTO 0)"
)
)
*280 (SaComponent
uid 12927,0
optionalChildren [
*281 (CptPort
uid 12937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12938,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "198250,110625,199000,111375"
)
tg (CPTG
uid 12939,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12940,0
va (VaSet
)
xt "199000,110500,201300,111700"
st "in0"
blo "199000,111500"
)
s (Text
uid 12941,0
va (VaSet
)
xt "199000,111700,199000,111700"
blo "199000,111700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
)
)
)
*282 (CptPort
uid 12942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12943,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "206000,114625,206750,115375"
)
tg (CPTG
uid 12944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12945,0
va (VaSet
)
xt "203300,114400,208000,115600"
st "muxOut"
ju 2
blo "208000,115400"
)
s (Text
uid 12946,0
va (VaSet
)
xt "208000,115600,208000,115600"
ju 2
blo "208000,115600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
)
)
)
*283 (CptPort
uid 12947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12948,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "201625,120714,202375,121464"
)
tg (CPTG
uid 12949,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12950,0
ro 270
va (VaSet
)
xt "201500,118181,202700,120381"
st "sel"
blo "202500,120381"
)
s (Text
uid 12951,0
ro 270
va (VaSet
)
xt "202700,120381,202700,120381"
blo "202700,120381"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 2
)
)
)
*284 (CptPort
uid 12952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12953,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "198250,118625,199000,119375"
)
tg (CPTG
uid 12954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12955,0
va (VaSet
)
xt "199000,118500,201300,119700"
st "in1"
blo "199000,119500"
)
s (Text
uid 12956,0
va (VaSet
)
xt "199000,119700,199000,119700"
blo "199000,119700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 4
)
)
)
]
shape (Mux
uid 12928,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "199000,107000,206000,123000"
)
showPorts 0
oxt "38000,2000,44000,18000"
ttg (MlTextGroup
uid 12929,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 12930,0
va (VaSet
font "Verdana,8,1"
)
xt "203600,118700,206700,119700"
st "gates"
blo "203600,119500"
tm "BdLibraryNameMgr"
)
*286 (Text
uid 12931,0
va (VaSet
font "Verdana,8,1"
)
xt "203600,119700,213300,120700"
st "mux2to1Unsigned"
blo "203600,120500"
tm "CptNameMgr"
)
*287 (Text
uid 12932,0
va (VaSet
font "Verdana,8,1"
)
xt "203600,120700,205800,121700"
st "I13"
blo "203600,121500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12933,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12934,0
text (MLText
uid 12935,0
va (VaSet
font "Verdana,8,0"
)
xt "204000,121800,220500,123800"
st "dataBitNb = 8            ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12936,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "199250,121250,200750,122750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*288 (HdlText
uid 12957,0
optionalChildren [
*289 (EmbeddedText
uid 12963,0
commentText (CommentText
uid 12964,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12965,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "108000,141000,126000,146000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12966,0
va (VaSet
)
xt "108200,141200,125500,144800"
st "
in8 <= (1 => '1', others=> '0');



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 12958,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "127000,138000,135000,148000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12959,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*290 (Text
uid 12960,0
va (VaSet
font "Verdana,9,1"
)
xt "129800,141800,132200,143000"
st "eb7"
blo "129800,142800"
tm "HdlTextNameMgr"
)
*291 (Text
uid 12961,0
va (VaSet
font "Verdana,9,1"
)
xt "129800,143000,131000,144200"
st "7"
blo "129800,144000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12962,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "127250,146250,128750,147750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*292 (Net
uid 13077,0
lang 11
decl (Decl
n "dbus0"
t "unsigned"
b "(1 downto 0)"
o 39
suid 98,0
)
declText (MLText
uid 13078,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,21200,1000"
st "SIGNAL dbus0             : unsigned(1 downto 0)"
)
)
*293 (Net
uid 13135,0
decl (Decl
n "muxOut"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 40
suid 99,0
)
declText (MLText
uid 13136,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,26700,1000"
st "SIGNAL muxOut            : unsigned(dataBitNb-1 DOWNTO 0)"
)
)
*294 (SaComponent
uid 13165,0
optionalChildren [
*295 (CptPort
uid 13141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13142,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "175250,104625,176000,105375"
)
tg (CPTG
uid 13143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13144,0
va (VaSet
)
xt "176000,104500,178300,105700"
st "in0"
blo "176000,105500"
)
s (Text
uid 13175,0
va (VaSet
)
xt "176000,105700,176000,105700"
blo "176000,105700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*296 (CptPort
uid 13145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13146,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "183000,110625,183750,111375"
)
tg (CPTG
uid 13147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13148,0
va (VaSet
)
xt "178300,110500,183000,111700"
st "muxOut"
ju 2
blo "183000,111500"
)
s (Text
uid 13176,0
va (VaSet
)
xt "183000,111700,183000,111700"
ju 2
blo "183000,111700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*297 (CptPort
uid 13149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13150,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "178625,118143,179375,118893"
)
tg (CPTG
uid 13151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13152,0
ro 270
va (VaSet
)
xt "178500,115610,179700,117810"
st "sel"
blo "179500,117810"
)
s (Text
uid 13177,0
ro 270
va (VaSet
)
xt "179700,117810,179700,117810"
blo "179700,117810"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "unsigned"
b "(1 DOWNTO 0)"
o 2
suid 3,0
)
)
)
*298 (CptPort
uid 13153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13154,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "175250,108625,176000,109375"
)
tg (CPTG
uid 13155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13156,0
va (VaSet
)
xt "176000,108500,178300,109700"
st "in1"
blo "176000,109500"
)
s (Text
uid 13178,0
va (VaSet
)
xt "176000,109700,176000,109700"
blo "176000,109700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*299 (CptPort
uid 13157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13158,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "175250,112625,176000,113375"
)
tg (CPTG
uid 13159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13160,0
va (VaSet
)
xt "177000,112500,179300,113700"
st "in2"
blo "177000,113500"
)
s (Text
uid 13179,0
va (VaSet
)
xt "177000,113700,177000,113700"
blo "177000,113700"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 2005,0
)
)
)
*300 (CptPort
uid 13161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13162,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "175250,116625,176000,117375"
)
tg (CPTG
uid 13163,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13164,0
va (VaSet
)
xt "177000,116500,179300,117700"
st "in3"
blo "177000,117500"
)
s (Text
uid 13180,0
va (VaSet
)
xt "177000,117700,177000,117700"
blo "177000,117700"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 2006,0
)
)
)
]
shape (Mux
uid 13166,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "176000,101000,183000,121000"
)
showPorts 0
oxt "38000,2000,45000,22000"
ttg (MlTextGroup
uid 13167,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*301 (Text
uid 13168,0
va (VaSet
font "Verdana,8,1"
)
xt "180600,116700,183700,117700"
st "gates"
blo "180600,117500"
tm "BdLibraryNameMgr"
)
*302 (Text
uid 13169,0
va (VaSet
font "Verdana,8,1"
)
xt "180600,117700,190300,118700"
st "mux4to1Unsigned"
blo "180600,118500"
tm "CptNameMgr"
)
*303 (Text
uid 13170,0
va (VaSet
font "Verdana,8,1"
)
xt "180600,118700,182200,119700"
st "I0"
blo "180600,119500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13171,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13172,0
text (MLText
uid 13173,0
va (VaSet
font "Verdana,8,0"
)
xt "181000,119800,197500,121800"
st "dataBitNb = 8            ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 13174,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "176250,119250,177750,120750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*304 (SaComponent
uid 13203,0
optionalChildren [
*305 (CptPort
uid 13199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13200,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "171625,91000,172375,91750"
)
tg (CPTG
uid 13201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13202,0
va (VaSet
isHidden 1
)
xt "443700,285750,446500,286950"
st "zero"
blo "443700,286750"
)
s (Text
uid 13213,0
va (VaSet
)
xt "443700,286950,443700,286950"
blo "443700,286950"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zero"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 13204,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "170000,85000,175000,91000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 13205,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*306 (Text
uid 13206,0
va (VaSet
font "Verdana,8,1"
)
xt "169910,90700,173010,91700"
st "gates"
blo "169910,91500"
tm "BdLibraryNameMgr"
)
*307 (Text
uid 13207,0
va (VaSet
font "Verdana,8,1"
)
xt "169910,91700,177510,92700"
st "zeroUnsigned"
blo "169910,92500"
tm "CptNameMgr"
)
*308 (Text
uid 13208,0
va (VaSet
font "Verdana,8,1"
)
xt "169910,92700,172110,93700"
st "I14"
blo "169910,93500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13209,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13210,0
text (MLText
uid 13211,0
va (VaSet
font "Verdana,8,0"
)
xt "170000,93600,183500,94600"
st "dataBitNb = 8    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 13212,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "170250,89250,171750,90750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*309 (Net
uid 13214,0
decl (Decl
n "zero"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 41
suid 100,0
)
declText (MLText
uid 13215,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25800,1000"
st "SIGNAL zero              : unsigned(dataBitNb-1 DOWNTO 0)"
)
)
*310 (SaComponent
uid 13248,0
optionalChildren [
*311 (CptPort
uid 13232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13233,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "143250,140625,144000,141375"
)
tg (CPTG
uid 13234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13235,0
va (VaSet
)
xt "144000,140500,146300,141700"
st "in0"
blo "144000,141500"
)
s (Text
uid 13258,0
va (VaSet
)
xt "144000,141700,144000,141700"
blo "144000,141700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*312 (CptPort
uid 13236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13237,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "150000,144625,150750,145375"
)
tg (CPTG
uid 13238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13239,0
va (VaSet
)
xt "145300,144400,150000,145600"
st "muxOut"
ju 2
blo "150000,145400"
)
s (Text
uid 13259,0
va (VaSet
)
xt "150000,145600,150000,145600"
ju 2
blo "150000,145600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*313 (CptPort
uid 13240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13241,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "146625,150333,147375,151083"
)
tg (CPTG
uid 13242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13243,0
ro 270
va (VaSet
)
xt "146500,147800,147700,150000"
st "sel"
blo "147500,150000"
)
s (Text
uid 13260,0
ro 270
va (VaSet
)
xt "147700,150000,147700,150000"
blo "147700,150000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*314 (CptPort
uid 13244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13245,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "143250,148625,144000,149375"
)
tg (CPTG
uid 13246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13247,0
va (VaSet
)
xt "144000,148500,146300,149700"
st "in1"
blo "144000,149500"
)
s (Text
uid 13261,0
va (VaSet
)
xt "144000,149700,144000,149700"
blo "144000,149700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
]
shape (Mux
uid 13249,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,137000,150000,153000"
)
showPorts 0
oxt "38000,2000,44000,18000"
ttg (MlTextGroup
uid 13250,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
uid 13251,0
va (VaSet
font "Verdana,8,1"
)
xt "148600,148700,151700,149700"
st "gates"
blo "148600,149500"
tm "BdLibraryNameMgr"
)
*316 (Text
uid 13252,0
va (VaSet
font "Verdana,8,1"
)
xt "148600,149700,158300,150700"
st "mux2to1Unsigned"
blo "148600,150500"
tm "CptNameMgr"
)
*317 (Text
uid 13253,0
va (VaSet
font "Verdana,8,1"
)
xt "148600,150700,150800,151700"
st "I15"
blo "148600,151500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13254,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13255,0
text (MLText
uid 13256,0
va (VaSet
font "Verdana,8,0"
)
xt "149000,151800,165500,153800"
st "dataBitNb = 8            ( positive )  
delay     = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 13257,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "144250,151250,145750,152750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*318 (Net
uid 13262,0
decl (Decl
n "in0"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 42
suid 101,0
)
declText (MLText
uid 13263,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25600,1000"
st "SIGNAL in0               : unsigned(dataBitNb-1 DOWNTO 0)"
)
)
*319 (Net
uid 13280,0
decl (Decl
n "in2"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 43
suid 102,0
)
declText (MLText
uid 13281,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25600,1000"
st "SIGNAL in2               : unsigned(dataBitNb-1 DOWNTO 0)"
)
)
*320 (Net
uid 13292,0
decl (Decl
n "muxOut1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 44
suid 103,0
)
declText (MLText
uid 13293,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,26900,1000"
st "SIGNAL muxOut1           : unsigned(dataBitNb-1 DOWNTO 0)"
)
)
*321 (SaComponent
uid 13310,0
optionalChildren [
*322 (CptPort
uid 13298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13299,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "174000,151625,174750,152375"
)
tg (CPTG
uid 13300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13301,0
va (VaSet
isHidden 1
)
xt "531750,151600,541250,152800"
st "in1 : std_uLogic"
ju 2
blo "541250,152600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*323 (CptPort
uid 13302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13303,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "174000,155625,174750,156375"
)
tg (CPTG
uid 13304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13305,0
va (VaSet
isHidden 1
)
xt "531750,155600,541250,156800"
st "in2 : std_uLogic"
ju 2
blo "541250,156600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*324 (CptPort
uid 13306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13307,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "166300,153625,167050,154375"
)
tg (CPTG
uid 13308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13309,0
va (VaSet
isHidden 1
)
xt "513150,153550,523350,154750"
st "out1 : std_uLogic"
blo "513150,154550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 13311,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "167000,151000,174000,157000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 13312,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*325 (Text
uid 13313,0
va (VaSet
font "Verdana,8,1"
)
xt "167600,156700,170700,157700"
st "gates"
blo "167600,157500"
tm "BdLibraryNameMgr"
)
*326 (Text
uid 13314,0
va (VaSet
font "Verdana,8,1"
)
xt "167600,157700,170500,158700"
st "and2"
blo "167600,158500"
tm "CptNameMgr"
)
*327 (Text
uid 13315,0
va (VaSet
font "Verdana,8,1"
)
xt "167600,158700,169800,159700"
st "I16"
blo "167600,159500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13316,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13317,0
text (MLText
uid 13318,0
va (VaSet
font "Verdana,8,0"
)
xt "167000,160600,181100,161600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 13319,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "167250,155250,168750,156750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*328 (Net
uid 13336,0
decl (Decl
n "out1"
t "std_uLogic"
o 45
suid 104,0
)
declText (MLText
uid 13337,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15600,1000"
st "SIGNAL out1              : std_uLogic"
)
)
*329 (Wire
uid 2063,0
shape (OrthoPolyLine
uid 2064,0
va (VaSet
vasetType 3
)
xt "88000,51000,91250,51000"
pts [
"91250,51000"
"88000,51000"
]
)
start &164
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2070,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,49600,90800,51000"
st "clock"
blo "87000,50800"
tm "WireNameMgr"
)
)
on &4
)
*330 (Wire
uid 2071,0
shape (OrthoPolyLine
uid 2072,0
va (VaSet
vasetType 3
)
xt "88000,53000,91250,53000"
pts [
"88000,53000"
"91250,53000"
]
)
end &165
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2078,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,51600,91100,53000"
st "reset"
blo "87000,52800"
tm "WireNameMgr"
)
)
on &3
)
*331 (Wire
uid 2376,0
shape (OrthoPolyLine
uid 2377,0
va (VaSet
vasetType 3
)
xt "52000,53000,59250,53000"
pts [
"52000,53000"
"59250,53000"
]
)
start &2
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2383,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,51600,56100,53000"
st "reset"
blo "52000,52800"
tm "WireNameMgr"
)
)
on &3
)
*332 (Wire
uid 2384,0
shape (OrthoPolyLine
uid 2385,0
va (VaSet
vasetType 3
)
xt "52000,51000,59250,51000"
pts [
"59250,51000"
"52000,51000"
]
)
start &52
end &1
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2391,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,49600,55800,51000"
st "clock"
blo "52000,50800"
tm "WireNameMgr"
)
)
on &4
)
*333 (Wire
uid 2949,0
optionalChildren [
*334 (Ripper
uid 3748,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"179000,-4999"
"178000,-3999"
]
uid 3749,0
va (VaSet
vasetType 3
)
xt "178000,-4999,179000,-3999"
)
)
*335 (Ripper
uid 3752,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"179000,3000"
"178000,4000"
]
uid 3753,0
va (VaSet
vasetType 3
)
xt "178000,3000,179000,4000"
)
)
*336 (Ripper
uid 3756,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"179000,19000"
"178000,20000"
]
uid 3757,0
va (VaSet
vasetType 3
)
xt "178000,19000,179000,20000"
)
)
*337 (Ripper
uid 3754,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"179000,11000"
"178000,12000"
]
uid 3755,0
va (VaSet
vasetType 3
)
xt "178000,11000,179000,12000"
)
)
*338 (BdJunction
uid 8961,0
ps "OnConnectorStrategy"
shape (Circle
uid 8962,0
va (VaSet
vasetType 1
)
xt "178600,-8400,179400,-7600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179000,-8000,183000,24000"
pts [
"179000,24000"
"179000,-8000"
"183000,-8000"
]
)
end &16
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2954,0
va (VaSet
font "Verdana,12,0"
)
xt "178000,-9400,183600,-8000"
st "testOut"
blo "178000,-8200"
tm "WireNameMgr"
)
)
on &17
)
*339 (Wire
uid 3700,0
shape (OrthoPolyLine
uid 3701,0
va (VaSet
vasetType 3
)
xt "168000,4000,178000,4000"
pts [
"178000,4000"
"168000,4000"
]
)
start &335
end &26
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3705,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,2600,179200,4000"
st "testOut(6)"
blo "171000,3800"
tm "WireNameMgr"
)
)
on &17
)
*340 (Wire
uid 3706,0
shape (OrthoPolyLine
uid 3707,0
va (VaSet
vasetType 3
)
xt "155000,4000,163000,4000"
pts [
"155000,4000"
"163000,4000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3711,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,2600,158100,4000"
st "reset"
blo "154000,3800"
tm "WireNameMgr"
)
)
on &3
)
*341 (Wire
uid 3712,0
shape (OrthoPolyLine
uid 3713,0
va (VaSet
vasetType 3
)
xt "155000,-4000,163000,-4000"
pts [
"155000,-4000"
"163000,-4000"
]
)
end &19
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3717,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,-5400,158100,-4000"
st "reset"
blo "154000,-4200"
tm "WireNameMgr"
)
)
on &3
)
*342 (Wire
uid 3718,0
shape (OrthoPolyLine
uid 3719,0
va (VaSet
vasetType 3
)
xt "168000,-4000,178000,-3999"
pts [
"178000,-3999"
"168000,-4000"
]
)
start &334
end &20
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3723,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,-5400,179200,-4000"
st "testOut(5)"
blo "171000,-4200"
tm "WireNameMgr"
)
)
on &17
)
*343 (Wire
uid 3724,0
shape (OrthoPolyLine
uid 3725,0
va (VaSet
vasetType 3
)
xt "155000,20000,163000,20000"
pts [
"155000,20000"
"163000,20000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3729,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,18600,158100,20000"
st "reset"
blo "154000,19800"
tm "WireNameMgr"
)
)
on &3
)
*344 (Wire
uid 3730,0
shape (OrthoPolyLine
uid 3731,0
va (VaSet
vasetType 3
)
xt "168000,12000,178000,12000"
pts [
"178000,12000"
"168000,12000"
]
)
start &337
end &32
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3735,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,10600,179200,12000"
st "testOut(7)"
blo "171000,11800"
tm "WireNameMgr"
)
)
on &17
)
*345 (Wire
uid 3736,0
shape (OrthoPolyLine
uid 3737,0
va (VaSet
vasetType 3
)
xt "155000,12000,163000,12000"
pts [
"155000,12000"
"163000,12000"
]
)
end &31
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3741,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,10600,158100,12000"
st "reset"
blo "154000,11800"
tm "WireNameMgr"
)
)
on &3
)
*346 (Wire
uid 3742,0
shape (OrthoPolyLine
uid 3743,0
va (VaSet
vasetType 3
)
xt "168000,20000,178000,20000"
pts [
"178000,20000"
"168000,20000"
]
)
start &336
end &38
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3747,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,18600,179200,20000"
st "testOut(8)"
blo "171000,19800"
tm "WireNameMgr"
)
)
on &17
)
*347 (Wire
uid 6203,0
shape (OrthoPolyLine
uid 6204,0
va (VaSet
vasetType 3
)
xt "152000,53000,155250,53000"
pts [
"152000,53000"
"155250,53000"
]
)
end &77
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6208,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,51600,155100,53000"
st "reset"
blo "151000,52800"
tm "WireNameMgr"
)
)
on &3
)
*348 (Wire
uid 6209,0
shape (OrthoPolyLine
uid 6210,0
va (VaSet
vasetType 3
)
xt "152000,51000,155250,51000"
pts [
"155250,51000"
"152000,51000"
]
)
start &76
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6214,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,49600,154800,51000"
st "clock"
blo "151000,50800"
tm "WireNameMgr"
)
)
on &4
)
*349 (Wire
uid 7794,0
shape (OrthoPolyLine
uid 7795,0
va (VaSet
vasetType 3
)
xt "116000,51000,123250,51000"
pts [
"116000,51000"
"123250,51000"
]
)
start &48
end &137
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7799,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,49600,124400,51000"
st "doubleFrequency"
blo "112000,50800"
tm "WireNameMgr"
)
)
on &49
)
*350 (Wire
uid 7809,0
shape (OrthoPolyLine
uid 7810,0
va (VaSet
vasetType 3
)
xt "116000,73000,124000,73000"
pts [
"116000,73000"
"124000,73000"
]
)
end &119
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7814,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,71600,123400,73000"
st "fullBridge"
blo "116000,72800"
tm "WireNameMgr"
)
)
on &50
)
*351 (Wire
uid 8193,0
optionalChildren [
*352 (BdJunction
uid 10016,0
ps "OnConnectorStrategy"
shape (Circle
uid 10017,0
va (VaSet
vasetType 1
)
xt "83600,44600,84400,45400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,45000,91250,45000"
pts [
"76750,45000"
"91250,45000"
]
)
start &53
end &168
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8196,0
va (VaSet
font "Verdana,12,0"
)
xt "78750,43600,83450,45000"
st "phase"
blo "78750,44800"
tm "WireNameMgr"
)
)
on &60
)
*353 (Wire
uid 8229,0
shape (OrthoPolyLine
uid 8230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,45000,123250,45000"
pts [
"108750,45000"
"123250,45000"
]
)
start &166
end &132
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8234,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,43600,120400,45000"
st "sine"
blo "117000,44800"
tm "WireNameMgr"
)
)
on &61
)
*354 (Wire
uid 8271,0
shape (OrthoPolyLine
uid 8272,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,45000,59250,45000"
pts [
"59250,45000"
"44000,45000"
]
)
start &56
end &42
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8276,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,43600,51600,45000"
st "step"
blo "48000,44800"
tm "WireNameMgr"
)
)
on &62
)
*355 (Wire
uid 8459,0
shape (OrthoPolyLine
uid 8460,0
va (VaSet
vasetType 3
)
xt "120000,57000,123250,57000"
pts [
"123250,57000"
"120000,57000"
]
)
start &130
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8466,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,55600,122800,57000"
st "clock"
blo "119000,56800"
tm "WireNameMgr"
)
)
on &4
)
*356 (Wire
uid 8467,0
shape (OrthoPolyLine
uid 8468,0
va (VaSet
vasetType 3
)
xt "120000,59000,123250,59000"
pts [
"120000,59000"
"123250,59000"
]
)
end &131
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8474,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,57600,123100,59000"
st "reset"
blo "119000,58800"
tm "WireNameMgr"
)
)
on &3
)
*357 (Wire
uid 8591,0
shape (OrthoPolyLine
uid 8592,0
va (VaSet
vasetType 3
)
xt "52000,49000,59250,49000"
pts [
"52000,49000"
"59250,49000"
]
)
start &63
end &55
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8596,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,47600,58900,49000"
st "sampleEn"
blo "52000,48800"
tm "WireNameMgr"
)
)
on &64
)
*358 (Wire
uid 8606,0
shape (OrthoPolyLine
uid 8607,0
va (VaSet
vasetType 3
)
xt "116000,55000,123250,55000"
pts [
"116000,55000"
"123250,55000"
]
)
start &65
end &134
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8611,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,53600,126000,55000"
st "pwmCountEn"
blo "116000,54800"
tm "WireNameMgr"
)
)
on &66
)
*359 (Wire
uid 8799,0
shape (OrthoPolyLine
uid 8800,0
va (VaSet
vasetType 3
)
xt "140750,45000,155250,45000"
pts [
"140750,45000"
"155250,45000"
]
)
start &133
end &78
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8804,0
va (VaSet
font "Verdana,12,0"
)
xt "142750,43600,147350,45000"
st "pwm1"
blo "142750,44800"
tm "WireNameMgr"
)
)
on &46
)
*360 (Wire
uid 8807,0
shape (OrthoPolyLine
uid 8808,0
va (VaSet
vasetType 3
)
xt "140750,47000,155250,67000"
pts [
"140750,47000"
"144000,47000"
"144000,67000"
"155250,67000"
]
)
start &135
end &112
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 8813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8814,0
va (VaSet
font "Verdana,12,0"
)
xt "142750,45600,147350,47000"
st "pwm2"
blo "142750,46800"
tm "WireNameMgr"
)
)
on &47
)
*361 (Wire
uid 8836,0
shape (OrthoPolyLine
uid 8837,0
va (VaSet
vasetType 3
)
xt "172750,45000,180000,45000"
pts [
"172750,45000"
"180000,45000"
]
)
start &79
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8841,0
va (VaSet
font "Verdana,12,0"
)
xt "174000,43600,181400,45000"
st "pwm1High"
blo "174000,44800"
tm "WireNameMgr"
)
)
on &68
)
*362 (Wire
uid 8851,0
shape (OrthoPolyLine
uid 8852,0
va (VaSet
vasetType 3
)
xt "172750,67000,180000,67000"
pts [
"172750,67000"
"180000,67000"
]
)
start &113
end &69
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8856,0
va (VaSet
font "Verdana,12,0"
)
xt "174000,65600,181400,67000"
st "pwm2High"
blo "174000,66800"
tm "WireNameMgr"
)
)
on &70
)
*363 (Wire
uid 8866,0
shape (OrthoPolyLine
uid 8867,0
va (VaSet
vasetType 3
)
xt "172750,47000,180000,47000"
pts [
"172750,47000"
"180000,47000"
]
)
start &80
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8871,0
va (VaSet
font "Verdana,12,0"
)
xt "174000,45600,182800,47000"
st "pwm1Low_n"
blo "174000,46800"
tm "WireNameMgr"
)
)
on &72
)
*364 (Wire
uid 8881,0
shape (OrthoPolyLine
uid 8882,0
va (VaSet
vasetType 3
)
xt "172750,69000,180000,69000"
pts [
"172750,69000"
"180000,69000"
]
)
start &114
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8886,0
va (VaSet
font "Verdana,12,0"
)
xt "174000,67600,182800,69000"
st "pwm2Low_n"
blo "174000,68800"
tm "WireNameMgr"
)
)
on &74
)
*365 (Wire
uid 8955,0
optionalChildren [
*366 (Ripper
uid 9071,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"147000,-5000"
"146000,-4000"
]
uid 9072,0
va (VaSet
vasetType 3
)
xt "146000,-5000,147000,-4000"
)
)
*367 (Ripper
uid 9077,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"147000,3000"
"146000,4000"
]
uid 9078,0
va (VaSet
vasetType 3
)
xt "146000,3000,147000,4000"
)
)
*368 (Ripper
uid 9083,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"147000,11000"
"146000,12000"
]
uid 9084,0
va (VaSet
vasetType 3
)
xt "146000,11000,147000,12000"
)
)
*369 (Ripper
uid 9089,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"147000,19000"
"146000,20000"
]
uid 9090,0
va (VaSet
vasetType 3
)
xt "146000,19000,147000,20000"
)
)
]
shape (OrthoPolyLine
uid 8956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "147000,-8000,179000,24000"
pts [
"179000,-8000"
"147000,-8000"
"147000,24000"
]
)
start &338
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8960,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "145600,17000,147000,22600"
st "testOut"
blo "146800,22600"
tm "WireNameMgr"
)
)
on &17
)
*370 (Wire
uid 9043,0
shape (OrthoPolyLine
uid 9044,0
va (VaSet
vasetType 3
)
xt "123000,4000,131000,4000"
pts [
"123000,4000"
"131000,4000"
]
)
end &92
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9048,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,2600,126600,4000"
st "pwm2"
blo "122000,3800"
tm "WireNameMgr"
)
)
on &47
)
*371 (Wire
uid 9049,0
shape (OrthoPolyLine
uid 9050,0
va (VaSet
vasetType 3
)
xt "123000,-4000,131000,-4000"
pts [
"123000,-4000"
"131000,-4000"
]
)
end &86
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9054,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,-5400,126600,-4000"
st "pwm1"
blo "122000,-4200"
tm "WireNameMgr"
)
)
on &46
)
*372 (Wire
uid 9055,0
shape (OrthoPolyLine
uid 9056,0
va (VaSet
vasetType 3
)
xt "123000,12000,131000,12000"
pts [
"123000,12000"
"131000,12000"
]
)
end &98
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9060,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,10600,126100,12000"
st "reset"
blo "122000,11800"
tm "WireNameMgr"
)
)
on &3
)
*373 (Wire
uid 9061,0
shape (OrthoPolyLine
uid 9062,0
va (VaSet
vasetType 3
)
xt "123000,20000,131000,20000"
pts [
"123000,20000"
"131000,20000"
]
)
end &104
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9066,0
va (VaSet
font "Verdana,12,0"
)
xt "122000,18600,126100,20000"
st "reset"
blo "122000,19800"
tm "WireNameMgr"
)
)
on &3
)
*374 (Wire
uid 9067,0
shape (OrthoPolyLine
uid 9068,0
va (VaSet
vasetType 3
)
xt "136000,-4000,146000,-4000"
pts [
"136000,-4000"
"146000,-4000"
]
)
start &87
end &366
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9070,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-5400,146200,-4000"
st "testOut(1)"
blo "138000,-4200"
tm "WireNameMgr"
)
)
on &17
)
*375 (Wire
uid 9073,0
shape (OrthoPolyLine
uid 9074,0
va (VaSet
vasetType 3
)
xt "136000,4000,146000,4000"
pts [
"136000,4000"
"146000,4000"
]
)
start &93
end &367
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9076,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,2600,146200,4000"
st "testOut(2)"
blo "138000,3800"
tm "WireNameMgr"
)
)
on &17
)
*376 (Wire
uid 9079,0
shape (OrthoPolyLine
uid 9080,0
va (VaSet
vasetType 3
)
xt "136000,12000,146000,12000"
pts [
"136000,12000"
"146000,12000"
]
)
start &99
end &368
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9082,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,10600,146200,12000"
st "testOut(3)"
blo "138000,11800"
tm "WireNameMgr"
)
)
on &17
)
*377 (Wire
uid 9085,0
shape (OrthoPolyLine
uid 9086,0
va (VaSet
vasetType 3
)
xt "136000,20000,146000,20000"
pts [
"136000,20000"
"146000,20000"
]
)
start &105
end &369
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9088,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,18600,146200,20000"
st "testOut(4)"
blo "138000,19800"
tm "WireNameMgr"
)
)
on &17
)
*378 (Wire
uid 9125,0
shape (OrthoPolyLine
uid 9126,0
va (VaSet
vasetType 3
)
xt "152000,75000,155250,75000"
pts [
"152000,75000"
"155250,75000"
]
)
end &111
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9130,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,73600,155100,75000"
st "reset"
blo "151000,74800"
tm "WireNameMgr"
)
)
on &3
)
*379 (Wire
uid 9131,0
shape (OrthoPolyLine
uid 9132,0
va (VaSet
vasetType 3
)
xt "152000,73000,155250,73000"
pts [
"155250,73000"
"152000,73000"
]
)
start &110
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9136,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,71600,154800,73000"
st "clock"
blo "151000,72800"
tm "WireNameMgr"
)
)
on &4
)
*380 (Wire
uid 9149,0
shape (OrthoPolyLine
uid 9150,0
va (VaSet
vasetType 3
)
xt "140000,47000,155250,73000"
pts [
"155250,47000"
"146000,47000"
"146000,73000"
"140000,73000"
]
)
start &81
end &119
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9154,0
va (VaSet
font "Verdana,12,0"
)
xt "148250,45600,154550,47000"
st "driveEn1"
blo "148250,46800"
tm "WireNameMgr"
)
)
on &124
)
*381 (Wire
uid 9157,0
shape (OrthoPolyLine
uid 9158,0
va (VaSet
vasetType 3
)
xt "140000,69000,155250,75000"
pts [
"155250,69000"
"148000,69000"
"148000,75000"
"140000,75000"
]
)
start &115
end &119
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9162,0
va (VaSet
font "Verdana,12,0"
)
xt "148250,67600,154550,69000"
st "driveEn2"
blo "148250,68800"
tm "WireNameMgr"
)
)
on &123
)
*382 (Wire
uid 9306,0
shape (OrthoPolyLine
uid 9307,0
va (VaSet
vasetType 3
)
xt "116000,49000,123250,49000"
pts [
"116000,49000"
"123250,49000"
]
)
start &125
end &138
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9311,0
va (VaSet
font "Verdana,12,0"
)
xt "113000,47600,124300,49000"
st "switchEvenOdd"
blo "113000,48800"
tm "WireNameMgr"
)
)
on &126
)
*383 (Wire
uid 9578,0
shape (OrthoPolyLine
uid 9579,0
va (VaSet
vasetType 3
)
xt "116000,47000,123250,47000"
pts [
"116000,47000"
"123250,47000"
]
)
start &127
end &136
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9583,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,45600,124300,47000"
st "threeLevel"
blo "116000,46800"
tm "WireNameMgr"
)
)
on &128
)
*384 (Wire
uid 9921,0
shape (OrthoPolyLine
uid 9922,0
va (VaSet
vasetType 3
)
xt "99750,65000,108000,65000"
pts [
"99750,65000"
"108000,65000"
]
)
start &146
end &142
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9926,0
va (VaSet
font "Verdana,12,0"
)
xt "104000,63600,109000,65000"
st "trigger"
blo "104000,64800"
tm "WireNameMgr"
)
)
on &143
)
*385 (Wire
uid 10010,0
optionalChildren [
*386 (Ripper
uid 11589,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"84000,64000"
"85000,65000"
]
uid 11590,0
va (VaSet
vasetType 3
)
xt "84000,64000,85000,65000"
)
)
]
shape (OrthoPolyLine
uid 10011,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,45000,84000,67000"
pts [
"84000,45000"
"84000,67000"
]
)
start &352
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10015,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "79000,67600,83700,69000"
st "phase"
blo "79000,68800"
tm "WireNameMgr"
)
)
on &60
)
*387 (Wire
uid 10111,0
shape (OrthoPolyLine
uid 10112,0
va (VaSet
vasetType 3
)
xt "85000,65000,94000,65000"
pts [
"94000,65000"
"85000,65000"
]
)
start &145
end &386
sat 32
eat 32
sl "(phase'high)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10114,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,63700,98400,65100"
st "phase(phase'high)"
blo "85000,64900"
tm "WireNameMgr"
)
)
on &60
)
*388 (Wire
uid 11317,0
shape (OrthoPolyLine
uid 11318,0
va (VaSet
vasetType 3
)
xt "52000,25000,59250,25000"
pts [
"52000,25000"
"59250,25000"
]
)
start &151
end &157
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11322,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,23700,61700,25100"
st "diffAmplitude"
blo "52000,24900"
tm "WireNameMgr"
)
)
on &152
)
*389 (Wire
uid 11454,0
shape (OrthoPolyLine
uid 11455,0
va (VaSet
vasetType 3
)
xt "56000,29000,59250,29000"
pts [
"59250,29000"
"56000,29000"
]
)
start &154
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11461,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,27600,58800,29000"
st "clock"
blo "55000,28800"
tm "WireNameMgr"
)
)
on &4
)
*390 (Wire
uid 11462,0
shape (OrthoPolyLine
uid 11463,0
va (VaSet
vasetType 3
)
xt "56000,31000,59250,31000"
pts [
"56000,31000"
"59250,31000"
]
)
end &156
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11469,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,29600,59100,31000"
st "reset"
blo "55000,30800"
tm "WireNameMgr"
)
)
on &3
)
*391 (Wire
uid 11472,0
shape (OrthoPolyLine
uid 11473,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,25000,80000,25000"
pts [
"76750,25000"
"80000,25000"
]
)
start &155
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11477,0
va (VaSet
font "Verdana,12,0"
)
xt "78750,23700,92850,25100"
st "measuredAmplitude"
blo "78750,24900"
tm "WireNameMgr"
)
)
on &161
)
*392 (Wire
uid 11734,0
shape (OrthoPolyLine
uid 11735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,47000,91250,47000"
pts [
"91250,47000"
"88000,47000"
]
)
start &167
ss 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11739,0
va (VaSet
font "Verdana,12,0"
)
xt "84250,45700,96650,47100"
st "amplitudeControl"
blo "84250,46900"
tm "WireNameMgr"
)
)
on &162
)
*393 (Wire
uid 12082,0
shape (OrthoPolyLine
uid 12083,0
va (VaSet
vasetType 3
)
xt "95000,133000,107000,133000"
pts [
"95000,133000"
"107000,133000"
]
)
start &172
end &221
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12087,0
va (VaSet
font "Verdana,12,0"
)
xt "97000,131600,108300,133000"
st "mainsTriggered"
blo "97000,132800"
tm "WireNameMgr"
)
)
on &173
)
*394 (Wire
uid 12627,0
optionalChildren [
*395 (BdJunction
uid 13133,0
ps "OnConnectorStrategy"
shape (Circle
uid 13134,0
va (VaSet
vasetType 1
)
xt "188850,128600,189650,129400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12628,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "187000,129000,189250,129000"
pts [
"189250,129000"
"187000,129000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 12633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12634,0
va (VaSet
font "Verdana,12,0"
)
xt "186000,127600,189600,129000"
st "step"
blo "186000,128800"
tm "WireNameMgr"
)
)
on &62
)
*396 (Wire
uid 12668,0
shape (OrthoPolyLine
uid 12669,0
va (VaSet
vasetType 3
)
xt "82000,114000,87000,115000"
pts [
"82000,114000"
"87000,114000"
"87000,115000"
]
)
start &207
end &213
ss 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 12670,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12671,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "86000,113600,89700,115000"
st "out2"
blo "86000,114800"
tm "WireNameMgr"
)
s (Text
uid 12672,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "86000,115000,86000,115000"
blo "86000,115000"
tm "SignalTypeMgr"
)
)
on &264
)
*397 (Wire
uid 12673,0
shape (OrthoPolyLine
uid 12674,0
va (VaSet
vasetType 3
)
xt "97000,127000,107000,127000"
pts [
"97000,127000"
"107000,127000"
]
)
end &221
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12680,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,125600,101500,127000"
st "rst"
blo "99000,126800"
tm "WireNameMgr"
)
)
on &259
)
*398 (Wire
uid 12681,0
shape (OrthoPolyLine
uid 12682,0
va (VaSet
vasetType 3
)
xt "115000,128000,129000,128000"
pts [
"115000,128000"
"129000,128000"
]
)
start &221
end &237
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12686,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,126600,126600,128000"
st "flac_m_carre"
blo "117000,127800"
tm "WireNameMgr"
)
)
on &267
)
*399 (Wire
uid 12694,0
shape (OrthoPolyLine
uid 12695,0
va (VaSet
vasetType 3
)
xt "115000,112000,129000,112000"
pts [
"115000,112000"
"129000,112000"
]
)
start &225
end &230
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 12698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12699,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,110600,127500,112000"
st "flanc_m_sinus"
blo "117000,111800"
tm "WireNameMgr"
)
)
on &266
)
*400 (Wire
uid 12700,0
shape (OrthoPolyLine
uid 12701,0
va (VaSet
vasetType 3
)
xt "97000,126000,107000,126000"
pts [
"97000,126000"
"107000,126000"
]
)
end &221
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12707,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,124600,101400,126000"
st "clk"
blo "99000,125800"
tm "WireNameMgr"
)
)
on &258
)
*401 (Wire
uid 12708,0
shape (OrthoPolyLine
uid 12709,0
va (VaSet
vasetType 3
)
xt "93000,114000,107000,114000"
pts [
"93000,114000"
"107000,114000"
]
)
start &217
end &225
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 12712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12713,0
va (VaSet
font "Verdana,12,0"
)
xt "95000,112600,96800,114000"
st "Q"
blo "95000,113800"
tm "WireNameMgr"
)
)
on &265
)
*402 (Wire
uid 12714,0
shape (OrthoPolyLine
uid 12715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,107000,55000,109000"
pts [
"48000,109000"
"48000,107000"
"55000,107000"
]
)
start &174
end &185
sat 2
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 12718,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12719,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "45600,105300,47000,108000"
st "in6"
blo "46800,108000"
tm "WireNameMgr"
)
s (Text
uid 12720,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "47000,108000,47000,108000"
blo "47000,108000"
tm "SignalTypeMgr"
)
)
on &260
)
*403 (Wire
uid 12721,0
shape (OrthoPolyLine
uid 12722,0
va (VaSet
vasetType 3
)
xt "97000,110000,107000,110000"
pts [
"97000,110000"
"107000,110000"
]
)
end &225
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12728,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,108600,101500,110000"
st "rst"
blo "99000,109800"
tm "WireNameMgr"
)
)
on &259
)
*404 (Wire
uid 12729,0
shape (OrthoPolyLine
uid 12730,0
va (VaSet
vasetType 3
)
xt "97000,109000,107000,109000"
pts [
"97000,109000"
"107000,109000"
]
)
end &225
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12736,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,107600,101400,109000"
st "clk"
blo "99000,108800"
tm "WireNameMgr"
)
)
on &258
)
*405 (Wire
uid 12737,0
shape (OrthoPolyLine
uid 12738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,129000,55000,131000"
pts [
"48000,131000"
"48000,129000"
"55000,129000"
]
)
start &178
end &196
sat 2
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 12741,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12742,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "45600,127300,47000,130000"
st "in7"
blo "46800,130000"
tm "WireNameMgr"
)
s (Text
uid 12743,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "47000,130000,47000,130000"
blo "47000,130000"
tm "SignalTypeMgr"
)
)
on &261
)
*406 (Wire
uid 12744,0
shape (OrthoPolyLine
uid 12745,0
va (VaSet
vasetType 3
)
xt "63000,101000,76000,111000"
pts [
"63000,101000"
"72000,101000"
"72000,111000"
"76000,111000"
]
)
start &189
end &205
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 12746,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12747,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,99600,67100,101000"
st "gt"
blo "65000,100800"
tm "WireNameMgr"
)
s (Text
uid 12748,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,101000,65000,101000"
blo "65000,101000"
tm "SignalTypeMgr"
)
)
on &262
)
*407 (Wire
uid 12749,0
shape (OrthoPolyLine
uid 12750,0
va (VaSet
vasetType 3
)
xt "63000,117000,76000,131000"
pts [
"63000,131000"
"72000,131000"
"72000,117000"
"76000,117000"
]
)
start &195
end &206
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 12751,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12752,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,129600,66600,131000"
st "lt"
blo "65000,130800"
tm "WireNameMgr"
)
s (Text
uid 12753,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,131000,65000,131000"
blo "65000,131000"
tm "SignalTypeMgr"
)
)
on &263
)
*408 (Wire
uid 12780,0
optionalChildren [
*409 (BdJunction
uid 12794,0
ps "OnConnectorStrategy"
shape (Circle
uid 12795,0
va (VaSet
vasetType 1
)
xt "118600,115600,119400,116400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12781,0
va (VaSet
vasetType 3
)
xt "111000,97000,128250,132000"
pts [
"111000,97000"
"119000,97000"
"119000,132000"
"128250,132000"
]
)
end &238
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12787,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,94600,123300,96000"
st "mainsTriggered"
blo "112000,95800"
tm "WireNameMgr"
)
)
on &173
)
*410 (Wire
uid 12790,0
shape (OrthoPolyLine
uid 12791,0
va (VaSet
vasetType 3
)
xt "119000,116000,129000,116000"
pts [
"119000,116000"
"129000,116000"
]
)
start &409
end &231
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12793,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,114600,128300,116000"
st "mainsTriggered"
blo "117000,115800"
tm "WireNameMgr"
)
)
on &173
)
*411 (Wire
uid 12796,0
optionalChildren [
*412 (BdJunction
uid 12808,0
ps "OnConnectorStrategy"
shape (Circle
uid 12809,0
va (VaSet
vasetType 1
)
xt "43600,124600,44400,125400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12797,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,125000,55000,125000"
pts [
"32000,125000"
"55000,125000"
]
)
end &194
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 12802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12803,0
va (VaSet
font "Verdana,12,0"
)
xt "29000,125600,43100,127000"
st "measuredAmplitude"
blo "29000,126800"
tm "WireNameMgr"
)
)
on &161
)
*413 (Wire
uid 12804,0
optionalChildren [
*414 (Ripper
uid 12816,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,103000"
"46000,102000"
]
uid 12817,0
va (VaSet
vasetType 3
)
xt "45000,102000,46000,103000"
)
)
]
shape (OrthoPolyLine
uid 12805,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,103000,55000,125000"
pts [
"44000,125000"
"44000,103000"
"55000,103000"
]
)
start &412
end &183
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12807,0
va (VaSet
font "Verdana,12,0"
)
xt "28000,100600,42100,102000"
st "measuredAmplitude"
blo "28000,101800"
tm "WireNameMgr"
)
)
on &161
)
*415 (Wire
uid 12810,0
shape (OrthoPolyLine
uid 12811,0
va (VaSet
vasetType 3
)
xt "46000,89000,61000,102000"
pts [
"46000,102000"
"46000,89000"
"61000,89000"
]
)
start &414
sat 32
eat 16
sl "(pwmBitNb-1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12815,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,85600,59500,87000"
st "measuredAmplitude(pwmBitNb-1)"
blo "36000,86800"
tm "WireNameMgr"
)
)
on &161
)
*416 (Wire
uid 12818,0
shape (OrthoPolyLine
uid 12819,0
va (VaSet
vasetType 3
)
xt "79000,118667,79000,132000"
pts [
"79000,132000"
"79000,118667"
]
)
end &208
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12825,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "76600,126900,78000,141000"
st "measuredAmplitude"
blo "77800,141000"
tm "WireNameMgr"
)
)
on &161
)
*417 (Wire
uid 12870,0
shape (OrthoPolyLine
uid 12871,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163000,104000,176000,109000"
pts [
"163000,104000"
"170000,104000"
"170000,109000"
"176000,109000"
]
)
start &253
end &298
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 12872,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12873,0
va (VaSet
font "Verdana,12,0"
)
xt "165000,102600,168700,104000"
st "out4"
blo "165000,103800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "165000,104000,165000,104000"
blo "165000,104000"
tm "SignalTypeMgr"
)
)
on &268
)
*418 (Wire
uid 12876,0
shape (OrthoPolyLine
uid 12877,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "163000,113000,176000,120000"
pts [
"163000,120000"
"170000,120000"
"170000,113000"
"176000,113000"
]
)
start &246
end &299
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 12878,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12879,0
va (VaSet
font "Verdana,12,0"
)
xt "165000,118600,168700,120000"
st "out5"
blo "165000,119800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "165000,120000,165000,120000"
blo "165000,120000"
tm "SignalTypeMgr"
)
)
on &269
)
*419 (Wire
uid 12917,0
optionalChildren [
*420 (BdJunction
uid 12925,0
ps "OnConnectorStrategy"
shape (Circle
uid 12926,0
va (VaSet
vasetType 1
)
xt "154600,101600,155400,102400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 12918,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "155000,96000,238000,118000"
pts [
"236750,115000"
"238000,115000"
"238000,96000"
"155000,96000"
"155000,118000"
"158000,118000"
]
)
start &273
end &245
sat 32
eat 32
sty 1
stc 0
sf 1
tg (WTG
uid 12919,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12920,0
va (VaSet
font "Verdana,12,0"
)
xt "238750,113600,244750,115000"
st "dataOut"
blo "238750,114800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "238750,115000,238750,115000"
blo "238750,115000"
tm "SignalTypeMgr"
)
)
on &279
)
*421 (Wire
uid 12921,0
shape (OrthoPolyLine
uid 12922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "155000,102000,158000,102000"
pts [
"155000,102000"
"158000,102000"
]
)
start &420
end &252
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12924,0
va (VaSet
font "Verdana,12,0"
)
xt "157000,94600,163000,96000"
st "dataOut"
blo "157000,95800"
tm "WireNameMgr"
)
)
on &279
)
*422 (Wire
uid 13079,0
optionalChildren [
*423 (Ripper
uid 13191,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"157000,139000"
"156000,138000"
]
uid 13192,0
va (VaSet
vasetType 3
)
xt "156000,138000,157000,139000"
)
)
*424 (Ripper
uid 13197,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"169000,139000"
"168000,138000"
]
uid 13198,0
va (VaSet
vasetType 3
)
xt "168000,138000,169000,139000"
)
)
]
shape (OrthoPolyLine
uid 13080,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154000,118143,179000,139000"
pts [
"154000,139000"
"179000,139000"
"179000,118143"
]
)
end &297
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13086,0
va (VaSet
font "Verdana,12,0"
)
xt "156000,139000,160700,140400"
st "dbus0"
blo "156000,140200"
tm "WireNameMgr"
)
)
on &292
)
*425 (Wire
uid 13129,0
shape (OrthoPolyLine
uid 13130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189250,119000,199000,129000"
pts [
"199000,119000"
"189250,119000"
"189250,129000"
]
)
start &284
end &395
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13132,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "197600,121000,199000,124600"
st "step"
blo "198800,124600"
tm "WireNameMgr"
)
)
on &62
)
*426 (Wire
uid 13137,0
shape (OrthoPolyLine
uid 13138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "183000,111000,199000,111000"
pts [
"183000,111000"
"199000,111000"
]
)
start &296
end &281
ss 0
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13139,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13140,0
va (VaSet
font "Verdana,12,0"
)
xt "185000,109600,190700,111000"
st "muxOut"
blo "185000,110800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "185000,111000,185000,111000"
blo "185000,111000"
tm "SignalTypeMgr"
)
)
on &293
)
*427 (Wire
uid 13187,0
shape (OrthoPolyLine
uid 13188,0
va (VaSet
vasetType 3
)
xt "135950,130000,156000,138000"
pts [
"135950,130000"
"156000,130000"
"156000,138000"
]
)
start &240
end &423
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13190,0
va (VaSet
font "Verdana,12,0"
)
xt "137950,128600,144450,130000"
st "dbus0(1)"
blo "137950,129800"
tm "WireNameMgr"
)
)
on &292
)
*428 (Wire
uid 13193,0
shape (OrthoPolyLine
uid 13194,0
va (VaSet
vasetType 3
)
xt "135950,114000,168000,138000"
pts [
"135950,114000"
"168000,114000"
"168000,138000"
]
)
start &232
end &424
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13196,0
va (VaSet
font "Verdana,12,0"
)
xt "137950,112600,144450,114000"
st "dbus0(0)"
blo "137950,113800"
tm "WireNameMgr"
)
)
on &292
)
*429 (Wire
uid 13220,0
optionalChildren [
*430 (BdJunction
uid 13230,0
ps "OnConnectorStrategy"
shape (Circle
uid 13231,0
va (VaSet
vasetType 1
)
xt "171600,104600,172400,105400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13221,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172000,91000,176000,105000"
pts [
"172000,91000"
"172000,105000"
"176000,105000"
]
)
start &305
end &295
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13223,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "170600,93000,172000,96600"
st "zero"
blo "171800,96600"
tm "WireNameMgr"
)
)
on &309
)
*431 (Wire
uid 13226,0
shape (OrthoPolyLine
uid 13227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172000,105000,176000,117000"
pts [
"176000,117000"
"172000,117000"
"172000,105000"
]
)
start &300
end &430
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13229,0
va (VaSet
font "Verdana,12,0"
)
xt "171000,115600,174600,117000"
st "zero"
blo "171000,116800"
tm "WireNameMgr"
)
)
on &309
)
*432 (Wire
uid 13264,0
shape (OrthoPolyLine
uid 13265,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135000,141000,144000,141000"
pts [
"135000,141000"
"144000,141000"
]
)
start &288
end &311
sat 2
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13268,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13269,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,139600,139700,141000"
st "in0"
blo "137000,140800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "137000,141000,137000,141000"
blo "137000,141000"
tm "SignalTypeMgr"
)
)
on &318
)
*433 (Wire
uid 13270,0
shape (OrthoPolyLine
uid 13271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "130000,149000,144000,149000"
pts [
"130000,149000"
"144000,149000"
]
)
end &314
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13277,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "134600,145400,136000,149000"
st "zero"
blo "135800,149000"
tm "WireNameMgr"
)
)
on &309
)
*434 (Wire
uid 13282,0
optionalChildren [
*435 (BdJunction
uid 13290,0
ps "OnConnectorStrategy"
shape (Circle
uid 13291,0
va (VaSet
vasetType 1
)
xt "152600,121600,153400,122400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 13283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "150000,106000,158000,145000"
pts [
"158000,106000"
"153000,106000"
"153000,145000"
"150000,145000"
]
)
start &254
end &312
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13284,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13285,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,104600,156700,106000"
st "in2"
blo "154000,105800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "154000,106000,154000,106000"
blo "154000,106000"
tm "SignalTypeMgr"
)
)
on &319
)
*436 (Wire
uid 13286,0
shape (OrthoPolyLine
uid 13287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "153000,122000,158000,122000"
pts [
"158000,122000"
"153000,122000"
]
)
start &247
end &435
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13289,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,120600,156700,122000"
st "in2"
blo "154000,121800"
tm "WireNameMgr"
)
)
on &319
)
*437 (Wire
uid 13294,0
shape (OrthoPolyLine
uid 13295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "206000,115000,219250,115000"
pts [
"206000,115000"
"219250,115000"
]
)
start &282
end &272
sat 32
eat 32
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13296,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13297,0
va (VaSet
font "Verdana,12,0"
)
xt "208000,113600,214500,115000"
st "muxOut1"
blo "208000,114800"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "208000,115000,208000,115000"
blo "208000,115000"
tm "SignalTypeMgr"
)
)
on &320
)
*438 (Wire
uid 13320,0
shape (OrthoPolyLine
uid 13321,0
va (VaSet
vasetType 3
)
xt "174000,152000,191000,152000"
pts [
"174000,152000"
"191000,152000"
]
)
start &322
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13327,0
va (VaSet
font "Verdana,12,0"
)
xt "176000,150600,186500,152000"
st "flanc_m_sinus"
blo "176000,151800"
tm "WireNameMgr"
)
)
on &266
)
*439 (Wire
uid 13328,0
shape (OrthoPolyLine
uid 13329,0
va (VaSet
vasetType 3
)
xt "174000,156000,191000,156000"
pts [
"174000,156000"
"191000,156000"
]
)
start &323
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 13334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13335,0
va (VaSet
font "Verdana,12,0"
)
xt "176000,154600,185600,156000"
st "flac_m_carre"
blo "176000,155800"
tm "WireNameMgr"
)
)
on &267
)
*440 (Wire
uid 13338,0
shape (OrthoPolyLine
uid 13339,0
va (VaSet
vasetType 3
)
xt "147000,150333,167050,154000"
pts [
"167050,154000"
"147000,154000"
"147000,150333"
]
)
start &324
end &313
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 13340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13341,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "166050,152600,178650,154000"
st "out1 : std_uLogic"
blo "166050,153800"
tm "WireNameMgr"
)
)
on &328
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *441 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*442 (Text
uid 573,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-11600,31600,-10400"
st "Package List"
blo "24000,-10600"
)
*443 (MLText
uid 574,0
va (VaSet
)
xt "24000,-10400,41700,-2000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
LIBRARY Common;
  USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*444 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*445 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*446 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*447 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*448 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*449 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*450 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1058"
viewArea "4157,52989,241379,183266"
cachedDiagramExtent "0,-11600,541250,286950"
pageSetupInfo (PageSetupInfo
ptrCmd "OneNote,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 45
useAdjustTo 0
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "24000,-12000"
lastUid 13355,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "700,1000,4700,2200"
st "Panel0"
blo "700,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*451 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,3000,7500,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*452 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,4200,6900,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*453 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,5400,3800,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*454 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*455 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,8600,5400"
st "MWComponent"
blo "-100,5200"
)
*456 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,3000,5000,4200"
st "Library"
blo "900,4000"
tm "BdLibraryNameMgr"
)
*458 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,4200,8900,5400"
st "SaComponent"
blo "900,5200"
tm "CptNameMgr"
)
*459 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,5400,2600,6600"
st "I0"
blo "900,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*460 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,3000,4500,4200"
st "Library"
blo "400,4000"
)
*461 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,4200,9400,5400"
st "VhdlComponent"
blo "400,5200"
)
*462 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,5400,2100,6600"
st "I0"
blo "400,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*463 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*464 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,10200,5400"
st "VerilogComponent"
blo "-100,5200"
)
*465 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*466 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,3700,5700,4900"
st "eb1"
blo "3300,4700"
tm "HdlTextNameMgr"
)
*467 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,4900,4500,6100"
st "1"
blo "3300,5900"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,-200,4700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,9600,2400"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1400,15550,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*468 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*469 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1400,9200,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*470 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*471 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-1400,31400,-200"
st "Declarations"
blo "24000,-400"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,100,27700,1300"
st "Ports:"
blo "24000,1100"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-200,29200,1000"
st "Pre User:"
blo "24000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "26000,1000,80900,3400"
st "constant nonOverlapBitNb: positive := requiredBitNb(integer(clockFrequency*nonOverlapPeriod*0.7));
constant sigmaDeltaLowpassShiftBitNb : positive := 10;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,100,33500,1300"
st "Diagram Signals:"
blo "24000,1100"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,-1400,30400,-200"
st "Post User:"
blo "24000,-400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "24000,-1400,24000,-1400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 104,0
usingSuid 1
emptyRow *472 (LEmptyRow
)
uid 3255,0
optionalChildren [
*473 (RefLabelRowHdr
)
*474 (TitleRowHdr
)
*475 (FilterRowHdr
)
*476 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*477 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*478 (GroupColHdr
tm "GroupColHdrMgr"
)
*479 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*480 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*481 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*482 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*483 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*484 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*485 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 1,0
)
)
uid 3214,0
)
*486 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 3216,0
)
*487 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 14
suid 20,0
)
)
uid 3252,0
)
*488 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm1"
t "std_uLogic"
o 22
suid 44,0
)
)
uid 7608,0
)
*489 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm2"
t "std_uLogic"
o 23
suid 45,0
)
)
uid 7610,0
)
*490 (LeafLogPort
port (LogicalPort
decl (Decl
n "doubleFrequency"
t "std_uLogic"
o 3
suid 49,0
)
)
uid 7769,0
)
*491 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fullBridge"
t "std_uLogic"
o 19
suid 50,0
)
)
uid 7771,0
)
*492 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 downto 0)"
o 21
suid 53,0
)
)
uid 8235,0
)
*493 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sine"
t "signed"
b "(pwmBitNb-1 DOWNTO 0)"
o 24
suid 54,0
)
)
uid 8237,0
)
*494 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "step"
t "unsigned"
b "(phaseBitNb-1 downto 0)"
o 25
suid 55,0
)
)
uid 8277,0
)
*495 (LeafLogPort
port (LogicalPort
decl (Decl
n "sampleEn"
t "std_uLogic"
o 7
suid 57,0
)
)
uid 8581,0
)
*496 (LeafLogPort
port (LogicalPort
decl (Decl
n "pwmCountEn"
t "std_uLogic"
o 5
suid 58,0
)
)
uid 8583,0
)
*497 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm1High"
t "std_uLogic"
o 10
suid 62,0
)
)
uid 8822,0
)
*498 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm2High"
t "std_uLogic"
o 12
suid 63,0
)
)
uid 8824,0
)
*499 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm1Low_n"
t "std_uLogic"
o 11
suid 64,0
)
)
uid 8826,0
)
*500 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pwm2Low_n"
t "std_uLogic"
o 13
suid 65,0
)
)
uid 8828,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "driveEn2"
t "std_ulogic"
o 18
suid 68,0
)
)
uid 9167,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "driveEn1"
t "std_ulogic"
o 17
suid 69,0
)
)
uid 9169,0
)
*503 (LeafLogPort
port (LogicalPort
decl (Decl
n "switchEvenOdd"
t "std_uLogic"
o 8
suid 70,0
)
)
uid 9298,0
)
*504 (LeafLogPort
port (LogicalPort
decl (Decl
n "threeLevel"
t "std_uLogic"
o 9
suid 71,0
)
)
uid 9570,0
)
*505 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "trigger"
t "std_uLogic"
o 15
suid 72,0
)
)
uid 9913,0
)
*506 (LeafLogPort
port (LogicalPort
decl (Decl
n "diffAmplitude"
t "std_uLogic"
o 2
suid 73,0
)
)
uid 11309,0
)
*507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "measuredAmplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 20
suid 76,0
)
)
uid 11510,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitudeControl"
t "unsigned"
b "(pwmBitNb-1 downto 0)"
o 16
suid 78,0
)
)
uid 11913,0
)
*509 (LeafLogPort
port (LogicalPort
decl (Decl
n "mainsTriggered"
t "std_uLogic"
o 25
suid 79,0
)
)
uid 12074,0
)
*510 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk"
t "unsigned"
o 27
suid 81,0
)
)
uid 12967,0
)
*511 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "unsigned"
o 28
suid 82,0
)
)
uid 12969,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in6"
t "std_uLogic"
o 29
suid 83,0
)
)
uid 12971,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in7"
t "std_uLogic"
o 31
suid 85,0
)
)
uid 12973,0
)
*514 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gt"
t "std_ulogic"
o 32
suid 86,0
)
)
uid 12975,0
)
*515 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lt"
t "std_ulogic"
o 33
suid 87,0
)
)
uid 12977,0
)
*516 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 34
suid 88,0
)
)
uid 12979,0
)
*517 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Q"
t "std_uLogic"
o 36
suid 90,0
)
)
uid 12981,0
)
*518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "flanc_m_sinus"
t "std_uLogic"
o 37
suid 91,0
)
)
uid 12983,0
)
*519 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "flac_m_carre"
t "std_uLogic"
o 38
suid 92,0
)
)
uid 12985,0
)
*520 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out4"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 95,0
)
)
uid 12991,0
)
*521 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out5"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 39
suid 96,0
)
)
uid 12993,0
)
*522 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 40
suid 97,0
)
)
uid 12995,0
)
*523 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dbus0"
t "unsigned"
b "(1 downto 0)"
o 39
suid 98,0
)
)
uid 13342,0
)
*524 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "muxOut"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 40
suid 99,0
)
)
uid 13344,0
)
*525 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zero"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 41
suid 100,0
)
)
uid 13346,0
)
*526 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in0"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 42
suid 101,0
)
)
uid 13348,0
)
*527 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in2"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 43
suid 102,0
)
)
uid 13350,0
)
*528 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "muxOut1"
t "unsigned"
b "(dataBitNb-1 DOWNTO 0)"
o 44
suid 103,0
)
)
uid 13352,0
)
*529 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 45
suid 104,0
)
)
uid 13354,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3268,0
optionalChildren [
*530 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *531 (MRCItem
litem &472
pos 45
dimension 20
)
uid 3270,0
optionalChildren [
*532 (MRCItem
litem &473
pos 0
dimension 20
uid 3271,0
)
*533 (MRCItem
litem &474
pos 1
dimension 23
uid 3272,0
)
*534 (MRCItem
litem &475
pos 2
hidden 1
dimension 20
uid 3273,0
)
*535 (MRCItem
litem &485
pos 0
dimension 20
uid 3215,0
)
*536 (MRCItem
litem &486
pos 1
dimension 20
uid 3217,0
)
*537 (MRCItem
litem &487
pos 5
dimension 20
uid 3253,0
)
*538 (MRCItem
litem &488
pos 16
dimension 20
uid 7607,0
)
*539 (MRCItem
litem &489
pos 17
dimension 20
uid 7609,0
)
*540 (MRCItem
litem &490
pos 4
dimension 20
uid 7768,0
)
*541 (MRCItem
litem &491
pos 15
dimension 20
uid 7770,0
)
*542 (MRCItem
litem &492
pos 18
dimension 20
uid 8236,0
)
*543 (MRCItem
litem &493
pos 19
dimension 20
uid 8238,0
)
*544 (MRCItem
litem &494
pos 20
dimension 20
uid 8278,0
)
*545 (MRCItem
litem &495
pos 3
dimension 20
uid 8580,0
)
*546 (MRCItem
litem &496
pos 10
dimension 20
uid 8582,0
)
*547 (MRCItem
litem &497
pos 2
dimension 20
uid 8821,0
)
*548 (MRCItem
litem &498
pos 6
dimension 20
uid 8823,0
)
*549 (MRCItem
litem &499
pos 7
dimension 20
uid 8825,0
)
*550 (MRCItem
litem &500
pos 8
dimension 20
uid 8827,0
)
*551 (MRCItem
litem &501
pos 21
dimension 20
uid 9168,0
)
*552 (MRCItem
litem &502
pos 22
dimension 20
uid 9170,0
)
*553 (MRCItem
litem &503
pos 11
dimension 20
uid 9297,0
)
*554 (MRCItem
litem &504
pos 9
dimension 20
uid 9569,0
)
*555 (MRCItem
litem &505
pos 12
dimension 20
uid 9912,0
)
*556 (MRCItem
litem &506
pos 13
dimension 20
uid 11308,0
)
*557 (MRCItem
litem &507
pos 23
dimension 20
uid 11511,0
)
*558 (MRCItem
litem &508
pos 24
dimension 20
uid 11914,0
)
*559 (MRCItem
litem &509
pos 14
dimension 20
uid 12073,0
)
*560 (MRCItem
litem &510
pos 25
dimension 20
uid 12968,0
)
*561 (MRCItem
litem &511
pos 26
dimension 20
uid 12970,0
)
*562 (MRCItem
litem &512
pos 27
dimension 20
uid 12972,0
)
*563 (MRCItem
litem &513
pos 28
dimension 20
uid 12974,0
)
*564 (MRCItem
litem &514
pos 29
dimension 20
uid 12976,0
)
*565 (MRCItem
litem &515
pos 30
dimension 20
uid 12978,0
)
*566 (MRCItem
litem &516
pos 31
dimension 20
uid 12980,0
)
*567 (MRCItem
litem &517
pos 32
dimension 20
uid 12982,0
)
*568 (MRCItem
litem &518
pos 33
dimension 20
uid 12984,0
)
*569 (MRCItem
litem &519
pos 34
dimension 20
uid 12986,0
)
*570 (MRCItem
litem &520
pos 35
dimension 20
uid 12992,0
)
*571 (MRCItem
litem &521
pos 36
dimension 20
uid 12994,0
)
*572 (MRCItem
litem &522
pos 37
dimension 20
uid 12996,0
)
*573 (MRCItem
litem &523
pos 38
dimension 20
uid 13343,0
)
*574 (MRCItem
litem &524
pos 39
dimension 20
uid 13345,0
)
*575 (MRCItem
litem &525
pos 40
dimension 20
uid 13347,0
)
*576 (MRCItem
litem &526
pos 41
dimension 20
uid 13349,0
)
*577 (MRCItem
litem &527
pos 42
dimension 20
uid 13351,0
)
*578 (MRCItem
litem &528
pos 43
dimension 20
uid 13353,0
)
*579 (MRCItem
litem &529
pos 44
dimension 20
uid 13355,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3274,0
optionalChildren [
*580 (MRCItem
litem &476
pos 0
dimension 20
uid 3275,0
)
*581 (MRCItem
litem &478
pos 1
dimension 50
uid 3276,0
)
*582 (MRCItem
litem &479
pos 2
dimension 100
uid 3277,0
)
*583 (MRCItem
litem &480
pos 3
dimension 50
uid 3278,0
)
*584 (MRCItem
litem &481
pos 4
dimension 100
uid 3279,0
)
*585 (MRCItem
litem &482
pos 5
dimension 100
uid 3280,0
)
*586 (MRCItem
litem &483
pos 6
dimension 50
uid 3281,0
)
*587 (MRCItem
litem &484
pos 7
dimension 80
uid 3282,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3269,0
vaOverrides [
]
)
]
)
uid 3254,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *588 (LEmptyRow
)
uid 3284,0
optionalChildren [
*589 (RefLabelRowHdr
)
*590 (TitleRowHdr
)
*591 (FilterRowHdr
)
*592 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*593 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*594 (GroupColHdr
tm "GroupColHdrMgr"
)
*595 (NameColHdr
tm "GenericNameColHdrMgr"
)
*596 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*597 (InitColHdr
tm "GenericValueColHdrMgr"
)
*598 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*599 (EolColHdr
tm "GenericEolColHdrMgr"
)
*600 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
uid 3844,0
)
*601 (LogGeneric
generic (GiElement
name "testLineNb"
type "positive"
value "8"
)
uid 3846,0
)
*602 (LogGeneric
generic (GiElement
name "pwmFrequency"
type "real"
value "100.0E3"
)
uid 4316,0
)
*603 (LogGeneric
generic (GiElement
name "mainsFrequency"
type "real"
value "50.0"
)
uid 6054,0
)
*604 (LogGeneric
generic (GiElement
name "pwmBitNb"
type "positive"
value "10"
)
uid 8760,0
)
*605 (LogGeneric
generic (GiElement
name "nonOverlapPeriod"
type "real"
value "1.0E-6"
)
uid 8920,0
)
*606 (LogGeneric
generic (GiElement
name "sineAmplitude"
type "real"
value "1.0"
)
uid 10453,0
)
*607 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "32"
)
uid 10952,0
)
]
)
pdm (PhysicalDM
uid 3296,0
optionalChildren [
*608 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *609 (MRCItem
litem &588
pos 8
dimension 20
)
uid 3298,0
optionalChildren [
*610 (MRCItem
litem &589
pos 0
dimension 20
uid 3299,0
)
*611 (MRCItem
litem &590
pos 1
dimension 23
uid 3300,0
)
*612 (MRCItem
litem &591
pos 2
hidden 1
dimension 20
uid 3301,0
)
*613 (MRCItem
litem &600
pos 0
dimension 20
uid 3843,0
)
*614 (MRCItem
litem &601
pos 7
dimension 20
uid 3845,0
)
*615 (MRCItem
litem &602
pos 2
dimension 20
uid 4315,0
)
*616 (MRCItem
litem &603
pos 1
dimension 20
uid 6053,0
)
*617 (MRCItem
litem &604
pos 6
dimension 20
uid 8759,0
)
*618 (MRCItem
litem &605
pos 3
dimension 20
uid 8919,0
)
*619 (MRCItem
litem &606
pos 5
dimension 20
uid 10452,0
)
*620 (MRCItem
litem &607
pos 4
dimension 20
uid 10951,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3302,0
optionalChildren [
*621 (MRCItem
litem &592
pos 0
dimension 20
uid 3303,0
)
*622 (MRCItem
litem &594
pos 1
dimension 50
uid 3304,0
)
*623 (MRCItem
litem &595
pos 2
dimension 100
uid 3305,0
)
*624 (MRCItem
litem &596
pos 3
dimension 100
uid 3306,0
)
*625 (MRCItem
litem &597
pos 4
dimension 50
uid 3307,0
)
*626 (MRCItem
litem &598
pos 5
dimension 50
uid 3308,0
)
*627 (MRCItem
litem &599
pos 6
dimension 80
uid 3309,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3297,0
vaOverrides [
]
)
]
)
uid 3283,0
type 1
)
activeModelName "BlockDiag"
)
