-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "01/12/2025 00:38:04"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	main IS
    PORT (
	i_clk : IN std_logic;
	i_IR : IN std_logic;
	i_Rx : IN std_logic;
	dig : BUFFER std_logic_vector(3 DOWNTO 0);
	sevseg : BUFFER std_logic_vector(6 DOWNTO 0);
	o_led1 : BUFFER std_logic;
	o_led2 : BUFFER std_logic;
	o_led3 : BUFFER std_logic;
	o_led4 : BUFFER std_logic;
	o_r0 : BUFFER std_logic;
	o_r1 : BUFFER std_logic;
	o_r2 : BUFFER std_logic;
	o_r3 : BUFFER std_logic;
	o_r4 : BUFFER std_logic;
	o_r5 : BUFFER std_logic;
	o_r6 : BUFFER std_logic;
	o_r7 : BUFFER std_logic;
	o_g0 : BUFFER std_logic;
	o_g1 : BUFFER std_logic;
	o_g2 : BUFFER std_logic;
	o_g3 : BUFFER std_logic;
	o_g4 : BUFFER std_logic;
	o_g5 : BUFFER std_logic;
	o_g6 : BUFFER std_logic;
	o_g7 : BUFFER std_logic;
	o_b0 : BUFFER std_logic;
	o_b1 : BUFFER std_logic;
	o_b2 : BUFFER std_logic;
	o_b3 : BUFFER std_logic;
	o_b4 : BUFFER std_logic;
	o_b5 : BUFFER std_logic;
	o_b6 : BUFFER std_logic;
	o_b7 : BUFFER std_logic;
	o_vga_hs : BUFFER std_logic;
	o_vga_vs : BUFFER std_logic;
	o_buzz : BUFFER std_logic;
	o_Tx : BUFFER std_logic
	);
END main;

-- Design Ports Information
-- i_IR	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dig[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[0]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[1]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[2]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[4]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[5]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sevseg[6]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led1	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led2	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led3	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_led4	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r0	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r1	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r2	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r3	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r4	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r5	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r6	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_r7	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g0	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g1	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g2	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g3	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g4	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g5	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g6	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_g7	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b0	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b1	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b2	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b3	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b4	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b5	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b6	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_b7	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_vga_hs	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_vga_vs	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_buzz	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_Tx	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_Rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF main IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_clk : std_logic;
SIGNAL ww_i_IR : std_logic;
SIGNAL ww_i_Rx : std_logic;
SIGNAL ww_dig : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_sevseg : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_o_led1 : std_logic;
SIGNAL ww_o_led2 : std_logic;
SIGNAL ww_o_led3 : std_logic;
SIGNAL ww_o_led4 : std_logic;
SIGNAL ww_o_r0 : std_logic;
SIGNAL ww_o_r1 : std_logic;
SIGNAL ww_o_r2 : std_logic;
SIGNAL ww_o_r3 : std_logic;
SIGNAL ww_o_r4 : std_logic;
SIGNAL ww_o_r5 : std_logic;
SIGNAL ww_o_r6 : std_logic;
SIGNAL ww_o_r7 : std_logic;
SIGNAL ww_o_g0 : std_logic;
SIGNAL ww_o_g1 : std_logic;
SIGNAL ww_o_g2 : std_logic;
SIGNAL ww_o_g3 : std_logic;
SIGNAL ww_o_g4 : std_logic;
SIGNAL ww_o_g5 : std_logic;
SIGNAL ww_o_g6 : std_logic;
SIGNAL ww_o_g7 : std_logic;
SIGNAL ww_o_b0 : std_logic;
SIGNAL ww_o_b1 : std_logic;
SIGNAL ww_o_b2 : std_logic;
SIGNAL ww_o_b3 : std_logic;
SIGNAL ww_o_b4 : std_logic;
SIGNAL ww_o_b5 : std_logic;
SIGNAL ww_o_b6 : std_logic;
SIGNAL ww_o_b7 : std_logic;
SIGNAL ww_o_vga_hs : std_logic;
SIGNAL ww_o_vga_vs : std_logic;
SIGNAL ww_o_buzz : std_logic;
SIGNAL ww_o_Tx : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clockmodifier_module|clk_out_intem~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \i_IR~input_o\ : std_logic;
SIGNAL \dig[0]~output_o\ : std_logic;
SIGNAL \dig[1]~output_o\ : std_logic;
SIGNAL \dig[2]~output_o\ : std_logic;
SIGNAL \dig[3]~output_o\ : std_logic;
SIGNAL \sevseg[0]~output_o\ : std_logic;
SIGNAL \sevseg[1]~output_o\ : std_logic;
SIGNAL \sevseg[2]~output_o\ : std_logic;
SIGNAL \sevseg[3]~output_o\ : std_logic;
SIGNAL \sevseg[4]~output_o\ : std_logic;
SIGNAL \sevseg[5]~output_o\ : std_logic;
SIGNAL \sevseg[6]~output_o\ : std_logic;
SIGNAL \o_led1~output_o\ : std_logic;
SIGNAL \o_led2~output_o\ : std_logic;
SIGNAL \o_led3~output_o\ : std_logic;
SIGNAL \o_led4~output_o\ : std_logic;
SIGNAL \o_r0~output_o\ : std_logic;
SIGNAL \o_r1~output_o\ : std_logic;
SIGNAL \o_r2~output_o\ : std_logic;
SIGNAL \o_r3~output_o\ : std_logic;
SIGNAL \o_r4~output_o\ : std_logic;
SIGNAL \o_r5~output_o\ : std_logic;
SIGNAL \o_r6~output_o\ : std_logic;
SIGNAL \o_r7~output_o\ : std_logic;
SIGNAL \o_g0~output_o\ : std_logic;
SIGNAL \o_g1~output_o\ : std_logic;
SIGNAL \o_g2~output_o\ : std_logic;
SIGNAL \o_g3~output_o\ : std_logic;
SIGNAL \o_g4~output_o\ : std_logic;
SIGNAL \o_g5~output_o\ : std_logic;
SIGNAL \o_g6~output_o\ : std_logic;
SIGNAL \o_g7~output_o\ : std_logic;
SIGNAL \o_b0~output_o\ : std_logic;
SIGNAL \o_b1~output_o\ : std_logic;
SIGNAL \o_b2~output_o\ : std_logic;
SIGNAL \o_b3~output_o\ : std_logic;
SIGNAL \o_b4~output_o\ : std_logic;
SIGNAL \o_b5~output_o\ : std_logic;
SIGNAL \o_b6~output_o\ : std_logic;
SIGNAL \o_b7~output_o\ : std_logic;
SIGNAL \o_vga_hs~output_o\ : std_logic;
SIGNAL \o_vga_vs~output_o\ : std_logic;
SIGNAL \o_buzz~output_o\ : std_logic;
SIGNAL \o_Tx~output_o\ : std_logic;
SIGNAL \i_clk~input_o\ : std_logic;
SIGNAL \i_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \clockmodifier_module|Add0~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~5_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~1\ : std_logic;
SIGNAL \clockmodifier_module|Add0~2_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~3\ : std_logic;
SIGNAL \clockmodifier_module|Add0~4_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~5\ : std_logic;
SIGNAL \clockmodifier_module|Add0~6_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~7\ : std_logic;
SIGNAL \clockmodifier_module|Add0~8_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~9\ : std_logic;
SIGNAL \clockmodifier_module|Add0~10_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~4_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~11\ : std_logic;
SIGNAL \clockmodifier_module|Add0~12_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~3_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~13\ : std_logic;
SIGNAL \clockmodifier_module|Add0~14_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~15\ : std_logic;
SIGNAL \clockmodifier_module|Add0~16_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~2_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~17\ : std_logic;
SIGNAL \clockmodifier_module|Add0~18_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~19\ : std_logic;
SIGNAL \clockmodifier_module|Add0~20_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~21\ : std_logic;
SIGNAL \clockmodifier_module|Add0~22_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~23\ : std_logic;
SIGNAL \clockmodifier_module|Add0~24_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~1_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~25\ : std_logic;
SIGNAL \clockmodifier_module|Add0~26_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~27\ : std_logic;
SIGNAL \clockmodifier_module|Add0~28_combout\ : std_logic;
SIGNAL \clockmodifier_module|counter~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~29\ : std_logic;
SIGNAL \clockmodifier_module|Add0~30_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~5_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~6_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~8_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~7_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~9_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~31\ : std_logic;
SIGNAL \clockmodifier_module|Add0~32_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~33\ : std_logic;
SIGNAL \clockmodifier_module|Add0~34_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~35\ : std_logic;
SIGNAL \clockmodifier_module|Add0~36_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~37\ : std_logic;
SIGNAL \clockmodifier_module|Add0~38_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~39\ : std_logic;
SIGNAL \clockmodifier_module|Add0~40_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~41\ : std_logic;
SIGNAL \clockmodifier_module|Add0~42_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~43\ : std_logic;
SIGNAL \clockmodifier_module|Add0~44_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~45\ : std_logic;
SIGNAL \clockmodifier_module|Add0~46_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~2_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~47\ : std_logic;
SIGNAL \clockmodifier_module|Add0~48_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~49\ : std_logic;
SIGNAL \clockmodifier_module|Add0~50_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~51\ : std_logic;
SIGNAL \clockmodifier_module|Add0~52_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~53\ : std_logic;
SIGNAL \clockmodifier_module|Add0~54_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~1_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~55\ : std_logic;
SIGNAL \clockmodifier_module|Add0~56_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~57\ : std_logic;
SIGNAL \clockmodifier_module|Add0~58_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~59\ : std_logic;
SIGNAL \clockmodifier_module|Add0~60_combout\ : std_logic;
SIGNAL \clockmodifier_module|Add0~61\ : std_logic;
SIGNAL \clockmodifier_module|Add0~62_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~3_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~4_combout\ : std_logic;
SIGNAL \clockmodifier_module|Equal0~10_combout\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~0_combout\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~feeder_combout\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~q\ : std_logic;
SIGNAL \clockmodifier_module|clk_out_intem~clkctrl_outclk\ : std_logic;
SIGNAL \sevs_module|Add0~0_combout\ : std_logic;
SIGNAL \sevs_module|counter[0]~1_combout\ : std_logic;
SIGNAL \sevs_module|Add0~1\ : std_logic;
SIGNAL \sevs_module|Add0~2_combout\ : std_logic;
SIGNAL \sevs_module|Equal3~0_combout\ : std_logic;
SIGNAL \sevs_module|Add0~3\ : std_logic;
SIGNAL \sevs_module|Add0~5\ : std_logic;
SIGNAL \sevs_module|Add0~6_combout\ : std_logic;
SIGNAL \sevs_module|Add0~7\ : std_logic;
SIGNAL \sevs_module|Add0~8_combout\ : std_logic;
SIGNAL \sevs_module|Add0~9\ : std_logic;
SIGNAL \sevs_module|Add0~10_combout\ : std_logic;
SIGNAL \sevs_module|Add0~11\ : std_logic;
SIGNAL \sevs_module|Add0~12_combout\ : std_logic;
SIGNAL \sevs_module|Add0~13\ : std_logic;
SIGNAL \sevs_module|Add0~14_combout\ : std_logic;
SIGNAL \sevs_module|Add0~15\ : std_logic;
SIGNAL \sevs_module|Add0~16_combout\ : std_logic;
SIGNAL \sevs_module|Add0~17\ : std_logic;
SIGNAL \sevs_module|Add0~18_combout\ : std_logic;
SIGNAL \sevs_module|Add0~19\ : std_logic;
SIGNAL \sevs_module|Add0~20_combout\ : std_logic;
SIGNAL \sevs_module|Add0~21\ : std_logic;
SIGNAL \sevs_module|Add0~22_combout\ : std_logic;
SIGNAL \sevs_module|Add0~23\ : std_logic;
SIGNAL \sevs_module|Add0~24_combout\ : std_logic;
SIGNAL \sevs_module|Add0~25\ : std_logic;
SIGNAL \sevs_module|Add0~26_combout\ : std_logic;
SIGNAL \sevs_module|counter[13]~feeder_combout\ : std_logic;
SIGNAL \sevs_module|Add0~27\ : std_logic;
SIGNAL \sevs_module|Add0~28_combout\ : std_logic;
SIGNAL \sevs_module|counter[14]~feeder_combout\ : std_logic;
SIGNAL \sevs_module|Add0~29\ : std_logic;
SIGNAL \sevs_module|Add0~30_combout\ : std_logic;
SIGNAL \sevs_module|counter[15]~feeder_combout\ : std_logic;
SIGNAL \sevs_module|Add0~31\ : std_logic;
SIGNAL \sevs_module|Add0~32_combout\ : std_logic;
SIGNAL \sevs_module|Add0~33\ : std_logic;
SIGNAL \sevs_module|Add0~34_combout\ : std_logic;
SIGNAL \sevs_module|Add0~35\ : std_logic;
SIGNAL \sevs_module|Add0~36_combout\ : std_logic;
SIGNAL \sevs_module|Add0~37\ : std_logic;
SIGNAL \sevs_module|Add0~38_combout\ : std_logic;
SIGNAL \sevs_module|Add0~39\ : std_logic;
SIGNAL \sevs_module|Add0~40_combout\ : std_logic;
SIGNAL \sevs_module|Add0~41\ : std_logic;
SIGNAL \sevs_module|Add0~42_combout\ : std_logic;
SIGNAL \sevs_module|Add0~43\ : std_logic;
SIGNAL \sevs_module|Add0~44_combout\ : std_logic;
SIGNAL \sevs_module|Add0~45\ : std_logic;
SIGNAL \sevs_module|Add0~46_combout\ : std_logic;
SIGNAL \sevs_module|Add0~47\ : std_logic;
SIGNAL \sevs_module|Add0~48_combout\ : std_logic;
SIGNAL \sevs_module|Add0~49\ : std_logic;
SIGNAL \sevs_module|Add0~50_combout\ : std_logic;
SIGNAL \sevs_module|Add0~51\ : std_logic;
SIGNAL \sevs_module|Add0~52_combout\ : std_logic;
SIGNAL \sevs_module|Add0~53\ : std_logic;
SIGNAL \sevs_module|Add0~54_combout\ : std_logic;
SIGNAL \sevs_module|Add0~55\ : std_logic;
SIGNAL \sevs_module|Add0~56_combout\ : std_logic;
SIGNAL \sevs_module|Add0~57\ : std_logic;
SIGNAL \sevs_module|Add0~58_combout\ : std_logic;
SIGNAL \sevs_module|Add0~59\ : std_logic;
SIGNAL \sevs_module|Add0~60_combout\ : std_logic;
SIGNAL \sevs_module|Add0~61\ : std_logic;
SIGNAL \sevs_module|Add0~62_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~6_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~7_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~5_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~8_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~3_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~1_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~2_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~4_combout\ : std_logic;
SIGNAL \sevs_module|Add0~4_combout\ : std_logic;
SIGNAL \sevs_module|counter~0_combout\ : std_logic;
SIGNAL \sevs_module|counter[2]~feeder_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~9_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~10_combout\ : std_logic;
SIGNAL \sevs_module|dig[3]~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal1~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal0~11_combout\ : std_logic;
SIGNAL \sevs_module|Equal2~0_combout\ : std_logic;
SIGNAL \sevs_module|dig[3]~1_combout\ : std_logic;
SIGNAL \i_Rx~input_o\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[0]~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[4]~18\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[5]~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER~30_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[5]~20\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[6]~21_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~27_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~28_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[6]~22\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~24\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[8]~25_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[7]~29_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[0]~10\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[1]~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[1]~12\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[2]~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[2]~14\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[3]~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[3]~16\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER[4]~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal0~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal0~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|o_BUSY~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|o_BUSY~feeder_combout\ : std_logic;
SIGNAL \i_Rx~_wirecell_combout\ : std_logic;
SIGNAL \uart_module|u_RX|o_BUSY~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[0]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add1~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][6]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[0]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[2]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add1~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[3]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan1~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_INDEX[1]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[5]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[1]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[6]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[2]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal2~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[0]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Decoder0~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[9]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[3]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[8]~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[4]~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|r_DATA_BUFFER[7]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal2~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state.initial~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[0]~32_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parse.widthparse~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parse.heightparse~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parse.heightparse~q\ : std_logic;
SIGNAL \uart_module|u_RX|parser~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parse~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser:h_arr_en~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal2~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser:h_arr_en~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser:h_arr_en~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser:h_arr_en~q\ : std_logic;
SIGNAL \uart_module|u_RX|parser:wh_parsed~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser:wh_parsed~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser:wh_parsed~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser:wh_parsed~q\ : std_logic;
SIGNAL \uart_module|u_RX|parse~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parse~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parse.widthparse~q\ : std_logic;
SIGNAL \uart_module|u_RX|parse~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parse.rgbparse~q\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[22]~79\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[23]~80_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[31]~37_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[23]~81\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[24]~82_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[24]~83\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[25]~84_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[25]~85\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[26]~86_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[26]~87\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[27]~88_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[27]~89\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[28]~90_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[28]~91\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[29]~92_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[29]~93\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[30]~94_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[30]~95\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[31]~96_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[15]~36_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[0]~33\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[1]~34_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[1]~35\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[2]~38_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[2]~39\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[3]~40_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[3]~41\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[4]~42_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[4]~43\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[5]~44_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[5]~45\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[6]~46_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[6]~47\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[7]~48_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[7]~49\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[8]~50_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[8]~51\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[9]~52_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[9]~53\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[10]~54_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[10]~55\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[11]~56_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[11]~57\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[12]~58_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[12]~59\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[13]~60_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[13]~61\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[14]~62_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[14]~63\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[15]~64_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[15]~65\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[16]~66_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[16]~67\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[17]~68_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[17]~69\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[18]~70_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[18]~71\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[19]~72_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[19]~73\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[20]~74_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[20]~75\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[21]~76_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[21]~77\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_elcount[22]~78_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[0]~34_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[12]~59\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[13]~60_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[31]~98_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[13]~61\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[14]~62_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[14]~63\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[15]~64_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[15]~65\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[16]~66_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[16]~67\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[17]~68_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[17]~69\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[18]~70_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[18]~71\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[19]~72_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[19]~73\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[20]~74_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[20]~75\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[21]~76_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[21]~77\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[22]~78_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[22]~79\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[23]~80_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[23]~81\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[24]~82_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[24]~83\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[25]~84_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[25]~85\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[26]~86_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[26]~87\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[27]~88_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[27]~89\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[28]~90_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~22_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[0]~34_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[0]~35\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[1]~36_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[31]~100_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[1]~39_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[1]~37\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[2]~40_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[2]~41\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[3]~42_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[3]~43\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[4]~44_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[4]~45\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[5]~46_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[5]~47\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[6]~48_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[6]~49\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[7]~50_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[7]~51\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[8]~52_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[8]~53\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[9]~54_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[9]~55\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[10]~56_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[10]~57\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[11]~58_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[11]~59\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[12]~60_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[12]~61\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[13]~62_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[13]~63\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[14]~64_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[14]~65\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[15]~66_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[15]~67\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[16]~68_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[16]~69\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[17]~70_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[17]~71\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[18]~72_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[18]~73\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[19]~74_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[19]~75\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[20]~76_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[20]~77\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[21]~78_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[21]~79\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[22]~80_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[22]~81\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[23]~82_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[23]~83\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[24]~84_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[24]~85\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[25]~86_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[25]~87\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[26]~88_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[26]~89\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[27]~90_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[27]~91\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[28]~92_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[28]~93\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[29]~94_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[29]~95\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[30]~96_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[30]~97\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[31]~98_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal1~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|wh_arr_counter[31]~38_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[0][0]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[0][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[0][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[0][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[0][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|Mult0|mult_core|romout[0][10]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult0|mult_core|romout[0][9]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult0|mult_core|romout[0][8]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[1][0]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[1][0]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[1][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[1][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[1][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[1][1]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[1][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|Add5~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add5~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult0|mult_core|romout[0][6]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add5~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add5~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add5~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~1\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~3\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~5\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~7\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~9\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~11\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~13\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~15\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~17\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[2][0]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[2][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add6~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[2][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[2][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[1]~14\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[2]~16\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[3]~18\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[4]~20\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[5]~22\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[6]~24\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[7]~26\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[8]~28\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[9]~30\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[10]~32\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[11]~34\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[12]~35_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[12]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[11]~33_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[10]~31_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[9]~29_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[8]~27_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[7]~25_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[6]~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[5]~21_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[4]~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[3]~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[2]~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[1]~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[2][0]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|w_arr[2][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_width[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~1\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~3\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~5\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~7\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~9\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~11\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~13\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~15\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~17\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~19\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~21\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~23\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~25\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~27\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~29\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~30_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~24_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[28]~91\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[29]~92_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[29]~93\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[30]~94_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[30]~95\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[31]~96_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~28_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~24_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~22_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~26_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~20_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add12~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~20_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~21_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~25_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[0]~35\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[1]~36_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[1]~37\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[2]~38_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[2]~39\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[3]~40_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[3]~41\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[4]~42_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[4]~43\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[5]~44_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[5]~45\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[6]~46_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[6]~47\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[7]~48_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[7]~49\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[8]~50_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[8]~51\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[9]~52_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[9]~53\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[10]~54_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[10]~55\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[11]~56_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[11]~57\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_col[12]~58_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan7~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal4~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[1]~31_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[1]~32\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[2]~33_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[2]~34\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[3]~35_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[3]~36\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[4]~37_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[4]~38\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[5]~39_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[5]~40\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[6]~41_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[6]~42\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[7]~43_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[7]~44\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[8]~45_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[8]~46\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[9]~47_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[9]~48\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[10]~49_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[10]~50\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[11]~52_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[11]~53\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[12]~54_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[12]~55\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[13]~56_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[13]~57\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[14]~58_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[14]~59\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[15]~60_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[15]~61\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[16]~62_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[16]~63\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[17]~64_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[17]~65\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[18]~66_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[18]~67\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[19]~68_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[19]~69\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[20]~70_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[20]~71\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[21]~72_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[21]~73\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[22]~74_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[22]~75\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[23]~76_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[23]~77\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[24]~78_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[24]~79\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[25]~80_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[25]~81\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[26]~82_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[26]~83\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[27]~84_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[27]~85\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[28]~86_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[28]~87\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[29]~88_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[29]~89\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[30]~90_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[30]~91\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[31]~92_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][0]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][0]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][2]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[0][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|Mult1|mult_core|romout[0][10]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult1|mult_core|romout[0][9]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult1|mult_core|romout[0][8]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[1][2]~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[1][0]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[1][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[1][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[1][1]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[1][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[1][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|Add8~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult1|mult_core|romout[0][6]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add8~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add8~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add8~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add8~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~1\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~3\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~5\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~7\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~9\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~11\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~13\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~15\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~17\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][3]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][0]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][2]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|Add9~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][1]~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[1]~14\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[2]~16\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[3]~18\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[4]~20\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[5]~22\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[6]~24\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[7]~26\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[8]~28\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[9]~30\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[10]~32\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[11]~34\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[12]~35_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[11]~33_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[10]~31_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[9]~29_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[8]~27_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[7]~25_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[6]~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[5]~21_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[4]~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[3]~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[2]~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[1]~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][0]~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|h_arr[2][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_height[0]~37_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~1\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~3\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~5\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~7\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~9\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~11\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~13\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~15\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~17\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~19\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~21\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~23\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~25\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~27\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~29\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~30_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~30_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~31_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~32_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal5~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal5~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Equal5~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~28_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~26_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~24_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~22_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~20_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~25_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~24_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~26_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~22_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~20_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add14~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~21_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~27_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~28_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~29_combout\ : std_logic;
SIGNAL \uart_module|u_RX|LessThan8~33_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[31]~51_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_elcount_row[0]~94_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~16_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state.initial~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state.initial~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_state~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state.running~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state.running~q\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_firstrun~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb_firstrun~q\ : std_logic;
SIGNAL \uart_module|u_RX|parser~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|parser~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state.finished~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_state.finished~q\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~1\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~4\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~7\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~40_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~39_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~10\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~13\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~16\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~19\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~21_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~23_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~18_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~20_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~42_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~41_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~43_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~22\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~25\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~28\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~30_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~32_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~31\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~33_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~35_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_addr[11]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~45_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~24_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~26_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~27_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~29_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~44_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~34\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~36_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~38_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~46_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_wren~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_wren~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[0]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~37\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~39_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Add15~41_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~47_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img~48_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rden~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rden~q\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][7]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][0]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][7]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_din[15]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][4]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_din[12]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][5]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_din[13]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][6]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_din[14]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][3]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][0]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_din[8]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][1]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][1]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_din[9]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|rgb[1][1][2]~q\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~19_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~20_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~12_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~21_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~22_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~26_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~27_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~28_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~29_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_RX|img_dout~15_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~24_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~17_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~23_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~25_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~9_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~10_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~11_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~13_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~12_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~14_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~7_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~6_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~8_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~2_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~3_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~4_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~5_combout\ : std_logic;
SIGNAL \sevs_module|Equal12~0_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~30_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~15_combout\ : std_logic;
SIGNAL \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~16_combout\ : std_logic;
SIGNAL \sevs_module|curr_val~18_combout\ : std_logic;
SIGNAL \sevs_module|Equal7~0_combout\ : std_logic;
SIGNAL \sevs_module|Equal4~0_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~10_combout\ : std_logic;
SIGNAL \sevs_module|Equal4~1_combout\ : std_logic;
SIGNAL \sevs_module|WideOr5~combout\ : std_logic;
SIGNAL \sevs_module|Equal4~2_combout\ : std_logic;
SIGNAL \sevs_module|Equal6~0_combout\ : std_logic;
SIGNAL \sevs_module|WideOr4~0_combout\ : std_logic;
SIGNAL \sevs_module|WideOr3~3_combout\ : std_logic;
SIGNAL \sevs_module|WideOr3~2_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~5_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~3_combout\ : std_logic;
SIGNAL \sevs_module|WideOr2~combout\ : std_logic;
SIGNAL \sevs_module|WideOr1~5_combout\ : std_logic;
SIGNAL \sevs_module|WideOr1~3_combout\ : std_logic;
SIGNAL \sevs_module|WideOr1~10_combout\ : std_logic;
SIGNAL \sevs_module|WideOr0~2_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_INDEX~4_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[0]~9_combout\ : std_logic;
SIGNAL \uart_module|u_TX|LessThan0~0_combout\ : std_logic;
SIGNAL \uart_module|u_TX|LessThan0~1_combout\ : std_logic;
SIGNAL \uart_module|u_TX|LessThan0~2_combout\ : std_logic;
SIGNAL \uart_module|s_TX_START~0_combout\ : std_logic;
SIGNAL \uart_module|s_TX_START~q\ : std_logic;
SIGNAL \uart_module|u_TX|Equal0~0_combout\ : std_logic;
SIGNAL \uart_module|u_TX|LessThan1~0_combout\ : std_logic;
SIGNAL \uart_module|u_TX|Equal0~1_combout\ : std_logic;
SIGNAL \uart_module|u_TX|s_TRANSMITING_FLAG~0_combout\ : std_logic;
SIGNAL \uart_module|u_TX|s_TRANSMITING_FLAG~1_combout\ : std_logic;
SIGNAL \uart_module|u_TX|o_BUSY~q\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[0]~10\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[1]~11_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[1]~12\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[2]~13_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[2]~14\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[3]~15_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[3]~16\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[4]~17_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[4]~18\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[5]~19_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[5]~20\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[6]~21_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[6]~22\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[7]~23_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[7]~24\ : std_logic;
SIGNAL \uart_module|u_TX|r_PRESCALER[8]~25_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_INDEX[1]~0_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_INDEX~2_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_INDEX~3_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_INDEX~1_combout\ : std_logic;
SIGNAL \uart_module|u_TX|Mux0~0_combout\ : std_logic;
SIGNAL \uart_module|u_TX|r_DATA_BUFFER[0]~feeder_combout\ : std_logic;
SIGNAL \uart_module|u_TX|process_0~0_combout\ : std_logic;
SIGNAL \uart_module|r_TX_DATA[0]~0_combout\ : std_logic;
SIGNAL \uart_module|u_TX|Mux0~1_combout\ : std_logic;
SIGNAL \uart_module|u_TX|o_TX_LINE~q\ : std_logic;
SIGNAL \uart_module|u_RX|r_PRESCALER\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \uart_module|u_TX|r_PRESCALER\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_elcount_col\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sevs_module|dig\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_height\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_module|u_RX|wh_arr_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sevs_module|sevseg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_elcount_row\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_module|u_RX|rgb_elcount\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_dout\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sevs_module|curr_val\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_din\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \clockmodifier_module|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sevs_module|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart_module|u_RX|r_INDEX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0_bypass\ : std_logic_vector(0 TO 36);
SIGNAL \uart_module|u_TX|r_INDEX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_TX|r_DATA_BUFFER\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_module|r_TX_DATA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_addr\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_module|u_RX|r_DATA_BUFFER\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \sevs_module|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \uart_module|u_TX|ALT_INV_o_TX_LINE~q\ : std_logic;
SIGNAL \sevs_module|ALT_INV_WideOr3~2_combout\ : std_logic;
SIGNAL \sevs_module|ALT_INV_dig\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \uart_module|u_RX|ALT_INV_o_BUSY~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_i_clk <= i_clk;
ww_i_IR <= i_IR;
ww_i_Rx <= i_Rx;
dig <= ww_dig;
sevseg <= ww_sevseg;
o_led1 <= ww_o_led1;
o_led2 <= ww_o_led2;
o_led3 <= ww_o_led3;
o_led4 <= ww_o_led4;
o_r0 <= ww_o_r0;
o_r1 <= ww_o_r1;
o_r2 <= ww_o_r2;
o_r3 <= ww_o_r3;
o_r4 <= ww_o_r4;
o_r5 <= ww_o_r5;
o_r6 <= ww_o_r6;
o_r7 <= ww_o_r7;
o_g0 <= ww_o_g0;
o_g1 <= ww_o_g1;
o_g2 <= ww_o_g2;
o_g3 <= ww_o_g3;
o_g4 <= ww_o_g4;
o_g5 <= ww_o_g5;
o_g6 <= ww_o_g6;
o_g7 <= ww_o_g7;
o_b0 <= ww_o_b0;
o_b1 <= ww_o_b1;
o_b2 <= ww_o_b2;
o_b3 <= ww_o_b3;
o_b4 <= ww_o_b4;
o_b5 <= ww_o_b5;
o_b6 <= ww_o_b6;
o_b7 <= ww_o_b7;
o_vga_hs <= ww_o_vga_hs;
o_vga_vs <= ww_o_vga_vs;
o_buzz <= ww_o_buzz;
o_Tx <= ww_o_Tx;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(15);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(14);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(13);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\uart_module|u_RX|img_din\(15) & \uart_module|u_RX|img_din\(14) & \uart_module|u_RX|img_din\(13) & \uart_module|u_RX|img_din\(12));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & \uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & 
\uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & \uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & \uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & 
\uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & \uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & 
\uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a13\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a14\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a15\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(12);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(11);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(10);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(9);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\uart_module|u_RX|img_din\(11) & \uart_module|u_RX|img_din\(10) & \uart_module|u_RX|img_din\(9) & \uart_module|u_RX|img_din\(8));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & \uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & 
\uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & \uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & \uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & 
\uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & \uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & 
\uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a9\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a10\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a11\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \uart_module|u_RX|img_din\(8);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\uart_module|u_RX|img_addr\(12) & \uart_module|u_RX|img_addr\(11) & \uart_module|u_RX|img_addr\(10) & \uart_module|u_RX|img_addr\(9) & \uart_module|u_RX|img_addr\(8) & 
\uart_module|u_RX|img_addr\(7) & \uart_module|u_RX|img_addr\(6) & \uart_module|u_RX|img_addr\(5) & \uart_module|u_RX|img_addr\(4) & \uart_module|u_RX|img_addr\(3) & \uart_module|u_RX|img_addr\(2) & \uart_module|u_RX|img_addr\(1) & 
\uart_module|u_RX|img_addr\(0));

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\uart_module|u_RX|Add15~38_combout\ & \uart_module|u_RX|Add15~35_combout\ & \uart_module|u_RX|Add15~32_combout\ & \uart_module|u_RX|Add15~29_combout\ & 
\uart_module|u_RX|Add15~26_combout\ & \uart_module|u_RX|Add15~23_combout\ & \uart_module|u_RX|Add15~20_combout\ & \uart_module|u_RX|Add15~17_combout\ & \uart_module|u_RX|Add15~14_combout\ & \uart_module|u_RX|Add15~11_combout\ & 
\uart_module|u_RX|Add15~8_combout\ & \uart_module|u_RX|Add15~5_combout\ & \uart_module|u_RX|Add15~2_combout\);

\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT27\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT26\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT25\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT24\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT23\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT21\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT19\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT17\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~dataout\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~7\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~6\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~5\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~4\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~3\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~2\ & \uart_module|u_RX|Mult2|auto_generated|mac_mult1~1\ & 
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~0\);

\uart_module|u_RX|Mult2|auto_generated|mac_out2~0\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~1\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~2\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~3\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~4\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~5\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~6\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~7\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~dataout\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT16\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT17\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT23\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT24\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT25\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT26\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT27\ <= \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\uart_module|u_RX|img_elcount_row\(13) & \uart_module|u_RX|img_elcount_row\(12) & \uart_module|u_RX|img_elcount_row\(11) & \uart_module|u_RX|img_elcount_row\(10) & 
\uart_module|u_RX|img_elcount_row\(9) & \uart_module|u_RX|img_elcount_row\(8) & \uart_module|u_RX|img_elcount_row\(7) & \uart_module|u_RX|img_elcount_row\(6) & \uart_module|u_RX|img_elcount_row\(5) & \uart_module|u_RX|img_elcount_row\(4) & 
\uart_module|u_RX|img_elcount_row\(3) & \uart_module|u_RX|img_elcount_row\(2) & \uart_module|u_RX|img_elcount_row\(1) & \uart_module|u_RX|img_elcount_row\(0) & gnd & gnd & gnd & gnd);

\uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \uart_module|u_RX|img_width[12]~35_combout\ & \uart_module|u_RX|img_width[11]~33_combout\ & \uart_module|u_RX|img_width[10]~31_combout\ & \uart_module|u_RX|img_width[9]~29_combout\ & 
\uart_module|u_RX|img_width[8]~27_combout\ & \uart_module|u_RX|img_width[7]~25_combout\ & \uart_module|u_RX|img_width[6]~23_combout\ & \uart_module|u_RX|img_width[5]~21_combout\ & \uart_module|u_RX|img_width[4]~19_combout\ & 
\uart_module|u_RX|img_width[3]~17_combout\ & \uart_module|u_RX|img_width[2]~15_combout\ & \uart_module|u_RX|img_width[1]~13_combout\ & \uart_module|u_RX|w_arr[2][0]~q\ & gnd & gnd & gnd & gnd);

\uart_module|u_RX|Mult2|auto_generated|mac_mult1~0\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~1\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~2\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~3\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~4\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~5\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~6\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~7\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~dataout\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT24\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT25\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT26\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\uart_module|u_RX|Mult2|auto_generated|mac_mult1~DATAOUT27\ <= \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\clockmodifier_module|clk_out_intem~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clockmodifier_module|clk_out_intem~q\);

\i_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_clk~input_o\);
\sevs_module|ALT_INV_WideOr0~2_combout\ <= NOT \sevs_module|WideOr0~2_combout\;
\uart_module|u_TX|ALT_INV_o_TX_LINE~q\ <= NOT \uart_module|u_TX|o_TX_LINE~q\;
\sevs_module|ALT_INV_WideOr3~2_combout\ <= NOT \sevs_module|WideOr3~2_combout\;
\sevs_module|ALT_INV_dig\(3) <= NOT \sevs_module|dig\(3);
\sevs_module|ALT_INV_dig\(2) <= NOT \sevs_module|dig\(2);
\sevs_module|ALT_INV_dig\(1) <= NOT \sevs_module|dig\(1);
\sevs_module|ALT_INV_dig\(0) <= NOT \sevs_module|dig\(0);
\uart_module|u_RX|ALT_INV_o_BUSY~q\ <= NOT \uart_module|u_RX|o_BUSY~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X13_Y24_N23
\dig[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(0),
	devoe => ww_devoe,
	o => \dig[0]~output_o\);

-- Location: IOOBUF_X11_Y24_N16
\dig[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(1),
	devoe => ww_devoe,
	o => \dig[1]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\dig[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(2),
	devoe => ww_devoe,
	o => \dig[2]~output_o\);

-- Location: IOOBUF_X7_Y24_N2
\dig[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_dig\(3),
	devoe => ww_devoe,
	o => \dig[3]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\sevseg[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr5~combout\,
	devoe => ww_devoe,
	o => \sevseg[0]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\sevseg[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \sevseg[1]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\sevseg[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_WideOr3~2_combout\,
	devoe => ww_devoe,
	o => \sevseg[2]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\sevseg[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr2~combout\,
	devoe => ww_devoe,
	o => \sevseg[3]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\sevseg[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|sevseg\(4),
	devoe => ww_devoe,
	o => \sevseg[4]~output_o\);

-- Location: IOOBUF_X23_Y24_N16
\sevseg[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|WideOr1~10_combout\,
	devoe => ww_devoe,
	o => \sevseg[5]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\sevseg[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sevs_module|ALT_INV_WideOr0~2_combout\,
	devoe => ww_devoe,
	o => \sevseg[6]~output_o\);

-- Location: IOOBUF_X34_Y10_N9
\o_led1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_led1~output_o\);

-- Location: IOOBUF_X34_Y9_N2
\o_led2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_led2~output_o\);

-- Location: IOOBUF_X34_Y9_N9
\o_led3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_led3~output_o\);

-- Location: IOOBUF_X34_Y9_N16
\o_led4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uart_module|u_RX|o_BUSY~q\,
	devoe => ww_devoe,
	o => \o_led4~output_o\);

-- Location: IOOBUF_X34_Y9_N23
\o_r0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r0~output_o\);

-- Location: IOOBUF_X23_Y24_N9
\o_r1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r1~output_o\);

-- Location: IOOBUF_X0_Y6_N16
\o_r2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r2~output_o\);

-- Location: IOOBUF_X13_Y0_N16
\o_r3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r3~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\o_r4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r4~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\o_r5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r5~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\o_r6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r6~output_o\);

-- Location: IOOBUF_X21_Y0_N9
\o_r7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_r7~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\o_g0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g0~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\o_g1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g1~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\o_g2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g2~output_o\);

-- Location: IOOBUF_X30_Y0_N23
\o_g3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g3~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\o_g4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g4~output_o\);

-- Location: IOOBUF_X32_Y0_N16
\o_g5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g5~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\o_g6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g6~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\o_g7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_g7~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\o_b0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b0~output_o\);

-- Location: IOOBUF_X34_Y20_N9
\o_b1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b1~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\o_b2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b2~output_o\);

-- Location: IOOBUF_X30_Y0_N9
\o_b3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b3~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\o_b4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b4~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\o_b5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b5~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\o_b6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b6~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\o_b7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_b7~output_o\);

-- Location: IOOBUF_X34_Y18_N23
\o_vga_hs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_vga_hs~output_o\);

-- Location: IOOBUF_X34_Y18_N16
\o_vga_vs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_vga_vs~output_o\);

-- Location: IOOBUF_X30_Y24_N2
\o_buzz~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_buzz~output_o\);

-- Location: IOOBUF_X28_Y24_N16
\o_Tx~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uart_module|u_TX|ALT_INV_o_TX_LINE~q\,
	devoe => ww_devoe,
	o => \o_Tx~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\i_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_clk,
	o => \i_clk~input_o\);

-- Location: CLKCTRL_G2
\i_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X32_Y15_N0
\clockmodifier_module|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~0_combout\ = \clockmodifier_module|counter\(0) $ (VCC)
-- \clockmodifier_module|Add0~1\ = CARRY(\clockmodifier_module|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(0),
	datad => VCC,
	combout => \clockmodifier_module|Add0~0_combout\,
	cout => \clockmodifier_module|Add0~1\);

-- Location: LCCOMB_X33_Y15_N0
\clockmodifier_module|counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~5_combout\ = (\clockmodifier_module|Add0~0_combout\ & !\clockmodifier_module|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clockmodifier_module|Add0~0_combout\,
	datad => \clockmodifier_module|Equal0~10_combout\,
	combout => \clockmodifier_module|counter~5_combout\);

-- Location: FF_X32_Y15_N13
\clockmodifier_module|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \clockmodifier_module|counter~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(0));

-- Location: LCCOMB_X32_Y15_N2
\clockmodifier_module|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~2_combout\ = (\clockmodifier_module|counter\(1) & (!\clockmodifier_module|Add0~1\)) # (!\clockmodifier_module|counter\(1) & ((\clockmodifier_module|Add0~1\) # (GND)))
-- \clockmodifier_module|Add0~3\ = CARRY((!\clockmodifier_module|Add0~1\) # (!\clockmodifier_module|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(1),
	datad => VCC,
	cin => \clockmodifier_module|Add0~1\,
	combout => \clockmodifier_module|Add0~2_combout\,
	cout => \clockmodifier_module|Add0~3\);

-- Location: FF_X32_Y15_N3
\clockmodifier_module|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(1));

-- Location: LCCOMB_X32_Y15_N4
\clockmodifier_module|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~4_combout\ = (\clockmodifier_module|counter\(2) & (\clockmodifier_module|Add0~3\ $ (GND))) # (!\clockmodifier_module|counter\(2) & (!\clockmodifier_module|Add0~3\ & VCC))
-- \clockmodifier_module|Add0~5\ = CARRY((\clockmodifier_module|counter\(2) & !\clockmodifier_module|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(2),
	datad => VCC,
	cin => \clockmodifier_module|Add0~3\,
	combout => \clockmodifier_module|Add0~4_combout\,
	cout => \clockmodifier_module|Add0~5\);

-- Location: FF_X32_Y15_N5
\clockmodifier_module|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(2));

-- Location: LCCOMB_X32_Y15_N6
\clockmodifier_module|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~6_combout\ = (\clockmodifier_module|counter\(3) & (!\clockmodifier_module|Add0~5\)) # (!\clockmodifier_module|counter\(3) & ((\clockmodifier_module|Add0~5\) # (GND)))
-- \clockmodifier_module|Add0~7\ = CARRY((!\clockmodifier_module|Add0~5\) # (!\clockmodifier_module|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(3),
	datad => VCC,
	cin => \clockmodifier_module|Add0~5\,
	combout => \clockmodifier_module|Add0~6_combout\,
	cout => \clockmodifier_module|Add0~7\);

-- Location: FF_X32_Y15_N7
\clockmodifier_module|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(3));

-- Location: LCCOMB_X32_Y15_N8
\clockmodifier_module|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~8_combout\ = (\clockmodifier_module|counter\(4) & (\clockmodifier_module|Add0~7\ $ (GND))) # (!\clockmodifier_module|counter\(4) & (!\clockmodifier_module|Add0~7\ & VCC))
-- \clockmodifier_module|Add0~9\ = CARRY((\clockmodifier_module|counter\(4) & !\clockmodifier_module|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(4),
	datad => VCC,
	cin => \clockmodifier_module|Add0~7\,
	combout => \clockmodifier_module|Add0~8_combout\,
	cout => \clockmodifier_module|Add0~9\);

-- Location: FF_X32_Y15_N9
\clockmodifier_module|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(4));

-- Location: LCCOMB_X32_Y15_N10
\clockmodifier_module|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~10_combout\ = (\clockmodifier_module|counter\(5) & (!\clockmodifier_module|Add0~9\)) # (!\clockmodifier_module|counter\(5) & ((\clockmodifier_module|Add0~9\) # (GND)))
-- \clockmodifier_module|Add0~11\ = CARRY((!\clockmodifier_module|Add0~9\) # (!\clockmodifier_module|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(5),
	datad => VCC,
	cin => \clockmodifier_module|Add0~9\,
	combout => \clockmodifier_module|Add0~10_combout\,
	cout => \clockmodifier_module|Add0~11\);

-- Location: LCCOMB_X33_Y15_N30
\clockmodifier_module|counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~4_combout\ = (!\clockmodifier_module|Equal0~10_combout\ & \clockmodifier_module|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|Equal0~10_combout\,
	datad => \clockmodifier_module|Add0~10_combout\,
	combout => \clockmodifier_module|counter~4_combout\);

-- Location: FF_X33_Y15_N31
\clockmodifier_module|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(5));

-- Location: LCCOMB_X32_Y15_N12
\clockmodifier_module|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~12_combout\ = (\clockmodifier_module|counter\(6) & (\clockmodifier_module|Add0~11\ $ (GND))) # (!\clockmodifier_module|counter\(6) & (!\clockmodifier_module|Add0~11\ & VCC))
-- \clockmodifier_module|Add0~13\ = CARRY((\clockmodifier_module|counter\(6) & !\clockmodifier_module|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(6),
	datad => VCC,
	cin => \clockmodifier_module|Add0~11\,
	combout => \clockmodifier_module|Add0~12_combout\,
	cout => \clockmodifier_module|Add0~13\);

-- Location: LCCOMB_X33_Y15_N4
\clockmodifier_module|counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~3_combout\ = (\clockmodifier_module|Add0~12_combout\ & !\clockmodifier_module|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clockmodifier_module|Add0~12_combout\,
	datad => \clockmodifier_module|Equal0~10_combout\,
	combout => \clockmodifier_module|counter~3_combout\);

-- Location: FF_X33_Y15_N5
\clockmodifier_module|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(6));

-- Location: LCCOMB_X32_Y15_N14
\clockmodifier_module|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~14_combout\ = (\clockmodifier_module|counter\(7) & (!\clockmodifier_module|Add0~13\)) # (!\clockmodifier_module|counter\(7) & ((\clockmodifier_module|Add0~13\) # (GND)))
-- \clockmodifier_module|Add0~15\ = CARRY((!\clockmodifier_module|Add0~13\) # (!\clockmodifier_module|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(7),
	datad => VCC,
	cin => \clockmodifier_module|Add0~13\,
	combout => \clockmodifier_module|Add0~14_combout\,
	cout => \clockmodifier_module|Add0~15\);

-- Location: FF_X32_Y15_N15
\clockmodifier_module|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(7));

-- Location: LCCOMB_X32_Y15_N16
\clockmodifier_module|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~16_combout\ = (\clockmodifier_module|counter\(8) & (\clockmodifier_module|Add0~15\ $ (GND))) # (!\clockmodifier_module|counter\(8) & (!\clockmodifier_module|Add0~15\ & VCC))
-- \clockmodifier_module|Add0~17\ = CARRY((\clockmodifier_module|counter\(8) & !\clockmodifier_module|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(8),
	datad => VCC,
	cin => \clockmodifier_module|Add0~15\,
	combout => \clockmodifier_module|Add0~16_combout\,
	cout => \clockmodifier_module|Add0~17\);

-- Location: LCCOMB_X33_Y15_N12
\clockmodifier_module|counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~2_combout\ = (\clockmodifier_module|Add0~16_combout\ & !\clockmodifier_module|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clockmodifier_module|Add0~16_combout\,
	datad => \clockmodifier_module|Equal0~10_combout\,
	combout => \clockmodifier_module|counter~2_combout\);

-- Location: FF_X33_Y15_N13
\clockmodifier_module|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(8));

-- Location: LCCOMB_X32_Y15_N18
\clockmodifier_module|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~18_combout\ = (\clockmodifier_module|counter\(9) & (!\clockmodifier_module|Add0~17\)) # (!\clockmodifier_module|counter\(9) & ((\clockmodifier_module|Add0~17\) # (GND)))
-- \clockmodifier_module|Add0~19\ = CARRY((!\clockmodifier_module|Add0~17\) # (!\clockmodifier_module|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(9),
	datad => VCC,
	cin => \clockmodifier_module|Add0~17\,
	combout => \clockmodifier_module|Add0~18_combout\,
	cout => \clockmodifier_module|Add0~19\);

-- Location: FF_X32_Y15_N19
\clockmodifier_module|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(9));

-- Location: LCCOMB_X32_Y15_N20
\clockmodifier_module|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~20_combout\ = (\clockmodifier_module|counter\(10) & (\clockmodifier_module|Add0~19\ $ (GND))) # (!\clockmodifier_module|counter\(10) & (!\clockmodifier_module|Add0~19\ & VCC))
-- \clockmodifier_module|Add0~21\ = CARRY((\clockmodifier_module|counter\(10) & !\clockmodifier_module|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(10),
	datad => VCC,
	cin => \clockmodifier_module|Add0~19\,
	combout => \clockmodifier_module|Add0~20_combout\,
	cout => \clockmodifier_module|Add0~21\);

-- Location: FF_X32_Y15_N21
\clockmodifier_module|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(10));

-- Location: LCCOMB_X32_Y15_N22
\clockmodifier_module|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~22_combout\ = (\clockmodifier_module|counter\(11) & (!\clockmodifier_module|Add0~21\)) # (!\clockmodifier_module|counter\(11) & ((\clockmodifier_module|Add0~21\) # (GND)))
-- \clockmodifier_module|Add0~23\ = CARRY((!\clockmodifier_module|Add0~21\) # (!\clockmodifier_module|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(11),
	datad => VCC,
	cin => \clockmodifier_module|Add0~21\,
	combout => \clockmodifier_module|Add0~22_combout\,
	cout => \clockmodifier_module|Add0~23\);

-- Location: FF_X32_Y15_N23
\clockmodifier_module|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(11));

-- Location: LCCOMB_X32_Y15_N24
\clockmodifier_module|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~24_combout\ = (\clockmodifier_module|counter\(12) & (\clockmodifier_module|Add0~23\ $ (GND))) # (!\clockmodifier_module|counter\(12) & (!\clockmodifier_module|Add0~23\ & VCC))
-- \clockmodifier_module|Add0~25\ = CARRY((\clockmodifier_module|counter\(12) & !\clockmodifier_module|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(12),
	datad => VCC,
	cin => \clockmodifier_module|Add0~23\,
	combout => \clockmodifier_module|Add0~24_combout\,
	cout => \clockmodifier_module|Add0~25\);

-- Location: LCCOMB_X33_Y15_N28
\clockmodifier_module|counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~1_combout\ = (!\clockmodifier_module|Equal0~10_combout\ & \clockmodifier_module|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|Equal0~10_combout\,
	datad => \clockmodifier_module|Add0~24_combout\,
	combout => \clockmodifier_module|counter~1_combout\);

-- Location: FF_X33_Y15_N29
\clockmodifier_module|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(12));

-- Location: LCCOMB_X32_Y15_N26
\clockmodifier_module|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~26_combout\ = (\clockmodifier_module|counter\(13) & (!\clockmodifier_module|Add0~25\)) # (!\clockmodifier_module|counter\(13) & ((\clockmodifier_module|Add0~25\) # (GND)))
-- \clockmodifier_module|Add0~27\ = CARRY((!\clockmodifier_module|Add0~25\) # (!\clockmodifier_module|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(13),
	datad => VCC,
	cin => \clockmodifier_module|Add0~25\,
	combout => \clockmodifier_module|Add0~26_combout\,
	cout => \clockmodifier_module|Add0~27\);

-- Location: FF_X32_Y15_N27
\clockmodifier_module|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(13));

-- Location: LCCOMB_X32_Y15_N28
\clockmodifier_module|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~28_combout\ = (\clockmodifier_module|counter\(14) & (\clockmodifier_module|Add0~27\ $ (GND))) # (!\clockmodifier_module|counter\(14) & (!\clockmodifier_module|Add0~27\ & VCC))
-- \clockmodifier_module|Add0~29\ = CARRY((\clockmodifier_module|counter\(14) & !\clockmodifier_module|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(14),
	datad => VCC,
	cin => \clockmodifier_module|Add0~27\,
	combout => \clockmodifier_module|Add0~28_combout\,
	cout => \clockmodifier_module|Add0~29\);

-- Location: LCCOMB_X33_Y15_N2
\clockmodifier_module|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|counter~0_combout\ = (!\clockmodifier_module|Equal0~10_combout\ & \clockmodifier_module|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|Equal0~10_combout\,
	datad => \clockmodifier_module|Add0~28_combout\,
	combout => \clockmodifier_module|counter~0_combout\);

-- Location: FF_X33_Y15_N3
\clockmodifier_module|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(14));

-- Location: LCCOMB_X32_Y15_N30
\clockmodifier_module|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~30_combout\ = (\clockmodifier_module|counter\(15) & (!\clockmodifier_module|Add0~29\)) # (!\clockmodifier_module|counter\(15) & ((\clockmodifier_module|Add0~29\) # (GND)))
-- \clockmodifier_module|Add0~31\ = CARRY((!\clockmodifier_module|Add0~29\) # (!\clockmodifier_module|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(15),
	datad => VCC,
	cin => \clockmodifier_module|Add0~29\,
	combout => \clockmodifier_module|Add0~30_combout\,
	cout => \clockmodifier_module|Add0~31\);

-- Location: FF_X32_Y15_N31
\clockmodifier_module|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(15));

-- Location: LCCOMB_X33_Y15_N22
\clockmodifier_module|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~5_combout\ = (!\clockmodifier_module|counter\(15) & (\clockmodifier_module|counter\(14) & (!\clockmodifier_module|counter\(13) & \clockmodifier_module|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(15),
	datab => \clockmodifier_module|counter\(14),
	datac => \clockmodifier_module|counter\(13),
	datad => \clockmodifier_module|counter\(12),
	combout => \clockmodifier_module|Equal0~5_combout\);

-- Location: LCCOMB_X33_Y15_N8
\clockmodifier_module|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~6_combout\ = (\clockmodifier_module|counter\(8) & (!\clockmodifier_module|counter\(10) & (!\clockmodifier_module|counter\(9) & !\clockmodifier_module|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(8),
	datab => \clockmodifier_module|counter\(10),
	datac => \clockmodifier_module|counter\(9),
	datad => \clockmodifier_module|counter\(11),
	combout => \clockmodifier_module|Equal0~6_combout\);

-- Location: LCCOMB_X33_Y15_N26
\clockmodifier_module|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~8_combout\ = (!\clockmodifier_module|counter\(0) & (!\clockmodifier_module|counter\(3) & (!\clockmodifier_module|counter\(2) & !\clockmodifier_module|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(0),
	datab => \clockmodifier_module|counter\(3),
	datac => \clockmodifier_module|counter\(2),
	datad => \clockmodifier_module|counter\(1),
	combout => \clockmodifier_module|Equal0~8_combout\);

-- Location: LCCOMB_X33_Y15_N18
\clockmodifier_module|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~7_combout\ = (!\clockmodifier_module|counter\(7) & (\clockmodifier_module|counter\(6) & (\clockmodifier_module|counter\(5) & !\clockmodifier_module|counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(7),
	datab => \clockmodifier_module|counter\(6),
	datac => \clockmodifier_module|counter\(5),
	datad => \clockmodifier_module|counter\(4),
	combout => \clockmodifier_module|Equal0~7_combout\);

-- Location: LCCOMB_X33_Y15_N14
\clockmodifier_module|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~9_combout\ = (\clockmodifier_module|Equal0~8_combout\ & \clockmodifier_module|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clockmodifier_module|Equal0~8_combout\,
	datad => \clockmodifier_module|Equal0~7_combout\,
	combout => \clockmodifier_module|Equal0~9_combout\);

-- Location: LCCOMB_X32_Y14_N0
\clockmodifier_module|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~32_combout\ = (\clockmodifier_module|counter\(16) & (\clockmodifier_module|Add0~31\ $ (GND))) # (!\clockmodifier_module|counter\(16) & (!\clockmodifier_module|Add0~31\ & VCC))
-- \clockmodifier_module|Add0~33\ = CARRY((\clockmodifier_module|counter\(16) & !\clockmodifier_module|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(16),
	datad => VCC,
	cin => \clockmodifier_module|Add0~31\,
	combout => \clockmodifier_module|Add0~32_combout\,
	cout => \clockmodifier_module|Add0~33\);

-- Location: FF_X32_Y14_N1
\clockmodifier_module|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(16));

-- Location: LCCOMB_X32_Y14_N2
\clockmodifier_module|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~34_combout\ = (\clockmodifier_module|counter\(17) & (!\clockmodifier_module|Add0~33\)) # (!\clockmodifier_module|counter\(17) & ((\clockmodifier_module|Add0~33\) # (GND)))
-- \clockmodifier_module|Add0~35\ = CARRY((!\clockmodifier_module|Add0~33\) # (!\clockmodifier_module|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(17),
	datad => VCC,
	cin => \clockmodifier_module|Add0~33\,
	combout => \clockmodifier_module|Add0~34_combout\,
	cout => \clockmodifier_module|Add0~35\);

-- Location: FF_X32_Y14_N3
\clockmodifier_module|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(17));

-- Location: LCCOMB_X32_Y14_N4
\clockmodifier_module|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~36_combout\ = (\clockmodifier_module|counter\(18) & (\clockmodifier_module|Add0~35\ $ (GND))) # (!\clockmodifier_module|counter\(18) & (!\clockmodifier_module|Add0~35\ & VCC))
-- \clockmodifier_module|Add0~37\ = CARRY((\clockmodifier_module|counter\(18) & !\clockmodifier_module|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(18),
	datad => VCC,
	cin => \clockmodifier_module|Add0~35\,
	combout => \clockmodifier_module|Add0~36_combout\,
	cout => \clockmodifier_module|Add0~37\);

-- Location: FF_X32_Y14_N5
\clockmodifier_module|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(18));

-- Location: LCCOMB_X32_Y14_N6
\clockmodifier_module|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~38_combout\ = (\clockmodifier_module|counter\(19) & (!\clockmodifier_module|Add0~37\)) # (!\clockmodifier_module|counter\(19) & ((\clockmodifier_module|Add0~37\) # (GND)))
-- \clockmodifier_module|Add0~39\ = CARRY((!\clockmodifier_module|Add0~37\) # (!\clockmodifier_module|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(19),
	datad => VCC,
	cin => \clockmodifier_module|Add0~37\,
	combout => \clockmodifier_module|Add0~38_combout\,
	cout => \clockmodifier_module|Add0~39\);

-- Location: FF_X32_Y14_N7
\clockmodifier_module|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(19));

-- Location: LCCOMB_X32_Y14_N8
\clockmodifier_module|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~40_combout\ = (\clockmodifier_module|counter\(20) & (\clockmodifier_module|Add0~39\ $ (GND))) # (!\clockmodifier_module|counter\(20) & (!\clockmodifier_module|Add0~39\ & VCC))
-- \clockmodifier_module|Add0~41\ = CARRY((\clockmodifier_module|counter\(20) & !\clockmodifier_module|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(20),
	datad => VCC,
	cin => \clockmodifier_module|Add0~39\,
	combout => \clockmodifier_module|Add0~40_combout\,
	cout => \clockmodifier_module|Add0~41\);

-- Location: FF_X32_Y14_N9
\clockmodifier_module|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(20));

-- Location: LCCOMB_X32_Y14_N10
\clockmodifier_module|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~42_combout\ = (\clockmodifier_module|counter\(21) & (!\clockmodifier_module|Add0~41\)) # (!\clockmodifier_module|counter\(21) & ((\clockmodifier_module|Add0~41\) # (GND)))
-- \clockmodifier_module|Add0~43\ = CARRY((!\clockmodifier_module|Add0~41\) # (!\clockmodifier_module|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(21),
	datad => VCC,
	cin => \clockmodifier_module|Add0~41\,
	combout => \clockmodifier_module|Add0~42_combout\,
	cout => \clockmodifier_module|Add0~43\);

-- Location: FF_X32_Y14_N11
\clockmodifier_module|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(21));

-- Location: LCCOMB_X32_Y14_N12
\clockmodifier_module|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~44_combout\ = (\clockmodifier_module|counter\(22) & (\clockmodifier_module|Add0~43\ $ (GND))) # (!\clockmodifier_module|counter\(22) & (!\clockmodifier_module|Add0~43\ & VCC))
-- \clockmodifier_module|Add0~45\ = CARRY((\clockmodifier_module|counter\(22) & !\clockmodifier_module|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(22),
	datad => VCC,
	cin => \clockmodifier_module|Add0~43\,
	combout => \clockmodifier_module|Add0~44_combout\,
	cout => \clockmodifier_module|Add0~45\);

-- Location: FF_X32_Y14_N13
\clockmodifier_module|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(22));

-- Location: LCCOMB_X32_Y14_N14
\clockmodifier_module|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~46_combout\ = (\clockmodifier_module|counter\(23) & (!\clockmodifier_module|Add0~45\)) # (!\clockmodifier_module|counter\(23) & ((\clockmodifier_module|Add0~45\) # (GND)))
-- \clockmodifier_module|Add0~47\ = CARRY((!\clockmodifier_module|Add0~45\) # (!\clockmodifier_module|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(23),
	datad => VCC,
	cin => \clockmodifier_module|Add0~45\,
	combout => \clockmodifier_module|Add0~46_combout\,
	cout => \clockmodifier_module|Add0~47\);

-- Location: FF_X32_Y14_N15
\clockmodifier_module|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(23));

-- Location: LCCOMB_X33_Y14_N12
\clockmodifier_module|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~2_combout\ = (!\clockmodifier_module|counter\(23) & (!\clockmodifier_module|counter\(21) & (!\clockmodifier_module|counter\(20) & !\clockmodifier_module|counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(23),
	datab => \clockmodifier_module|counter\(21),
	datac => \clockmodifier_module|counter\(20),
	datad => \clockmodifier_module|counter\(22),
	combout => \clockmodifier_module|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y14_N16
\clockmodifier_module|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~48_combout\ = (\clockmodifier_module|counter\(24) & (\clockmodifier_module|Add0~47\ $ (GND))) # (!\clockmodifier_module|counter\(24) & (!\clockmodifier_module|Add0~47\ & VCC))
-- \clockmodifier_module|Add0~49\ = CARRY((\clockmodifier_module|counter\(24) & !\clockmodifier_module|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(24),
	datad => VCC,
	cin => \clockmodifier_module|Add0~47\,
	combout => \clockmodifier_module|Add0~48_combout\,
	cout => \clockmodifier_module|Add0~49\);

-- Location: FF_X32_Y14_N17
\clockmodifier_module|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(24));

-- Location: LCCOMB_X32_Y14_N18
\clockmodifier_module|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~50_combout\ = (\clockmodifier_module|counter\(25) & (!\clockmodifier_module|Add0~49\)) # (!\clockmodifier_module|counter\(25) & ((\clockmodifier_module|Add0~49\) # (GND)))
-- \clockmodifier_module|Add0~51\ = CARRY((!\clockmodifier_module|Add0~49\) # (!\clockmodifier_module|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(25),
	datad => VCC,
	cin => \clockmodifier_module|Add0~49\,
	combout => \clockmodifier_module|Add0~50_combout\,
	cout => \clockmodifier_module|Add0~51\);

-- Location: FF_X32_Y14_N19
\clockmodifier_module|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(25));

-- Location: LCCOMB_X32_Y14_N20
\clockmodifier_module|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~52_combout\ = (\clockmodifier_module|counter\(26) & (\clockmodifier_module|Add0~51\ $ (GND))) # (!\clockmodifier_module|counter\(26) & (!\clockmodifier_module|Add0~51\ & VCC))
-- \clockmodifier_module|Add0~53\ = CARRY((\clockmodifier_module|counter\(26) & !\clockmodifier_module|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(26),
	datad => VCC,
	cin => \clockmodifier_module|Add0~51\,
	combout => \clockmodifier_module|Add0~52_combout\,
	cout => \clockmodifier_module|Add0~53\);

-- Location: FF_X32_Y14_N21
\clockmodifier_module|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(26));

-- Location: LCCOMB_X32_Y14_N22
\clockmodifier_module|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~54_combout\ = (\clockmodifier_module|counter\(27) & (!\clockmodifier_module|Add0~53\)) # (!\clockmodifier_module|counter\(27) & ((\clockmodifier_module|Add0~53\) # (GND)))
-- \clockmodifier_module|Add0~55\ = CARRY((!\clockmodifier_module|Add0~53\) # (!\clockmodifier_module|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(27),
	datad => VCC,
	cin => \clockmodifier_module|Add0~53\,
	combout => \clockmodifier_module|Add0~54_combout\,
	cout => \clockmodifier_module|Add0~55\);

-- Location: FF_X32_Y14_N23
\clockmodifier_module|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(27));

-- Location: LCCOMB_X33_Y14_N18
\clockmodifier_module|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~1_combout\ = (!\clockmodifier_module|counter\(24) & (!\clockmodifier_module|counter\(25) & (!\clockmodifier_module|counter\(27) & !\clockmodifier_module|counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(24),
	datab => \clockmodifier_module|counter\(25),
	datac => \clockmodifier_module|counter\(27),
	datad => \clockmodifier_module|counter\(26),
	combout => \clockmodifier_module|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y14_N24
\clockmodifier_module|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~56_combout\ = (\clockmodifier_module|counter\(28) & (\clockmodifier_module|Add0~55\ $ (GND))) # (!\clockmodifier_module|counter\(28) & (!\clockmodifier_module|Add0~55\ & VCC))
-- \clockmodifier_module|Add0~57\ = CARRY((\clockmodifier_module|counter\(28) & !\clockmodifier_module|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(28),
	datad => VCC,
	cin => \clockmodifier_module|Add0~55\,
	combout => \clockmodifier_module|Add0~56_combout\,
	cout => \clockmodifier_module|Add0~57\);

-- Location: FF_X32_Y14_N25
\clockmodifier_module|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(28));

-- Location: LCCOMB_X32_Y14_N26
\clockmodifier_module|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~58_combout\ = (\clockmodifier_module|counter\(29) & (!\clockmodifier_module|Add0~57\)) # (!\clockmodifier_module|counter\(29) & ((\clockmodifier_module|Add0~57\) # (GND)))
-- \clockmodifier_module|Add0~59\ = CARRY((!\clockmodifier_module|Add0~57\) # (!\clockmodifier_module|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(29),
	datad => VCC,
	cin => \clockmodifier_module|Add0~57\,
	combout => \clockmodifier_module|Add0~58_combout\,
	cout => \clockmodifier_module|Add0~59\);

-- Location: FF_X32_Y14_N27
\clockmodifier_module|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(29));

-- Location: LCCOMB_X32_Y14_N28
\clockmodifier_module|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~60_combout\ = (\clockmodifier_module|counter\(30) & (\clockmodifier_module|Add0~59\ $ (GND))) # (!\clockmodifier_module|counter\(30) & (!\clockmodifier_module|Add0~59\ & VCC))
-- \clockmodifier_module|Add0~61\ = CARRY((\clockmodifier_module|counter\(30) & !\clockmodifier_module|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|counter\(30),
	datad => VCC,
	cin => \clockmodifier_module|Add0~59\,
	combout => \clockmodifier_module|Add0~60_combout\,
	cout => \clockmodifier_module|Add0~61\);

-- Location: FF_X32_Y14_N29
\clockmodifier_module|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(30));

-- Location: LCCOMB_X32_Y14_N30
\clockmodifier_module|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Add0~62_combout\ = \clockmodifier_module|counter\(31) $ (\clockmodifier_module|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(31),
	cin => \clockmodifier_module|Add0~61\,
	combout => \clockmodifier_module|Add0~62_combout\);

-- Location: FF_X32_Y14_N31
\clockmodifier_module|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|counter\(31));

-- Location: LCCOMB_X33_Y14_N8
\clockmodifier_module|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~0_combout\ = (!\clockmodifier_module|counter\(29) & (!\clockmodifier_module|counter\(30) & (!\clockmodifier_module|counter\(28) & !\clockmodifier_module|counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(29),
	datab => \clockmodifier_module|counter\(30),
	datac => \clockmodifier_module|counter\(28),
	datad => \clockmodifier_module|counter\(31),
	combout => \clockmodifier_module|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y14_N2
\clockmodifier_module|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~3_combout\ = (!\clockmodifier_module|counter\(17) & (!\clockmodifier_module|counter\(19) & (!\clockmodifier_module|counter\(16) & !\clockmodifier_module|counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|counter\(17),
	datab => \clockmodifier_module|counter\(19),
	datac => \clockmodifier_module|counter\(16),
	datad => \clockmodifier_module|counter\(18),
	combout => \clockmodifier_module|Equal0~3_combout\);

-- Location: LCCOMB_X33_Y14_N0
\clockmodifier_module|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~4_combout\ = (\clockmodifier_module|Equal0~2_combout\ & (\clockmodifier_module|Equal0~1_combout\ & (\clockmodifier_module|Equal0~0_combout\ & \clockmodifier_module|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|Equal0~2_combout\,
	datab => \clockmodifier_module|Equal0~1_combout\,
	datac => \clockmodifier_module|Equal0~0_combout\,
	datad => \clockmodifier_module|Equal0~3_combout\,
	combout => \clockmodifier_module|Equal0~4_combout\);

-- Location: LCCOMB_X33_Y15_N16
\clockmodifier_module|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|Equal0~10_combout\ = (\clockmodifier_module|Equal0~5_combout\ & (\clockmodifier_module|Equal0~6_combout\ & (\clockmodifier_module|Equal0~9_combout\ & \clockmodifier_module|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|Equal0~5_combout\,
	datab => \clockmodifier_module|Equal0~6_combout\,
	datac => \clockmodifier_module|Equal0~9_combout\,
	datad => \clockmodifier_module|Equal0~4_combout\,
	combout => \clockmodifier_module|Equal0~10_combout\);

-- Location: LCCOMB_X33_Y15_N10
\clockmodifier_module|clk_out_intem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|clk_out_intem~0_combout\ = \clockmodifier_module|clk_out_intem~q\ $ (\clockmodifier_module|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockmodifier_module|clk_out_intem~q\,
	datad => \clockmodifier_module|Equal0~10_combout\,
	combout => \clockmodifier_module|clk_out_intem~0_combout\);

-- Location: LCCOMB_X33_Y15_N6
\clockmodifier_module|clk_out_intem~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockmodifier_module|clk_out_intem~feeder_combout\ = \clockmodifier_module|clk_out_intem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockmodifier_module|clk_out_intem~0_combout\,
	combout => \clockmodifier_module|clk_out_intem~feeder_combout\);

-- Location: FF_X33_Y15_N7
\clockmodifier_module|clk_out_intem\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \clockmodifier_module|clk_out_intem~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockmodifier_module|clk_out_intem~q\);

-- Location: CLKCTRL_G6
\clockmodifier_module|clk_out_intem~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clockmodifier_module|clk_out_intem~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y20_N0
\sevs_module|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~0_combout\ = \sevs_module|counter\(0) $ (GND)
-- \sevs_module|Add0~1\ = CARRY(!\sevs_module|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(0),
	datad => VCC,
	combout => \sevs_module|Add0~0_combout\,
	cout => \sevs_module|Add0~1\);

-- Location: LCCOMB_X19_Y20_N30
\sevs_module|counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter[0]~1_combout\ = !\sevs_module|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sevs_module|Add0~0_combout\,
	combout => \sevs_module|counter[0]~1_combout\);

-- Location: FF_X18_Y20_N5
\sevs_module|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	asdata => \sevs_module|counter[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(0));

-- Location: LCCOMB_X18_Y20_N2
\sevs_module|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~2_combout\ = (\sevs_module|counter\(1) & (!\sevs_module|Add0~1\)) # (!\sevs_module|counter\(1) & ((\sevs_module|Add0~1\) # (GND)))
-- \sevs_module|Add0~3\ = CARRY((!\sevs_module|Add0~1\) # (!\sevs_module|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(1),
	datad => VCC,
	cin => \sevs_module|Add0~1\,
	combout => \sevs_module|Add0~2_combout\,
	cout => \sevs_module|Add0~3\);

-- Location: FF_X18_Y20_N3
\sevs_module|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(1));

-- Location: LCCOMB_X19_Y18_N8
\sevs_module|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal3~0_combout\ = (\sevs_module|counter\(0) & (\sevs_module|counter\(2) & !\sevs_module|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(0),
	datac => \sevs_module|counter\(2),
	datad => \sevs_module|counter\(1),
	combout => \sevs_module|Equal3~0_combout\);

-- Location: LCCOMB_X18_Y20_N4
\sevs_module|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~4_combout\ = (\sevs_module|counter\(2) & (\sevs_module|Add0~3\ $ (GND))) # (!\sevs_module|counter\(2) & (!\sevs_module|Add0~3\ & VCC))
-- \sevs_module|Add0~5\ = CARRY((\sevs_module|counter\(2) & !\sevs_module|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(2),
	datad => VCC,
	cin => \sevs_module|Add0~3\,
	combout => \sevs_module|Add0~4_combout\,
	cout => \sevs_module|Add0~5\);

-- Location: LCCOMB_X18_Y20_N6
\sevs_module|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~6_combout\ = (\sevs_module|counter\(3) & (!\sevs_module|Add0~5\)) # (!\sevs_module|counter\(3) & ((\sevs_module|Add0~5\) # (GND)))
-- \sevs_module|Add0~7\ = CARRY((!\sevs_module|Add0~5\) # (!\sevs_module|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(3),
	datad => VCC,
	cin => \sevs_module|Add0~5\,
	combout => \sevs_module|Add0~6_combout\,
	cout => \sevs_module|Add0~7\);

-- Location: FF_X18_Y20_N7
\sevs_module|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(3));

-- Location: LCCOMB_X18_Y20_N8
\sevs_module|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~8_combout\ = (\sevs_module|counter\(4) & (\sevs_module|Add0~7\ $ (GND))) # (!\sevs_module|counter\(4) & (!\sevs_module|Add0~7\ & VCC))
-- \sevs_module|Add0~9\ = CARRY((\sevs_module|counter\(4) & !\sevs_module|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(4),
	datad => VCC,
	cin => \sevs_module|Add0~7\,
	combout => \sevs_module|Add0~8_combout\,
	cout => \sevs_module|Add0~9\);

-- Location: FF_X18_Y20_N9
\sevs_module|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(4));

-- Location: LCCOMB_X18_Y20_N10
\sevs_module|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~10_combout\ = (\sevs_module|counter\(5) & (!\sevs_module|Add0~9\)) # (!\sevs_module|counter\(5) & ((\sevs_module|Add0~9\) # (GND)))
-- \sevs_module|Add0~11\ = CARRY((!\sevs_module|Add0~9\) # (!\sevs_module|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(5),
	datad => VCC,
	cin => \sevs_module|Add0~9\,
	combout => \sevs_module|Add0~10_combout\,
	cout => \sevs_module|Add0~11\);

-- Location: FF_X18_Y20_N11
\sevs_module|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(5));

-- Location: LCCOMB_X18_Y20_N12
\sevs_module|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~12_combout\ = (\sevs_module|counter\(6) & (\sevs_module|Add0~11\ $ (GND))) # (!\sevs_module|counter\(6) & (!\sevs_module|Add0~11\ & VCC))
-- \sevs_module|Add0~13\ = CARRY((\sevs_module|counter\(6) & !\sevs_module|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(6),
	datad => VCC,
	cin => \sevs_module|Add0~11\,
	combout => \sevs_module|Add0~12_combout\,
	cout => \sevs_module|Add0~13\);

-- Location: FF_X18_Y20_N13
\sevs_module|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(6));

-- Location: LCCOMB_X18_Y20_N14
\sevs_module|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~14_combout\ = (\sevs_module|counter\(7) & (!\sevs_module|Add0~13\)) # (!\sevs_module|counter\(7) & ((\sevs_module|Add0~13\) # (GND)))
-- \sevs_module|Add0~15\ = CARRY((!\sevs_module|Add0~13\) # (!\sevs_module|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(7),
	datad => VCC,
	cin => \sevs_module|Add0~13\,
	combout => \sevs_module|Add0~14_combout\,
	cout => \sevs_module|Add0~15\);

-- Location: FF_X18_Y20_N15
\sevs_module|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(7));

-- Location: LCCOMB_X18_Y20_N16
\sevs_module|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~16_combout\ = (\sevs_module|counter\(8) & (\sevs_module|Add0~15\ $ (GND))) # (!\sevs_module|counter\(8) & (!\sevs_module|Add0~15\ & VCC))
-- \sevs_module|Add0~17\ = CARRY((\sevs_module|counter\(8) & !\sevs_module|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(8),
	datad => VCC,
	cin => \sevs_module|Add0~15\,
	combout => \sevs_module|Add0~16_combout\,
	cout => \sevs_module|Add0~17\);

-- Location: FF_X18_Y20_N17
\sevs_module|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(8));

-- Location: LCCOMB_X18_Y20_N18
\sevs_module|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~18_combout\ = (\sevs_module|counter\(9) & (!\sevs_module|Add0~17\)) # (!\sevs_module|counter\(9) & ((\sevs_module|Add0~17\) # (GND)))
-- \sevs_module|Add0~19\ = CARRY((!\sevs_module|Add0~17\) # (!\sevs_module|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(9),
	datad => VCC,
	cin => \sevs_module|Add0~17\,
	combout => \sevs_module|Add0~18_combout\,
	cout => \sevs_module|Add0~19\);

-- Location: FF_X18_Y20_N19
\sevs_module|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(9));

-- Location: LCCOMB_X18_Y20_N20
\sevs_module|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~20_combout\ = (\sevs_module|counter\(10) & (\sevs_module|Add0~19\ $ (GND))) # (!\sevs_module|counter\(10) & (!\sevs_module|Add0~19\ & VCC))
-- \sevs_module|Add0~21\ = CARRY((\sevs_module|counter\(10) & !\sevs_module|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(10),
	datad => VCC,
	cin => \sevs_module|Add0~19\,
	combout => \sevs_module|Add0~20_combout\,
	cout => \sevs_module|Add0~21\);

-- Location: FF_X18_Y20_N21
\sevs_module|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(10));

-- Location: LCCOMB_X18_Y20_N22
\sevs_module|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~22_combout\ = (\sevs_module|counter\(11) & (!\sevs_module|Add0~21\)) # (!\sevs_module|counter\(11) & ((\sevs_module|Add0~21\) # (GND)))
-- \sevs_module|Add0~23\ = CARRY((!\sevs_module|Add0~21\) # (!\sevs_module|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(11),
	datad => VCC,
	cin => \sevs_module|Add0~21\,
	combout => \sevs_module|Add0~22_combout\,
	cout => \sevs_module|Add0~23\);

-- Location: FF_X18_Y20_N23
\sevs_module|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(11));

-- Location: LCCOMB_X18_Y20_N24
\sevs_module|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~24_combout\ = (\sevs_module|counter\(12) & (\sevs_module|Add0~23\ $ (GND))) # (!\sevs_module|counter\(12) & (!\sevs_module|Add0~23\ & VCC))
-- \sevs_module|Add0~25\ = CARRY((\sevs_module|counter\(12) & !\sevs_module|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(12),
	datad => VCC,
	cin => \sevs_module|Add0~23\,
	combout => \sevs_module|Add0~24_combout\,
	cout => \sevs_module|Add0~25\);

-- Location: FF_X18_Y20_N25
\sevs_module|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(12));

-- Location: LCCOMB_X18_Y20_N26
\sevs_module|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~26_combout\ = (\sevs_module|counter\(13) & (!\sevs_module|Add0~25\)) # (!\sevs_module|counter\(13) & ((\sevs_module|Add0~25\) # (GND)))
-- \sevs_module|Add0~27\ = CARRY((!\sevs_module|Add0~25\) # (!\sevs_module|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(13),
	datad => VCC,
	cin => \sevs_module|Add0~25\,
	combout => \sevs_module|Add0~26_combout\,
	cout => \sevs_module|Add0~27\);

-- Location: LCCOMB_X19_Y19_N6
\sevs_module|counter[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter[13]~feeder_combout\ = \sevs_module|Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sevs_module|Add0~26_combout\,
	combout => \sevs_module|counter[13]~feeder_combout\);

-- Location: FF_X19_Y19_N7
\sevs_module|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|counter[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(13));

-- Location: LCCOMB_X18_Y20_N28
\sevs_module|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~28_combout\ = (\sevs_module|counter\(14) & (\sevs_module|Add0~27\ $ (GND))) # (!\sevs_module|counter\(14) & (!\sevs_module|Add0~27\ & VCC))
-- \sevs_module|Add0~29\ = CARRY((\sevs_module|counter\(14) & !\sevs_module|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(14),
	datad => VCC,
	cin => \sevs_module|Add0~27\,
	combout => \sevs_module|Add0~28_combout\,
	cout => \sevs_module|Add0~29\);

-- Location: LCCOMB_X19_Y19_N20
\sevs_module|counter[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter[14]~feeder_combout\ = \sevs_module|Add0~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sevs_module|Add0~28_combout\,
	combout => \sevs_module|counter[14]~feeder_combout\);

-- Location: FF_X19_Y19_N21
\sevs_module|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|counter[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(14));

-- Location: LCCOMB_X18_Y20_N30
\sevs_module|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~30_combout\ = (\sevs_module|counter\(15) & (!\sevs_module|Add0~29\)) # (!\sevs_module|counter\(15) & ((\sevs_module|Add0~29\) # (GND)))
-- \sevs_module|Add0~31\ = CARRY((!\sevs_module|Add0~29\) # (!\sevs_module|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(15),
	datad => VCC,
	cin => \sevs_module|Add0~29\,
	combout => \sevs_module|Add0~30_combout\,
	cout => \sevs_module|Add0~31\);

-- Location: LCCOMB_X19_Y19_N26
\sevs_module|counter[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter[15]~feeder_combout\ = \sevs_module|Add0~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sevs_module|Add0~30_combout\,
	combout => \sevs_module|counter[15]~feeder_combout\);

-- Location: FF_X19_Y19_N27
\sevs_module|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|counter[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(15));

-- Location: LCCOMB_X18_Y19_N0
\sevs_module|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~32_combout\ = (\sevs_module|counter\(16) & (\sevs_module|Add0~31\ $ (GND))) # (!\sevs_module|counter\(16) & (!\sevs_module|Add0~31\ & VCC))
-- \sevs_module|Add0~33\ = CARRY((\sevs_module|counter\(16) & !\sevs_module|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(16),
	datad => VCC,
	cin => \sevs_module|Add0~31\,
	combout => \sevs_module|Add0~32_combout\,
	cout => \sevs_module|Add0~33\);

-- Location: FF_X18_Y19_N1
\sevs_module|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(16));

-- Location: LCCOMB_X18_Y19_N2
\sevs_module|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~34_combout\ = (\sevs_module|counter\(17) & (!\sevs_module|Add0~33\)) # (!\sevs_module|counter\(17) & ((\sevs_module|Add0~33\) # (GND)))
-- \sevs_module|Add0~35\ = CARRY((!\sevs_module|Add0~33\) # (!\sevs_module|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(17),
	datad => VCC,
	cin => \sevs_module|Add0~33\,
	combout => \sevs_module|Add0~34_combout\,
	cout => \sevs_module|Add0~35\);

-- Location: FF_X18_Y19_N3
\sevs_module|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(17));

-- Location: LCCOMB_X18_Y19_N4
\sevs_module|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~36_combout\ = (\sevs_module|counter\(18) & (\sevs_module|Add0~35\ $ (GND))) # (!\sevs_module|counter\(18) & (!\sevs_module|Add0~35\ & VCC))
-- \sevs_module|Add0~37\ = CARRY((\sevs_module|counter\(18) & !\sevs_module|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(18),
	datad => VCC,
	cin => \sevs_module|Add0~35\,
	combout => \sevs_module|Add0~36_combout\,
	cout => \sevs_module|Add0~37\);

-- Location: FF_X18_Y19_N5
\sevs_module|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(18));

-- Location: LCCOMB_X18_Y19_N6
\sevs_module|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~38_combout\ = (\sevs_module|counter\(19) & (!\sevs_module|Add0~37\)) # (!\sevs_module|counter\(19) & ((\sevs_module|Add0~37\) # (GND)))
-- \sevs_module|Add0~39\ = CARRY((!\sevs_module|Add0~37\) # (!\sevs_module|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(19),
	datad => VCC,
	cin => \sevs_module|Add0~37\,
	combout => \sevs_module|Add0~38_combout\,
	cout => \sevs_module|Add0~39\);

-- Location: FF_X18_Y19_N7
\sevs_module|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(19));

-- Location: LCCOMB_X18_Y19_N8
\sevs_module|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~40_combout\ = (\sevs_module|counter\(20) & (\sevs_module|Add0~39\ $ (GND))) # (!\sevs_module|counter\(20) & (!\sevs_module|Add0~39\ & VCC))
-- \sevs_module|Add0~41\ = CARRY((\sevs_module|counter\(20) & !\sevs_module|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(20),
	datad => VCC,
	cin => \sevs_module|Add0~39\,
	combout => \sevs_module|Add0~40_combout\,
	cout => \sevs_module|Add0~41\);

-- Location: FF_X18_Y19_N9
\sevs_module|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(20));

-- Location: LCCOMB_X18_Y19_N10
\sevs_module|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~42_combout\ = (\sevs_module|counter\(21) & (!\sevs_module|Add0~41\)) # (!\sevs_module|counter\(21) & ((\sevs_module|Add0~41\) # (GND)))
-- \sevs_module|Add0~43\ = CARRY((!\sevs_module|Add0~41\) # (!\sevs_module|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(21),
	datad => VCC,
	cin => \sevs_module|Add0~41\,
	combout => \sevs_module|Add0~42_combout\,
	cout => \sevs_module|Add0~43\);

-- Location: FF_X18_Y19_N11
\sevs_module|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(21));

-- Location: LCCOMB_X18_Y19_N12
\sevs_module|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~44_combout\ = (\sevs_module|counter\(22) & (\sevs_module|Add0~43\ $ (GND))) # (!\sevs_module|counter\(22) & (!\sevs_module|Add0~43\ & VCC))
-- \sevs_module|Add0~45\ = CARRY((\sevs_module|counter\(22) & !\sevs_module|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(22),
	datad => VCC,
	cin => \sevs_module|Add0~43\,
	combout => \sevs_module|Add0~44_combout\,
	cout => \sevs_module|Add0~45\);

-- Location: FF_X18_Y19_N13
\sevs_module|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(22));

-- Location: LCCOMB_X18_Y19_N14
\sevs_module|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~46_combout\ = (\sevs_module|counter\(23) & (!\sevs_module|Add0~45\)) # (!\sevs_module|counter\(23) & ((\sevs_module|Add0~45\) # (GND)))
-- \sevs_module|Add0~47\ = CARRY((!\sevs_module|Add0~45\) # (!\sevs_module|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(23),
	datad => VCC,
	cin => \sevs_module|Add0~45\,
	combout => \sevs_module|Add0~46_combout\,
	cout => \sevs_module|Add0~47\);

-- Location: FF_X18_Y19_N15
\sevs_module|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(23));

-- Location: LCCOMB_X18_Y19_N16
\sevs_module|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~48_combout\ = (\sevs_module|counter\(24) & (\sevs_module|Add0~47\ $ (GND))) # (!\sevs_module|counter\(24) & (!\sevs_module|Add0~47\ & VCC))
-- \sevs_module|Add0~49\ = CARRY((\sevs_module|counter\(24) & !\sevs_module|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(24),
	datad => VCC,
	cin => \sevs_module|Add0~47\,
	combout => \sevs_module|Add0~48_combout\,
	cout => \sevs_module|Add0~49\);

-- Location: FF_X18_Y19_N17
\sevs_module|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(24));

-- Location: LCCOMB_X18_Y19_N18
\sevs_module|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~50_combout\ = (\sevs_module|counter\(25) & (!\sevs_module|Add0~49\)) # (!\sevs_module|counter\(25) & ((\sevs_module|Add0~49\) # (GND)))
-- \sevs_module|Add0~51\ = CARRY((!\sevs_module|Add0~49\) # (!\sevs_module|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(25),
	datad => VCC,
	cin => \sevs_module|Add0~49\,
	combout => \sevs_module|Add0~50_combout\,
	cout => \sevs_module|Add0~51\);

-- Location: FF_X18_Y19_N19
\sevs_module|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(25));

-- Location: LCCOMB_X18_Y19_N20
\sevs_module|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~52_combout\ = (\sevs_module|counter\(26) & (\sevs_module|Add0~51\ $ (GND))) # (!\sevs_module|counter\(26) & (!\sevs_module|Add0~51\ & VCC))
-- \sevs_module|Add0~53\ = CARRY((\sevs_module|counter\(26) & !\sevs_module|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(26),
	datad => VCC,
	cin => \sevs_module|Add0~51\,
	combout => \sevs_module|Add0~52_combout\,
	cout => \sevs_module|Add0~53\);

-- Location: FF_X18_Y19_N21
\sevs_module|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(26));

-- Location: LCCOMB_X18_Y19_N22
\sevs_module|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~54_combout\ = (\sevs_module|counter\(27) & (!\sevs_module|Add0~53\)) # (!\sevs_module|counter\(27) & ((\sevs_module|Add0~53\) # (GND)))
-- \sevs_module|Add0~55\ = CARRY((!\sevs_module|Add0~53\) # (!\sevs_module|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(27),
	datad => VCC,
	cin => \sevs_module|Add0~53\,
	combout => \sevs_module|Add0~54_combout\,
	cout => \sevs_module|Add0~55\);

-- Location: FF_X18_Y19_N23
\sevs_module|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(27));

-- Location: LCCOMB_X18_Y19_N24
\sevs_module|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~56_combout\ = (\sevs_module|counter\(28) & (\sevs_module|Add0~55\ $ (GND))) # (!\sevs_module|counter\(28) & (!\sevs_module|Add0~55\ & VCC))
-- \sevs_module|Add0~57\ = CARRY((\sevs_module|counter\(28) & !\sevs_module|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(28),
	datad => VCC,
	cin => \sevs_module|Add0~55\,
	combout => \sevs_module|Add0~56_combout\,
	cout => \sevs_module|Add0~57\);

-- Location: FF_X18_Y19_N25
\sevs_module|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(28));

-- Location: LCCOMB_X18_Y19_N26
\sevs_module|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~58_combout\ = (\sevs_module|counter\(29) & (!\sevs_module|Add0~57\)) # (!\sevs_module|counter\(29) & ((\sevs_module|Add0~57\) # (GND)))
-- \sevs_module|Add0~59\ = CARRY((!\sevs_module|Add0~57\) # (!\sevs_module|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(29),
	datad => VCC,
	cin => \sevs_module|Add0~57\,
	combout => \sevs_module|Add0~58_combout\,
	cout => \sevs_module|Add0~59\);

-- Location: FF_X18_Y19_N27
\sevs_module|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(29));

-- Location: LCCOMB_X18_Y19_N28
\sevs_module|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~60_combout\ = (\sevs_module|counter\(30) & (\sevs_module|Add0~59\ $ (GND))) # (!\sevs_module|counter\(30) & (!\sevs_module|Add0~59\ & VCC))
-- \sevs_module|Add0~61\ = CARRY((\sevs_module|counter\(30) & !\sevs_module|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(30),
	datad => VCC,
	cin => \sevs_module|Add0~59\,
	combout => \sevs_module|Add0~60_combout\,
	cout => \sevs_module|Add0~61\);

-- Location: FF_X18_Y19_N29
\sevs_module|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(30));

-- Location: LCCOMB_X18_Y19_N30
\sevs_module|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Add0~62_combout\ = \sevs_module|counter\(31) $ (\sevs_module|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(31),
	cin => \sevs_module|Add0~61\,
	combout => \sevs_module|Add0~62_combout\);

-- Location: FF_X18_Y19_N31
\sevs_module|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(31));

-- Location: LCCOMB_X19_Y18_N14
\sevs_module|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~6_combout\ = (!\sevs_module|counter\(7) & (!\sevs_module|counter\(6) & (!\sevs_module|counter\(8) & !\sevs_module|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(7),
	datab => \sevs_module|counter\(6),
	datac => \sevs_module|counter\(8),
	datad => \sevs_module|counter\(5),
	combout => \sevs_module|Equal0~6_combout\);

-- Location: LCCOMB_X19_Y18_N4
\sevs_module|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~7_combout\ = (!\sevs_module|counter\(4) & (!\sevs_module|counter\(30) & (!\sevs_module|counter\(29) & !\sevs_module|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(4),
	datab => \sevs_module|counter\(30),
	datac => \sevs_module|counter\(29),
	datad => \sevs_module|counter\(3),
	combout => \sevs_module|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y18_N0
\sevs_module|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~5_combout\ = (!\sevs_module|counter\(11) & (!\sevs_module|counter\(10) & (!\sevs_module|counter\(9) & !\sevs_module|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(11),
	datab => \sevs_module|counter\(10),
	datac => \sevs_module|counter\(9),
	datad => \sevs_module|counter\(12),
	combout => \sevs_module|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y18_N18
\sevs_module|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~8_combout\ = (!\sevs_module|counter\(31) & (\sevs_module|Equal0~6_combout\ & (\sevs_module|Equal0~7_combout\ & \sevs_module|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(31),
	datab => \sevs_module|Equal0~6_combout\,
	datac => \sevs_module|Equal0~7_combout\,
	datad => \sevs_module|Equal0~5_combout\,
	combout => \sevs_module|Equal0~8_combout\);

-- Location: LCCOMB_X19_Y19_N12
\sevs_module|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~3_combout\ = (!\sevs_module|counter\(15) & (!\sevs_module|counter\(14) & (!\sevs_module|counter\(16) & !\sevs_module|counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(15),
	datab => \sevs_module|counter\(14),
	datac => \sevs_module|counter\(16),
	datad => \sevs_module|counter\(13),
	combout => \sevs_module|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y19_N14
\sevs_module|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~1_combout\ = (!\sevs_module|counter\(21) & (!\sevs_module|counter\(23) & (!\sevs_module|counter\(24) & !\sevs_module|counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(21),
	datab => \sevs_module|counter\(23),
	datac => \sevs_module|counter\(24),
	datad => \sevs_module|counter\(22),
	combout => \sevs_module|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y19_N8
\sevs_module|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~0_combout\ = (!\sevs_module|counter\(27) & (!\sevs_module|counter\(26) & (!\sevs_module|counter\(28) & !\sevs_module|counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(27),
	datab => \sevs_module|counter\(26),
	datac => \sevs_module|counter\(28),
	datad => \sevs_module|counter\(25),
	combout => \sevs_module|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y19_N16
\sevs_module|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~2_combout\ = (!\sevs_module|counter\(17) & (!\sevs_module|counter\(19) & (!\sevs_module|counter\(18) & !\sevs_module|counter\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(17),
	datab => \sevs_module|counter\(19),
	datac => \sevs_module|counter\(18),
	datad => \sevs_module|counter\(20),
	combout => \sevs_module|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y19_N30
\sevs_module|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~4_combout\ = (\sevs_module|Equal0~3_combout\ & (\sevs_module|Equal0~1_combout\ & (\sevs_module|Equal0~0_combout\ & \sevs_module|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~3_combout\,
	datab => \sevs_module|Equal0~1_combout\,
	datac => \sevs_module|Equal0~0_combout\,
	datad => \sevs_module|Equal0~2_combout\,
	combout => \sevs_module|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y18_N22
\sevs_module|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter~0_combout\ = (\sevs_module|Add0~4_combout\ & (((!\sevs_module|Equal0~4_combout\) # (!\sevs_module|Equal0~8_combout\)) # (!\sevs_module|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal3~0_combout\,
	datab => \sevs_module|Equal0~8_combout\,
	datac => \sevs_module|Equal0~4_combout\,
	datad => \sevs_module|Add0~4_combout\,
	combout => \sevs_module|counter~0_combout\);

-- Location: LCCOMB_X19_Y20_N4
\sevs_module|counter[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|counter[2]~feeder_combout\ = \sevs_module|counter~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sevs_module|counter~0_combout\,
	combout => \sevs_module|counter[2]~feeder_combout\);

-- Location: FF_X19_Y20_N5
\sevs_module|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|counter[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|counter\(2));

-- Location: LCCOMB_X19_Y18_N24
\sevs_module|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~9_combout\ = (\sevs_module|Equal0~4_combout\ & \sevs_module|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sevs_module|Equal0~4_combout\,
	datad => \sevs_module|Equal0~8_combout\,
	combout => \sevs_module|Equal0~9_combout\);

-- Location: LCCOMB_X19_Y18_N12
\sevs_module|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~10_combout\ = (!\sevs_module|counter\(1) & (!\sevs_module|counter\(0) & (!\sevs_module|counter\(2) & \sevs_module|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(0),
	datac => \sevs_module|counter\(2),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|Equal0~10_combout\);

-- Location: LCCOMB_X19_Y18_N30
\sevs_module|dig[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|dig[3]~0_combout\ = (\sevs_module|Equal0~9_combout\ & (\sevs_module|counter\(2) $ (((\sevs_module|counter\(1)) # (!\sevs_module|counter\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(0),
	datac => \sevs_module|counter\(2),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|dig[3]~0_combout\);

-- Location: FF_X19_Y18_N13
\sevs_module|dig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Equal0~10_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(0));

-- Location: LCCOMB_X19_Y18_N2
\sevs_module|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal1~0_combout\ = (\sevs_module|counter\(1) & (\sevs_module|counter\(0) & (!\sevs_module|counter\(2) & \sevs_module|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(0),
	datac => \sevs_module|counter\(2),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|Equal1~0_combout\);

-- Location: FF_X19_Y18_N3
\sevs_module|dig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Equal1~0_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(1));

-- Location: LCCOMB_X19_Y18_N20
\sevs_module|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal0~11_combout\ = (\sevs_module|Equal0~4_combout\ & (!\sevs_module|counter\(0) & (!\sevs_module|counter\(2) & \sevs_module|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~4_combout\,
	datab => \sevs_module|counter\(0),
	datac => \sevs_module|counter\(2),
	datad => \sevs_module|Equal0~8_combout\,
	combout => \sevs_module|Equal0~11_combout\);

-- Location: LCCOMB_X19_Y18_N16
\sevs_module|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal2~0_combout\ = (\sevs_module|counter\(1) & \sevs_module|Equal0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(1),
	datad => \sevs_module|Equal0~11_combout\,
	combout => \sevs_module|Equal2~0_combout\);

-- Location: FF_X19_Y18_N17
\sevs_module|dig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|Equal2~0_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(2));

-- Location: LCCOMB_X19_Y18_N26
\sevs_module|dig[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|dig[3]~1_combout\ = (\sevs_module|counter\(2)) # (((!\sevs_module|counter\(1) & \sevs_module|counter\(0))) # (!\sevs_module|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(1),
	datab => \sevs_module|counter\(0),
	datac => \sevs_module|counter\(2),
	datad => \sevs_module|Equal0~9_combout\,
	combout => \sevs_module|dig[3]~1_combout\);

-- Location: FF_X19_Y18_N27
\sevs_module|dig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|dig[3]~1_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|dig\(3));

-- Location: IOIBUF_X28_Y24_N22
\i_Rx~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_Rx,
	o => \i_Rx~input_o\);

-- Location: LCCOMB_X28_Y12_N10
\uart_module|u_RX|r_PRESCALER[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[0]~9_combout\ = \uart_module|u_RX|r_PRESCALER\(0) $ (VCC)
-- \uart_module|u_RX|r_PRESCALER[0]~10\ = CARRY(\uart_module|u_RX|r_PRESCALER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(0),
	datad => VCC,
	combout => \uart_module|u_RX|r_PRESCALER[0]~9_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[0]~10\);

-- Location: LCCOMB_X28_Y12_N18
\uart_module|u_RX|r_PRESCALER[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[4]~17_combout\ = (\uart_module|u_RX|r_PRESCALER\(4) & (\uart_module|u_RX|r_PRESCALER[3]~16\ $ (GND))) # (!\uart_module|u_RX|r_PRESCALER\(4) & (!\uart_module|u_RX|r_PRESCALER[3]~16\ & VCC))
-- \uart_module|u_RX|r_PRESCALER[4]~18\ = CARRY((\uart_module|u_RX|r_PRESCALER\(4) & !\uart_module|u_RX|r_PRESCALER[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(4),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[3]~16\,
	combout => \uart_module|u_RX|r_PRESCALER[4]~17_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[4]~18\);

-- Location: LCCOMB_X28_Y12_N20
\uart_module|u_RX|r_PRESCALER[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[5]~19_combout\ = (\uart_module|u_RX|r_PRESCALER\(5) & (!\uart_module|u_RX|r_PRESCALER[4]~18\)) # (!\uart_module|u_RX|r_PRESCALER\(5) & ((\uart_module|u_RX|r_PRESCALER[4]~18\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[5]~20\ = CARRY((!\uart_module|u_RX|r_PRESCALER[4]~18\) # (!\uart_module|u_RX|r_PRESCALER\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(5),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[4]~18\,
	combout => \uart_module|u_RX|r_PRESCALER[5]~19_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[5]~20\);

-- Location: LCCOMB_X26_Y12_N14
\uart_module|u_RX|r_PRESCALER~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER~30_combout\ = (\uart_module|u_RX|o_BUSY~q\) # (!\i_Rx~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|o_BUSY~q\,
	datac => \i_Rx~input_o\,
	combout => \uart_module|u_RX|r_PRESCALER~30_combout\);

-- Location: FF_X28_Y12_N21
\uart_module|u_RX|r_PRESCALER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[5]~19_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(5));

-- Location: LCCOMB_X28_Y12_N22
\uart_module|u_RX|r_PRESCALER[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[6]~21_combout\ = (\uart_module|u_RX|r_PRESCALER\(6) & (\uart_module|u_RX|r_PRESCALER[5]~20\ $ (GND))) # (!\uart_module|u_RX|r_PRESCALER\(6) & (!\uart_module|u_RX|r_PRESCALER[5]~20\ & VCC))
-- \uart_module|u_RX|r_PRESCALER[6]~22\ = CARRY((\uart_module|u_RX|r_PRESCALER\(6) & !\uart_module|u_RX|r_PRESCALER[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(6),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[5]~20\,
	combout => \uart_module|u_RX|r_PRESCALER[6]~21_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[6]~22\);

-- Location: FF_X28_Y12_N23
\uart_module|u_RX|r_PRESCALER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[6]~21_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(6));

-- Location: LCCOMB_X28_Y12_N8
\uart_module|u_RX|r_PRESCALER[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~27_combout\ = (!\uart_module|u_RX|r_PRESCALER\(1) & (!\uart_module|u_RX|r_PRESCALER\(3) & (!\uart_module|u_RX|r_PRESCALER\(2) & !\uart_module|u_RX|r_PRESCALER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(1),
	datab => \uart_module|u_RX|r_PRESCALER\(3),
	datac => \uart_module|u_RX|r_PRESCALER\(2),
	datad => \uart_module|u_RX|r_PRESCALER\(0),
	combout => \uart_module|u_RX|r_PRESCALER[7]~27_combout\);

-- Location: LCCOMB_X28_Y12_N4
\uart_module|u_RX|r_PRESCALER[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~28_combout\ = (!\uart_module|u_RX|r_PRESCALER\(6) & (((\uart_module|u_RX|r_PRESCALER[7]~27_combout\) # (!\uart_module|u_RX|r_PRESCALER\(5))) # (!\uart_module|u_RX|r_PRESCALER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(6),
	datab => \uart_module|u_RX|r_PRESCALER\(4),
	datac => \uart_module|u_RX|r_PRESCALER[7]~27_combout\,
	datad => \uart_module|u_RX|r_PRESCALER\(5),
	combout => \uart_module|u_RX|r_PRESCALER[7]~28_combout\);

-- Location: LCCOMB_X28_Y12_N24
\uart_module|u_RX|r_PRESCALER[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~23_combout\ = (\uart_module|u_RX|r_PRESCALER\(7) & (!\uart_module|u_RX|r_PRESCALER[6]~22\)) # (!\uart_module|u_RX|r_PRESCALER\(7) & ((\uart_module|u_RX|r_PRESCALER[6]~22\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[7]~24\ = CARRY((!\uart_module|u_RX|r_PRESCALER[6]~22\) # (!\uart_module|u_RX|r_PRESCALER\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(7),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[6]~22\,
	combout => \uart_module|u_RX|r_PRESCALER[7]~23_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[7]~24\);

-- Location: FF_X28_Y12_N25
\uart_module|u_RX|r_PRESCALER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[7]~23_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(7));

-- Location: LCCOMB_X28_Y12_N26
\uart_module|u_RX|r_PRESCALER[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[8]~25_combout\ = \uart_module|u_RX|r_PRESCALER\(8) $ (!\uart_module|u_RX|r_PRESCALER[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(8),
	cin => \uart_module|u_RX|r_PRESCALER[7]~24\,
	combout => \uart_module|u_RX|r_PRESCALER[8]~25_combout\);

-- Location: FF_X28_Y12_N27
\uart_module|u_RX|r_PRESCALER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[8]~25_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(8));

-- Location: LCCOMB_X28_Y12_N6
\uart_module|u_RX|r_PRESCALER[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[7]~29_combout\ = ((!\uart_module|u_RX|r_PRESCALER[7]~28_combout\ & (\uart_module|u_RX|r_PRESCALER\(8) & \uart_module|u_RX|r_PRESCALER\(7)))) # (!\uart_module|u_RX|o_BUSY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|o_BUSY~q\,
	datab => \uart_module|u_RX|r_PRESCALER[7]~28_combout\,
	datac => \uart_module|u_RX|r_PRESCALER\(8),
	datad => \uart_module|u_RX|r_PRESCALER\(7),
	combout => \uart_module|u_RX|r_PRESCALER[7]~29_combout\);

-- Location: FF_X28_Y12_N11
\uart_module|u_RX|r_PRESCALER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[0]~9_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(0));

-- Location: LCCOMB_X28_Y12_N12
\uart_module|u_RX|r_PRESCALER[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[1]~11_combout\ = (\uart_module|u_RX|r_PRESCALER\(1) & (!\uart_module|u_RX|r_PRESCALER[0]~10\)) # (!\uart_module|u_RX|r_PRESCALER\(1) & ((\uart_module|u_RX|r_PRESCALER[0]~10\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[1]~12\ = CARRY((!\uart_module|u_RX|r_PRESCALER[0]~10\) # (!\uart_module|u_RX|r_PRESCALER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(1),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[0]~10\,
	combout => \uart_module|u_RX|r_PRESCALER[1]~11_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[1]~12\);

-- Location: FF_X28_Y12_N13
\uart_module|u_RX|r_PRESCALER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[1]~11_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(1));

-- Location: LCCOMB_X28_Y12_N14
\uart_module|u_RX|r_PRESCALER[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[2]~13_combout\ = (\uart_module|u_RX|r_PRESCALER\(2) & (\uart_module|u_RX|r_PRESCALER[1]~12\ $ (GND))) # (!\uart_module|u_RX|r_PRESCALER\(2) & (!\uart_module|u_RX|r_PRESCALER[1]~12\ & VCC))
-- \uart_module|u_RX|r_PRESCALER[2]~14\ = CARRY((\uart_module|u_RX|r_PRESCALER\(2) & !\uart_module|u_RX|r_PRESCALER[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(2),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[1]~12\,
	combout => \uart_module|u_RX|r_PRESCALER[2]~13_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[2]~14\);

-- Location: FF_X28_Y12_N15
\uart_module|u_RX|r_PRESCALER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[2]~13_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(2));

-- Location: LCCOMB_X28_Y12_N16
\uart_module|u_RX|r_PRESCALER[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_PRESCALER[3]~15_combout\ = (\uart_module|u_RX|r_PRESCALER\(3) & (!\uart_module|u_RX|r_PRESCALER[2]~14\)) # (!\uart_module|u_RX|r_PRESCALER\(3) & ((\uart_module|u_RX|r_PRESCALER[2]~14\) # (GND)))
-- \uart_module|u_RX|r_PRESCALER[3]~16\ = CARRY((!\uart_module|u_RX|r_PRESCALER[2]~14\) # (!\uart_module|u_RX|r_PRESCALER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_PRESCALER\(3),
	datad => VCC,
	cin => \uart_module|u_RX|r_PRESCALER[2]~14\,
	combout => \uart_module|u_RX|r_PRESCALER[3]~15_combout\,
	cout => \uart_module|u_RX|r_PRESCALER[3]~16\);

-- Location: FF_X28_Y12_N17
\uart_module|u_RX|r_PRESCALER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[3]~15_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(3));

-- Location: FF_X28_Y12_N19
\uart_module|u_RX|r_PRESCALER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_PRESCALER[4]~17_combout\,
	sclr => \uart_module|u_RX|r_PRESCALER[7]~29_combout\,
	ena => \uart_module|u_RX|r_PRESCALER~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_PRESCALER\(4));

-- Location: LCCOMB_X28_Y12_N2
\uart_module|u_RX|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal0~1_combout\ = (\uart_module|u_RX|r_PRESCALER\(4) & (\uart_module|u_RX|r_PRESCALER\(7) & (\uart_module|u_RX|r_PRESCALER\(6) & !\uart_module|u_RX|r_PRESCALER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(4),
	datab => \uart_module|u_RX|r_PRESCALER\(7),
	datac => \uart_module|u_RX|r_PRESCALER\(6),
	datad => \uart_module|u_RX|r_PRESCALER\(5),
	combout => \uart_module|u_RX|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y12_N0
\uart_module|u_RX|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal0~0_combout\ = (!\uart_module|u_RX|r_PRESCALER\(1) & (\uart_module|u_RX|r_PRESCALER\(3) & (\uart_module|u_RX|r_PRESCALER\(2) & !\uart_module|u_RX|r_PRESCALER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_PRESCALER\(1),
	datab => \uart_module|u_RX|r_PRESCALER\(3),
	datac => \uart_module|u_RX|r_PRESCALER\(2),
	datad => \uart_module|u_RX|r_PRESCALER\(0),
	combout => \uart_module|u_RX|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y12_N28
\uart_module|u_RX|o_BUSY~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|o_BUSY~0_combout\ = (\uart_module|u_RX|LessThan1~0_combout\) # (((\uart_module|u_RX|r_PRESCALER\(8)) # (!\uart_module|u_RX|Equal0~0_combout\)) # (!\uart_module|u_RX|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan1~0_combout\,
	datab => \uart_module|u_RX|Equal0~1_combout\,
	datac => \uart_module|u_RX|r_PRESCALER\(8),
	datad => \uart_module|u_RX|Equal0~0_combout\,
	combout => \uart_module|u_RX|o_BUSY~0_combout\);

-- Location: LCCOMB_X25_Y12_N4
\uart_module|u_RX|o_BUSY~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|o_BUSY~feeder_combout\ = \uart_module|u_RX|o_BUSY~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|o_BUSY~0_combout\,
	combout => \uart_module|u_RX|o_BUSY~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N14
\i_Rx~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \i_Rx~_wirecell_combout\ = !\i_Rx~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_Rx~input_o\,
	combout => \i_Rx~_wirecell_combout\);

-- Location: FF_X25_Y12_N5
\uart_module|u_RX|o_BUSY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|o_BUSY~feeder_combout\,
	asdata => \i_Rx~_wirecell_combout\,
	sload => \uart_module|u_RX|ALT_INV_o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|o_BUSY~q\);

-- Location: LCCOMB_X26_Y12_N4
\uart_module|u_RX|r_INDEX[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[0]~1_combout\ = (\uart_module|u_RX|r_INDEX\(0) & (!\uart_module|u_RX|r_INDEX~0_combout\ & ((\i_Rx~input_o\) # (\uart_module|u_RX|o_BUSY~q\)))) # (!\uart_module|u_RX|r_INDEX\(0) & (((\uart_module|u_RX|r_INDEX~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_Rx~input_o\,
	datab => \uart_module|u_RX|o_BUSY~q\,
	datac => \uart_module|u_RX|r_INDEX\(0),
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|r_INDEX[0]~1_combout\);

-- Location: FF_X26_Y12_N5
\uart_module|u_RX|r_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(0));

-- Location: LCCOMB_X26_Y12_N2
\uart_module|u_RX|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add1~0_combout\ = \uart_module|u_RX|r_INDEX\(2) $ (((\uart_module|u_RX|r_INDEX\(1) & \uart_module|u_RX|r_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(0),
	combout => \uart_module|u_RX|Add1~0_combout\);

-- Location: LCCOMB_X28_Y12_N30
\uart_module|u_RX|h_arr[0][6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[0][6]~0_combout\ = (\uart_module|u_RX|o_BUSY~q\ & (\uart_module|u_RX|Equal0~1_combout\ & (!\uart_module|u_RX|r_PRESCALER\(8) & \uart_module|u_RX|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|o_BUSY~q\,
	datab => \uart_module|u_RX|Equal0~1_combout\,
	datac => \uart_module|u_RX|r_PRESCALER\(8),
	datad => \uart_module|u_RX|Equal0~0_combout\,
	combout => \uart_module|u_RX|h_arr[0][6]~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\uart_module|u_RX|r_INDEX[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[0]~2_combout\ = (\i_Rx~input_o\ & (((!\uart_module|u_RX|h_arr[0][6]~0_combout\)) # (!\uart_module|u_RX|LessThan1~0_combout\))) # (!\i_Rx~input_o\ & (\uart_module|u_RX|o_BUSY~q\ & ((!\uart_module|u_RX|h_arr[0][6]~0_combout\) # 
-- (!\uart_module|u_RX|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_Rx~input_o\,
	datab => \uart_module|u_RX|LessThan1~0_combout\,
	datac => \uart_module|u_RX|o_BUSY~q\,
	datad => \uart_module|u_RX|h_arr[0][6]~0_combout\,
	combout => \uart_module|u_RX|r_INDEX[0]~2_combout\);

-- Location: LCCOMB_X26_Y12_N28
\uart_module|u_RX|r_INDEX[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[2]~4_combout\ = (\uart_module|u_RX|r_INDEX~0_combout\ & ((\uart_module|u_RX|Add1~0_combout\) # ((\uart_module|u_RX|r_INDEX\(2) & \uart_module|u_RX|r_INDEX[0]~2_combout\)))) # (!\uart_module|u_RX|r_INDEX~0_combout\ & 
-- (((\uart_module|u_RX|r_INDEX\(2) & \uart_module|u_RX|r_INDEX[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX~0_combout\,
	datab => \uart_module|u_RX|Add1~0_combout\,
	datac => \uart_module|u_RX|r_INDEX\(2),
	datad => \uart_module|u_RX|r_INDEX[0]~2_combout\,
	combout => \uart_module|u_RX|r_INDEX[2]~4_combout\);

-- Location: FF_X26_Y12_N29
\uart_module|u_RX|r_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(2));

-- Location: LCCOMB_X26_Y12_N12
\uart_module|u_RX|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add1~1_combout\ = \uart_module|u_RX|r_INDEX\(3) $ (((\uart_module|u_RX|r_INDEX\(1) & (\uart_module|u_RX|r_INDEX\(2) & \uart_module|u_RX|r_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(0),
	datad => \uart_module|u_RX|r_INDEX\(3),
	combout => \uart_module|u_RX|Add1~1_combout\);

-- Location: LCCOMB_X26_Y12_N6
\uart_module|u_RX|r_INDEX[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[3]~5_combout\ = (\uart_module|u_RX|Add1~1_combout\ & ((\uart_module|u_RX|r_INDEX~0_combout\) # ((\uart_module|u_RX|r_INDEX[0]~2_combout\ & \uart_module|u_RX|r_INDEX\(3))))) # (!\uart_module|u_RX|Add1~1_combout\ & 
-- (\uart_module|u_RX|r_INDEX[0]~2_combout\ & (\uart_module|u_RX|r_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add1~1_combout\,
	datab => \uart_module|u_RX|r_INDEX[0]~2_combout\,
	datac => \uart_module|u_RX|r_INDEX\(3),
	datad => \uart_module|u_RX|r_INDEX~0_combout\,
	combout => \uart_module|u_RX|r_INDEX[3]~5_combout\);

-- Location: FF_X26_Y12_N7
\uart_module|u_RX|r_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(3));

-- Location: LCCOMB_X26_Y12_N16
\uart_module|u_RX|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan1~0_combout\ = ((!\uart_module|u_RX|r_INDEX\(1) & (!\uart_module|u_RX|r_INDEX\(2) & !\uart_module|u_RX|r_INDEX\(0)))) # (!\uart_module|u_RX|r_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(0),
	datad => \uart_module|u_RX|r_INDEX\(3),
	combout => \uart_module|u_RX|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y12_N10
\uart_module|u_RX|r_INDEX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX~0_combout\ = (\uart_module|u_RX|LessThan1~0_combout\ & \uart_module|u_RX|h_arr[0][6]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|LessThan1~0_combout\,
	datad => \uart_module|u_RX|h_arr[0][6]~0_combout\,
	combout => \uart_module|u_RX|r_INDEX~0_combout\);

-- Location: LCCOMB_X26_Y12_N30
\uart_module|u_RX|r_INDEX[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_INDEX[1]~3_combout\ = (\uart_module|u_RX|r_INDEX\(1) & ((\uart_module|u_RX|r_INDEX[0]~2_combout\) # ((\uart_module|u_RX|r_INDEX~0_combout\ & !\uart_module|u_RX|r_INDEX\(0))))) # (!\uart_module|u_RX|r_INDEX\(1) & 
-- (\uart_module|u_RX|r_INDEX~0_combout\ & (\uart_module|u_RX|r_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX~0_combout\,
	datab => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|r_INDEX\(1),
	datad => \uart_module|u_RX|r_INDEX[0]~2_combout\,
	combout => \uart_module|u_RX|r_INDEX[1]~3_combout\);

-- Location: FF_X26_Y12_N31
\uart_module|u_RX|r_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_INDEX[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_INDEX\(1));

-- Location: LCCOMB_X25_Y12_N2
\uart_module|u_RX|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~3_combout\ = (\uart_module|u_RX|r_INDEX\(0) & (\uart_module|u_RX|r_INDEX\(2) & (\uart_module|u_RX|o_BUSY~q\ & !\uart_module|u_RX|r_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(0),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|o_BUSY~q\,
	datad => \uart_module|u_RX|r_INDEX\(3),
	combout => \uart_module|u_RX|Decoder0~3_combout\);

-- Location: LCCOMB_X25_Y12_N22
\uart_module|u_RX|r_DATA_BUFFER[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[5]~2_combout\ = (\uart_module|u_RX|r_INDEX\(1) & (((\uart_module|u_RX|r_DATA_BUFFER\(5))))) # (!\uart_module|u_RX|r_INDEX\(1) & ((\uart_module|u_RX|Decoder0~3_combout\ & (\i_Rx~input_o\)) # 
-- (!\uart_module|u_RX|Decoder0~3_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(5),
	datad => \uart_module|u_RX|Decoder0~3_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[5]~2_combout\);

-- Location: FF_X25_Y12_N23
\uart_module|u_RX|r_DATA_BUFFER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(5));

-- Location: LCCOMB_X25_Y12_N26
\uart_module|u_RX|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~5_combout\ = (\uart_module|u_RX|r_INDEX\(0) & (\uart_module|u_RX|o_BUSY~q\ & !\uart_module|u_RX|r_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|o_BUSY~q\,
	datad => \uart_module|u_RX|r_INDEX\(3),
	combout => \uart_module|u_RX|Decoder0~5_combout\);

-- Location: LCCOMB_X25_Y12_N24
\uart_module|u_RX|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~1_combout\ = (!\uart_module|u_RX|r_INDEX\(2) & !\uart_module|u_RX|r_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(1),
	combout => \uart_module|u_RX|Decoder0~1_combout\);

-- Location: LCCOMB_X25_Y12_N10
\uart_module|u_RX|r_DATA_BUFFER[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[1]~4_combout\ = (\uart_module|u_RX|Decoder0~5_combout\ & ((\uart_module|u_RX|Decoder0~1_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~1_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(1)))))) # 
-- (!\uart_module|u_RX|Decoder0~5_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~5_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(1),
	datad => \uart_module|u_RX|Decoder0~1_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[1]~4_combout\);

-- Location: FF_X25_Y12_N11
\uart_module|u_RX|r_DATA_BUFFER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(1));

-- Location: LCCOMB_X25_Y12_N16
\uart_module|u_RX|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~4_combout\ = (!\uart_module|u_RX|r_INDEX\(0) & (\uart_module|u_RX|r_INDEX\(2) & (\uart_module|u_RX|o_BUSY~q\ & !\uart_module|u_RX|r_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(0),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|o_BUSY~q\,
	datad => \uart_module|u_RX|r_INDEX\(3),
	combout => \uart_module|u_RX|Decoder0~4_combout\);

-- Location: LCCOMB_X25_Y12_N8
\uart_module|u_RX|r_DATA_BUFFER[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[6]~3_combout\ = (\uart_module|u_RX|r_INDEX\(1) & ((\uart_module|u_RX|Decoder0~4_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~4_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(6)))))) # 
-- (!\uart_module|u_RX|r_INDEX\(1) & (((\uart_module|u_RX|r_DATA_BUFFER\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(6),
	datad => \uart_module|u_RX|Decoder0~4_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[6]~3_combout\);

-- Location: FF_X25_Y12_N9
\uart_module|u_RX|r_DATA_BUFFER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(6));

-- Location: LCCOMB_X25_Y12_N12
\uart_module|u_RX|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~6_combout\ = (!\uart_module|u_RX|r_INDEX\(2) & \uart_module|u_RX|r_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|r_INDEX\(1),
	combout => \uart_module|u_RX|Decoder0~6_combout\);

-- Location: LCCOMB_X26_Y12_N26
\uart_module|u_RX|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~2_combout\ = (!\uart_module|u_RX|r_INDEX\(0) & (\uart_module|u_RX|o_BUSY~q\ & !\uart_module|u_RX|r_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|o_BUSY~q\,
	datad => \uart_module|u_RX|r_INDEX\(3),
	combout => \uart_module|u_RX|Decoder0~2_combout\);

-- Location: LCCOMB_X25_Y12_N20
\uart_module|u_RX|r_DATA_BUFFER[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[2]~5_combout\ = (\uart_module|u_RX|Decoder0~6_combout\ & ((\uart_module|u_RX|Decoder0~2_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~2_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(2)))))) # 
-- (!\uart_module|u_RX|Decoder0~6_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~6_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(2),
	datad => \uart_module|u_RX|Decoder0~2_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[2]~5_combout\);

-- Location: FF_X25_Y12_N21
\uart_module|u_RX|r_DATA_BUFFER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(2));

-- Location: LCCOMB_X22_Y12_N0
\uart_module|u_RX|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal2~0_combout\ = (\uart_module|u_RX|r_DATA_BUFFER\(5) & (\uart_module|u_RX|r_DATA_BUFFER\(1) & (\uart_module|u_RX|r_DATA_BUFFER\(6) & \uart_module|u_RX|r_DATA_BUFFER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(5),
	datab => \uart_module|u_RX|r_DATA_BUFFER\(1),
	datac => \uart_module|u_RX|r_DATA_BUFFER\(6),
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|Equal2~0_combout\);

-- Location: LCCOMB_X26_Y12_N22
\uart_module|u_RX|r_DATA_BUFFER[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[0]~1_combout\ = (\uart_module|u_RX|Decoder0~1_combout\ & ((\uart_module|u_RX|Decoder0~2_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~2_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(0)))))) # 
-- (!\uart_module|u_RX|Decoder0~1_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_Rx~input_o\,
	datab => \uart_module|u_RX|Decoder0~1_combout\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(0),
	datad => \uart_module|u_RX|Decoder0~2_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[0]~1_combout\);

-- Location: FF_X26_Y12_N23
\uart_module|u_RX|r_DATA_BUFFER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(0));

-- Location: LCCOMB_X26_Y12_N20
\uart_module|u_RX|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Decoder0~0_combout\ = (!\uart_module|u_RX|r_INDEX\(1) & (!\uart_module|u_RX|r_INDEX\(2) & (\uart_module|u_RX|o_BUSY~q\ & \uart_module|u_RX|r_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \uart_module|u_RX|r_INDEX\(2),
	datac => \uart_module|u_RX|o_BUSY~q\,
	datad => \uart_module|u_RX|r_INDEX\(3),
	combout => \uart_module|u_RX|Decoder0~0_combout\);

-- Location: LCCOMB_X26_Y12_N8
\uart_module|u_RX|r_DATA_BUFFER[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[9]~0_combout\ = (\uart_module|u_RX|r_INDEX\(0) & ((\uart_module|u_RX|Decoder0~0_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~0_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(9)))))) # 
-- (!\uart_module|u_RX|r_INDEX\(0) & (((\uart_module|u_RX|r_DATA_BUFFER\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_Rx~input_o\,
	datab => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|r_DATA_BUFFER\(9),
	datad => \uart_module|u_RX|Decoder0~0_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[9]~0_combout\);

-- Location: FF_X26_Y12_N9
\uart_module|u_RX|r_DATA_BUFFER[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(9));

-- Location: LCCOMB_X26_Y12_N24
\uart_module|u_RX|img_state~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~18_combout\ = (!\uart_module|u_RX|r_DATA_BUFFER\(0) & (!\uart_module|u_RX|LessThan1~0_combout\ & (\uart_module|u_RX|r_DATA_BUFFER\(9) & \uart_module|u_RX|h_arr[0][6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(0),
	datab => \uart_module|u_RX|LessThan1~0_combout\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(9),
	datad => \uart_module|u_RX|h_arr[0][6]~0_combout\,
	combout => \uart_module|u_RX|img_state~18_combout\);

-- Location: LCCOMB_X25_Y12_N30
\uart_module|u_RX|r_DATA_BUFFER[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[3]~6_combout\ = (\uart_module|u_RX|Decoder0~5_combout\ & ((\uart_module|u_RX|Decoder0~6_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~6_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(3)))))) # 
-- (!\uart_module|u_RX|Decoder0~5_combout\ & (((\uart_module|u_RX|r_DATA_BUFFER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Decoder0~5_combout\,
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(3),
	datad => \uart_module|u_RX|Decoder0~6_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[3]~6_combout\);

-- Location: FF_X25_Y12_N31
\uart_module|u_RX|r_DATA_BUFFER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(3));

-- Location: LCCOMB_X26_Y12_N18
\uart_module|u_RX|r_DATA_BUFFER[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[8]~9_combout\ = (\uart_module|u_RX|r_INDEX\(0) & (((\uart_module|u_RX|r_DATA_BUFFER\(8))))) # (!\uart_module|u_RX|r_INDEX\(0) & ((\uart_module|u_RX|Decoder0~0_combout\ & (\i_Rx~input_o\)) # 
-- (!\uart_module|u_RX|Decoder0~0_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_Rx~input_o\,
	datab => \uart_module|u_RX|r_INDEX\(0),
	datac => \uart_module|u_RX|r_DATA_BUFFER\(8),
	datad => \uart_module|u_RX|Decoder0~0_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[8]~9_combout\);

-- Location: FF_X26_Y12_N19
\uart_module|u_RX|r_DATA_BUFFER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(8));

-- Location: LCCOMB_X25_Y12_N0
\uart_module|u_RX|r_DATA_BUFFER[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[4]~7_combout\ = (\uart_module|u_RX|r_INDEX\(1) & (((\uart_module|u_RX|r_DATA_BUFFER\(4))))) # (!\uart_module|u_RX|r_INDEX\(1) & ((\uart_module|u_RX|Decoder0~4_combout\ & (\i_Rx~input_o\)) # 
-- (!\uart_module|u_RX|Decoder0~4_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(4),
	datad => \uart_module|u_RX|Decoder0~4_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[4]~7_combout\);

-- Location: FF_X25_Y12_N1
\uart_module|u_RX|r_DATA_BUFFER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(4));

-- Location: LCCOMB_X25_Y12_N18
\uart_module|u_RX|r_DATA_BUFFER[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|r_DATA_BUFFER[7]~8_combout\ = (\uart_module|u_RX|r_INDEX\(1) & ((\uart_module|u_RX|Decoder0~3_combout\ & (\i_Rx~input_o\)) # (!\uart_module|u_RX|Decoder0~3_combout\ & ((\uart_module|u_RX|r_DATA_BUFFER\(7)))))) # 
-- (!\uart_module|u_RX|r_INDEX\(1) & (((\uart_module|u_RX|r_DATA_BUFFER\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_INDEX\(1),
	datab => \i_Rx~input_o\,
	datac => \uart_module|u_RX|r_DATA_BUFFER\(7),
	datad => \uart_module|u_RX|Decoder0~3_combout\,
	combout => \uart_module|u_RX|r_DATA_BUFFER[7]~8_combout\);

-- Location: FF_X25_Y12_N19
\uart_module|u_RX|r_DATA_BUFFER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|r_DATA_BUFFER[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|r_DATA_BUFFER\(7));

-- Location: LCCOMB_X22_Y12_N6
\uart_module|u_RX|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal2~1_combout\ = (\uart_module|u_RX|r_DATA_BUFFER\(3) & (\uart_module|u_RX|r_DATA_BUFFER\(8) & (\uart_module|u_RX|r_DATA_BUFFER\(4) & \uart_module|u_RX|r_DATA_BUFFER\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(3),
	datab => \uart_module|u_RX|r_DATA_BUFFER\(8),
	datac => \uart_module|u_RX|r_DATA_BUFFER\(4),
	datad => \uart_module|u_RX|r_DATA_BUFFER\(7),
	combout => \uart_module|u_RX|Equal2~1_combout\);

-- Location: LCCOMB_X18_Y11_N30
\uart_module|u_RX|img_state.initial~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state.initial~4_combout\ = (\uart_module|u_RX|img_state.initial~q\) # ((\uart_module|u_RX|Equal2~0_combout\ & (\uart_module|u_RX|img_state~18_combout\ & \uart_module|u_RX|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal2~0_combout\,
	datab => \uart_module|u_RX|img_state.initial~q\,
	datac => \uart_module|u_RX|img_state~18_combout\,
	datad => \uart_module|u_RX|Equal2~1_combout\,
	combout => \uart_module|u_RX|img_state.initial~4_combout\);

-- Location: LCCOMB_X23_Y13_N0
\uart_module|u_RX|rgb_elcount[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[0]~32_combout\ = \uart_module|u_RX|rgb_elcount\(0) $ (VCC)
-- \uart_module|u_RX|rgb_elcount[0]~33\ = CARRY(\uart_module|u_RX|rgb_elcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(0),
	datad => VCC,
	combout => \uart_module|u_RX|rgb_elcount[0]~32_combout\,
	cout => \uart_module|u_RX|rgb_elcount[0]~33\);

-- Location: LCCOMB_X22_Y11_N2
\uart_module|u_RX|parse.widthparse~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parse.widthparse~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \uart_module|u_RX|parse.widthparse~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N10
\uart_module|u_RX|parse.heightparse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parse.heightparse~0_combout\ = !\uart_module|u_RX|parse~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|parse~7_combout\,
	combout => \uart_module|u_RX|parse.heightparse~0_combout\);

-- Location: FF_X22_Y11_N11
\uart_module|u_RX|parse.heightparse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|parse.heightparse~0_combout\,
	ena => \uart_module|u_RX|parse~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|parse.heightparse~q\);

-- Location: LCCOMB_X22_Y12_N24
\uart_module|u_RX|parser~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~14_combout\ = (\uart_module|u_RX|r_DATA_BUFFER\(7)) # ((\uart_module|u_RX|r_DATA_BUFFER\(4) & ((\uart_module|u_RX|r_DATA_BUFFER\(3)) # (\uart_module|u_RX|r_DATA_BUFFER\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(3),
	datab => \uart_module|u_RX|r_DATA_BUFFER\(7),
	datac => \uart_module|u_RX|r_DATA_BUFFER\(4),
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|parser~14_combout\);

-- Location: LCCOMB_X22_Y12_N18
\uart_module|u_RX|parser~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~15_combout\ = ((\uart_module|u_RX|r_DATA_BUFFER\(8)) # ((\uart_module|u_RX|parser~14_combout\) # (!\uart_module|u_RX|r_DATA_BUFFER\(5)))) # (!\uart_module|u_RX|r_DATA_BUFFER\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(6),
	datab => \uart_module|u_RX|r_DATA_BUFFER\(8),
	datac => \uart_module|u_RX|r_DATA_BUFFER\(5),
	datad => \uart_module|u_RX|parser~14_combout\,
	combout => \uart_module|u_RX|parser~15_combout\);

-- Location: LCCOMB_X22_Y11_N12
\uart_module|u_RX|parse~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parse~6_combout\ = (\uart_module|u_RX|img_state.running~q\ & \uart_module|u_RX|img_state~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.running~q\,
	datad => \uart_module|u_RX|img_state~18_combout\,
	combout => \uart_module|u_RX|parse~6_combout\);

-- Location: LCCOMB_X22_Y11_N22
\uart_module|u_RX|parser:h_arr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser:h_arr_en~0_combout\ = (\uart_module|u_RX|img_state.running~q\ & (!\uart_module|u_RX|parser~15_combout\ & \uart_module|u_RX|img_state~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.running~q\,
	datac => \uart_module|u_RX|parser~15_combout\,
	datad => \uart_module|u_RX|img_state~18_combout\,
	combout => \uart_module|u_RX|parser:h_arr_en~0_combout\);

-- Location: LCCOMB_X22_Y11_N0
\uart_module|u_RX|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal2~2_combout\ = (\uart_module|u_RX|Equal2~0_combout\ & \uart_module|u_RX|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal2~0_combout\,
	datad => \uart_module|u_RX|Equal2~1_combout\,
	combout => \uart_module|u_RX|Equal2~2_combout\);

-- Location: LCCOMB_X22_Y11_N16
\uart_module|u_RX|parser:h_arr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser:h_arr_en~1_combout\ = (\uart_module|u_RX|parse.heightparse~q\ & (!\uart_module|u_RX|Equal2~2_combout\ & ((\uart_module|u_RX|parser:h_arr_en~q\) # (\uart_module|u_RX|parser:h_arr_en~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.heightparse~q\,
	datab => \uart_module|u_RX|parser:h_arr_en~q\,
	datac => \uart_module|u_RX|parser:h_arr_en~0_combout\,
	datad => \uart_module|u_RX|Equal2~2_combout\,
	combout => \uart_module|u_RX|parser:h_arr_en~1_combout\);

-- Location: LCCOMB_X22_Y11_N14
\uart_module|u_RX|parser:h_arr_en~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser:h_arr_en~2_combout\ = (\uart_module|u_RX|parser:h_arr_en~1_combout\) # ((\uart_module|u_RX|parser:h_arr_en~q\ & ((\uart_module|u_RX|parse.rgbparse~q\) # (!\uart_module|u_RX|parse~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse~6_combout\,
	datab => \uart_module|u_RX|parse.rgbparse~q\,
	datac => \uart_module|u_RX|parser:h_arr_en~q\,
	datad => \uart_module|u_RX|parser:h_arr_en~1_combout\,
	combout => \uart_module|u_RX|parser:h_arr_en~2_combout\);

-- Location: FF_X22_Y11_N15
\uart_module|u_RX|parser:h_arr_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|parser:h_arr_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|parser:h_arr_en~q\);

-- Location: LCCOMB_X22_Y11_N8
\uart_module|u_RX|parser:wh_parsed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser:wh_parsed~0_combout\ = (\uart_module|u_RX|Equal2~1_combout\ & (\uart_module|u_RX|parser:h_arr_en~q\ & \uart_module|u_RX|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal2~1_combout\,
	datab => \uart_module|u_RX|parser:h_arr_en~q\,
	datac => \uart_module|u_RX|Equal2~0_combout\,
	combout => \uart_module|u_RX|parser:wh_parsed~0_combout\);

-- Location: LCCOMB_X22_Y11_N28
\uart_module|u_RX|parser:wh_parsed~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser:wh_parsed~1_combout\ = (\uart_module|u_RX|parse.heightparse~q\ & (\uart_module|u_RX|img_state.running~q\ & \uart_module|u_RX|img_state~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.heightparse~q\,
	datac => \uart_module|u_RX|img_state.running~q\,
	datad => \uart_module|u_RX|img_state~18_combout\,
	combout => \uart_module|u_RX|parser:wh_parsed~1_combout\);

-- Location: LCCOMB_X22_Y11_N18
\uart_module|u_RX|parser:wh_parsed~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser:wh_parsed~2_combout\ = (\uart_module|u_RX|parser:wh_parsed~1_combout\ & (\uart_module|u_RX|parser~15_combout\ & ((\uart_module|u_RX|parser:wh_parsed~0_combout\) # (\uart_module|u_RX|parser:wh_parsed~q\)))) # 
-- (!\uart_module|u_RX|parser:wh_parsed~1_combout\ & (((\uart_module|u_RX|parser:wh_parsed~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~15_combout\,
	datab => \uart_module|u_RX|parser:wh_parsed~0_combout\,
	datac => \uart_module|u_RX|parser:wh_parsed~q\,
	datad => \uart_module|u_RX|parser:wh_parsed~1_combout\,
	combout => \uart_module|u_RX|parser:wh_parsed~2_combout\);

-- Location: FF_X22_Y11_N19
\uart_module|u_RX|parser:wh_parsed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|parser:wh_parsed~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|parser:wh_parsed~q\);

-- Location: LCCOMB_X22_Y11_N24
\uart_module|u_RX|parse~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parse~8_combout\ = (((!\uart_module|u_RX|parser:wh_parsed~q\ & !\uart_module|u_RX|parser:h_arr_en~q\)) # (!\uart_module|u_RX|Equal2~2_combout\)) # (!\uart_module|u_RX|parse.heightparse~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.heightparse~q\,
	datab => \uart_module|u_RX|parser:wh_parsed~q\,
	datac => \uart_module|u_RX|parser:h_arr_en~q\,
	datad => \uart_module|u_RX|Equal2~2_combout\,
	combout => \uart_module|u_RX|parse~8_combout\);

-- Location: LCCOMB_X22_Y11_N30
\uart_module|u_RX|parse~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parse~9_combout\ = (\uart_module|u_RX|img_state.running~q\ & (\uart_module|u_RX|img_state~18_combout\ & ((!\uart_module|u_RX|parse~7_combout\) # (!\uart_module|u_RX|parse~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.running~q\,
	datab => \uart_module|u_RX|parse~8_combout\,
	datac => \uart_module|u_RX|parse~7_combout\,
	datad => \uart_module|u_RX|img_state~18_combout\,
	combout => \uart_module|u_RX|parse~9_combout\);

-- Location: FF_X22_Y11_N3
\uart_module|u_RX|parse.widthparse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|parse.widthparse~feeder_combout\,
	ena => \uart_module|u_RX|parse~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|parse.widthparse~q\);

-- Location: LCCOMB_X22_Y11_N20
\uart_module|u_RX|parse~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parse~7_combout\ = ((\uart_module|u_RX|parse.widthparse~q\) # (!\uart_module|u_RX|Equal2~1_combout\)) # (!\uart_module|u_RX|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal2~0_combout\,
	datab => \uart_module|u_RX|parse.widthparse~q\,
	datac => \uart_module|u_RX|Equal2~1_combout\,
	combout => \uart_module|u_RX|parse~7_combout\);

-- Location: FF_X22_Y11_N1
\uart_module|u_RX|parse.rgbparse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|parse~7_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|parse~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|parse.rgbparse~q\);

-- Location: LCCOMB_X23_Y12_N12
\uart_module|u_RX|rgb_elcount[22]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[22]~78_combout\ = (\uart_module|u_RX|rgb_elcount\(22) & (\uart_module|u_RX|rgb_elcount[21]~77\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(22) & (!\uart_module|u_RX|rgb_elcount[21]~77\ & VCC))
-- \uart_module|u_RX|rgb_elcount[22]~79\ = CARRY((\uart_module|u_RX|rgb_elcount\(22) & !\uart_module|u_RX|rgb_elcount[21]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(22),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[21]~77\,
	combout => \uart_module|u_RX|rgb_elcount[22]~78_combout\,
	cout => \uart_module|u_RX|rgb_elcount[22]~79\);

-- Location: LCCOMB_X23_Y12_N14
\uart_module|u_RX|rgb_elcount[23]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[23]~80_combout\ = (\uart_module|u_RX|rgb_elcount\(23) & (!\uart_module|u_RX|rgb_elcount[22]~79\)) # (!\uart_module|u_RX|rgb_elcount\(23) & ((\uart_module|u_RX|rgb_elcount[22]~79\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[23]~81\ = CARRY((!\uart_module|u_RX|rgb_elcount[22]~79\) # (!\uart_module|u_RX|rgb_elcount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(23),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[22]~79\,
	combout => \uart_module|u_RX|rgb_elcount[23]~80_combout\,
	cout => \uart_module|u_RX|rgb_elcount[23]~81\);

-- Location: LCCOMB_X22_Y11_N4
\uart_module|u_RX|rgb_elcount[31]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[31]~37_combout\ = (\uart_module|u_RX|parse.widthparse~q\ & (\uart_module|u_RX|parse~6_combout\ & ((\uart_module|u_RX|parser:wh_parsed~0_combout\) # (!\uart_module|u_RX|parse.heightparse~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.heightparse~q\,
	datab => \uart_module|u_RX|parse.widthparse~q\,
	datac => \uart_module|u_RX|parser:wh_parsed~0_combout\,
	datad => \uart_module|u_RX|parse~6_combout\,
	combout => \uart_module|u_RX|rgb_elcount[31]~37_combout\);

-- Location: FF_X23_Y12_N15
\uart_module|u_RX|rgb_elcount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[23]~80_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(23));

-- Location: LCCOMB_X23_Y12_N16
\uart_module|u_RX|rgb_elcount[24]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[24]~82_combout\ = (\uart_module|u_RX|rgb_elcount\(24) & (\uart_module|u_RX|rgb_elcount[23]~81\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(24) & (!\uart_module|u_RX|rgb_elcount[23]~81\ & VCC))
-- \uart_module|u_RX|rgb_elcount[24]~83\ = CARRY((\uart_module|u_RX|rgb_elcount\(24) & !\uart_module|u_RX|rgb_elcount[23]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(24),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[23]~81\,
	combout => \uart_module|u_RX|rgb_elcount[24]~82_combout\,
	cout => \uart_module|u_RX|rgb_elcount[24]~83\);

-- Location: FF_X23_Y12_N17
\uart_module|u_RX|rgb_elcount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[24]~82_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(24));

-- Location: LCCOMB_X23_Y12_N18
\uart_module|u_RX|rgb_elcount[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[25]~84_combout\ = (\uart_module|u_RX|rgb_elcount\(25) & (!\uart_module|u_RX|rgb_elcount[24]~83\)) # (!\uart_module|u_RX|rgb_elcount\(25) & ((\uart_module|u_RX|rgb_elcount[24]~83\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[25]~85\ = CARRY((!\uart_module|u_RX|rgb_elcount[24]~83\) # (!\uart_module|u_RX|rgb_elcount\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(25),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[24]~83\,
	combout => \uart_module|u_RX|rgb_elcount[25]~84_combout\,
	cout => \uart_module|u_RX|rgb_elcount[25]~85\);

-- Location: FF_X23_Y12_N19
\uart_module|u_RX|rgb_elcount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[25]~84_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(25));

-- Location: LCCOMB_X23_Y12_N20
\uart_module|u_RX|rgb_elcount[26]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[26]~86_combout\ = (\uart_module|u_RX|rgb_elcount\(26) & (\uart_module|u_RX|rgb_elcount[25]~85\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(26) & (!\uart_module|u_RX|rgb_elcount[25]~85\ & VCC))
-- \uart_module|u_RX|rgb_elcount[26]~87\ = CARRY((\uart_module|u_RX|rgb_elcount\(26) & !\uart_module|u_RX|rgb_elcount[25]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(26),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[25]~85\,
	combout => \uart_module|u_RX|rgb_elcount[26]~86_combout\,
	cout => \uart_module|u_RX|rgb_elcount[26]~87\);

-- Location: FF_X23_Y12_N21
\uart_module|u_RX|rgb_elcount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[26]~86_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(26));

-- Location: LCCOMB_X23_Y12_N22
\uart_module|u_RX|rgb_elcount[27]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[27]~88_combout\ = (\uart_module|u_RX|rgb_elcount\(27) & (!\uart_module|u_RX|rgb_elcount[26]~87\)) # (!\uart_module|u_RX|rgb_elcount\(27) & ((\uart_module|u_RX|rgb_elcount[26]~87\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[27]~89\ = CARRY((!\uart_module|u_RX|rgb_elcount[26]~87\) # (!\uart_module|u_RX|rgb_elcount\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(27),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[26]~87\,
	combout => \uart_module|u_RX|rgb_elcount[27]~88_combout\,
	cout => \uart_module|u_RX|rgb_elcount[27]~89\);

-- Location: FF_X23_Y12_N23
\uart_module|u_RX|rgb_elcount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[27]~88_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(27));

-- Location: LCCOMB_X23_Y12_N24
\uart_module|u_RX|rgb_elcount[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[28]~90_combout\ = (\uart_module|u_RX|rgb_elcount\(28) & (\uart_module|u_RX|rgb_elcount[27]~89\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(28) & (!\uart_module|u_RX|rgb_elcount[27]~89\ & VCC))
-- \uart_module|u_RX|rgb_elcount[28]~91\ = CARRY((\uart_module|u_RX|rgb_elcount\(28) & !\uart_module|u_RX|rgb_elcount[27]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(28),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[27]~89\,
	combout => \uart_module|u_RX|rgb_elcount[28]~90_combout\,
	cout => \uart_module|u_RX|rgb_elcount[28]~91\);

-- Location: FF_X23_Y12_N25
\uart_module|u_RX|rgb_elcount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[28]~90_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(28));

-- Location: LCCOMB_X23_Y12_N26
\uart_module|u_RX|rgb_elcount[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[29]~92_combout\ = (\uart_module|u_RX|rgb_elcount\(29) & (!\uart_module|u_RX|rgb_elcount[28]~91\)) # (!\uart_module|u_RX|rgb_elcount\(29) & ((\uart_module|u_RX|rgb_elcount[28]~91\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[29]~93\ = CARRY((!\uart_module|u_RX|rgb_elcount[28]~91\) # (!\uart_module|u_RX|rgb_elcount\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(29),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[28]~91\,
	combout => \uart_module|u_RX|rgb_elcount[29]~92_combout\,
	cout => \uart_module|u_RX|rgb_elcount[29]~93\);

-- Location: FF_X23_Y12_N27
\uart_module|u_RX|rgb_elcount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[29]~92_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(29));

-- Location: LCCOMB_X23_Y12_N28
\uart_module|u_RX|rgb_elcount[30]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[30]~94_combout\ = (\uart_module|u_RX|rgb_elcount\(30) & (\uart_module|u_RX|rgb_elcount[29]~93\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(30) & (!\uart_module|u_RX|rgb_elcount[29]~93\ & VCC))
-- \uart_module|u_RX|rgb_elcount[30]~95\ = CARRY((\uart_module|u_RX|rgb_elcount\(30) & !\uart_module|u_RX|rgb_elcount[29]~93\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(30),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[29]~93\,
	combout => \uart_module|u_RX|rgb_elcount[30]~94_combout\,
	cout => \uart_module|u_RX|rgb_elcount[30]~95\);

-- Location: FF_X23_Y12_N29
\uart_module|u_RX|rgb_elcount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[30]~94_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(30));

-- Location: LCCOMB_X23_Y12_N30
\uart_module|u_RX|rgb_elcount[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[31]~96_combout\ = \uart_module|u_RX|rgb_elcount\(31) $ (\uart_module|u_RX|rgb_elcount[30]~95\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(31),
	cin => \uart_module|u_RX|rgb_elcount[30]~95\,
	combout => \uart_module|u_RX|rgb_elcount[31]~96_combout\);

-- Location: FF_X23_Y12_N31
\uart_module|u_RX|rgb_elcount[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[31]~96_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(31));

-- Location: LCCOMB_X22_Y12_N8
\uart_module|u_RX|rgb_elcount[15]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[15]~36_combout\ = ((!\uart_module|u_RX|parser~11_combout\ & !\uart_module|u_RX|rgb_elcount\(31))) # (!\uart_module|u_RX|parse.rgbparse~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.rgbparse~q\,
	datac => \uart_module|u_RX|parser~11_combout\,
	datad => \uart_module|u_RX|rgb_elcount\(31),
	combout => \uart_module|u_RX|rgb_elcount[15]~36_combout\);

-- Location: FF_X23_Y13_N1
\uart_module|u_RX|rgb_elcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[0]~32_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(0));

-- Location: LCCOMB_X23_Y13_N2
\uart_module|u_RX|rgb_elcount[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[1]~34_combout\ = (\uart_module|u_RX|rgb_elcount\(1) & (!\uart_module|u_RX|rgb_elcount[0]~33\)) # (!\uart_module|u_RX|rgb_elcount\(1) & ((\uart_module|u_RX|rgb_elcount[0]~33\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[1]~35\ = CARRY((!\uart_module|u_RX|rgb_elcount[0]~33\) # (!\uart_module|u_RX|rgb_elcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(1),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[0]~33\,
	combout => \uart_module|u_RX|rgb_elcount[1]~34_combout\,
	cout => \uart_module|u_RX|rgb_elcount[1]~35\);

-- Location: FF_X23_Y13_N3
\uart_module|u_RX|rgb_elcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[1]~34_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(1));

-- Location: LCCOMB_X23_Y13_N4
\uart_module|u_RX|rgb_elcount[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[2]~38_combout\ = (\uart_module|u_RX|rgb_elcount\(2) & (\uart_module|u_RX|rgb_elcount[1]~35\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(2) & (!\uart_module|u_RX|rgb_elcount[1]~35\ & VCC))
-- \uart_module|u_RX|rgb_elcount[2]~39\ = CARRY((\uart_module|u_RX|rgb_elcount\(2) & !\uart_module|u_RX|rgb_elcount[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(2),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[1]~35\,
	combout => \uart_module|u_RX|rgb_elcount[2]~38_combout\,
	cout => \uart_module|u_RX|rgb_elcount[2]~39\);

-- Location: FF_X23_Y13_N5
\uart_module|u_RX|rgb_elcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[2]~38_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(2));

-- Location: LCCOMB_X23_Y13_N6
\uart_module|u_RX|rgb_elcount[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[3]~40_combout\ = (\uart_module|u_RX|rgb_elcount\(3) & (!\uart_module|u_RX|rgb_elcount[2]~39\)) # (!\uart_module|u_RX|rgb_elcount\(3) & ((\uart_module|u_RX|rgb_elcount[2]~39\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[3]~41\ = CARRY((!\uart_module|u_RX|rgb_elcount[2]~39\) # (!\uart_module|u_RX|rgb_elcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(3),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[2]~39\,
	combout => \uart_module|u_RX|rgb_elcount[3]~40_combout\,
	cout => \uart_module|u_RX|rgb_elcount[3]~41\);

-- Location: FF_X23_Y13_N7
\uart_module|u_RX|rgb_elcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[3]~40_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(3));

-- Location: LCCOMB_X23_Y13_N8
\uart_module|u_RX|rgb_elcount[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[4]~42_combout\ = (\uart_module|u_RX|rgb_elcount\(4) & (\uart_module|u_RX|rgb_elcount[3]~41\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(4) & (!\uart_module|u_RX|rgb_elcount[3]~41\ & VCC))
-- \uart_module|u_RX|rgb_elcount[4]~43\ = CARRY((\uart_module|u_RX|rgb_elcount\(4) & !\uart_module|u_RX|rgb_elcount[3]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(4),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[3]~41\,
	combout => \uart_module|u_RX|rgb_elcount[4]~42_combout\,
	cout => \uart_module|u_RX|rgb_elcount[4]~43\);

-- Location: FF_X23_Y13_N9
\uart_module|u_RX|rgb_elcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[4]~42_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(4));

-- Location: LCCOMB_X23_Y13_N10
\uart_module|u_RX|rgb_elcount[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[5]~44_combout\ = (\uart_module|u_RX|rgb_elcount\(5) & (!\uart_module|u_RX|rgb_elcount[4]~43\)) # (!\uart_module|u_RX|rgb_elcount\(5) & ((\uart_module|u_RX|rgb_elcount[4]~43\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[5]~45\ = CARRY((!\uart_module|u_RX|rgb_elcount[4]~43\) # (!\uart_module|u_RX|rgb_elcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(5),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[4]~43\,
	combout => \uart_module|u_RX|rgb_elcount[5]~44_combout\,
	cout => \uart_module|u_RX|rgb_elcount[5]~45\);

-- Location: FF_X23_Y13_N11
\uart_module|u_RX|rgb_elcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[5]~44_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(5));

-- Location: LCCOMB_X23_Y13_N12
\uart_module|u_RX|rgb_elcount[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[6]~46_combout\ = (\uart_module|u_RX|rgb_elcount\(6) & (\uart_module|u_RX|rgb_elcount[5]~45\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(6) & (!\uart_module|u_RX|rgb_elcount[5]~45\ & VCC))
-- \uart_module|u_RX|rgb_elcount[6]~47\ = CARRY((\uart_module|u_RX|rgb_elcount\(6) & !\uart_module|u_RX|rgb_elcount[5]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(6),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[5]~45\,
	combout => \uart_module|u_RX|rgb_elcount[6]~46_combout\,
	cout => \uart_module|u_RX|rgb_elcount[6]~47\);

-- Location: FF_X23_Y13_N13
\uart_module|u_RX|rgb_elcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[6]~46_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(6));

-- Location: LCCOMB_X23_Y13_N14
\uart_module|u_RX|rgb_elcount[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[7]~48_combout\ = (\uart_module|u_RX|rgb_elcount\(7) & (!\uart_module|u_RX|rgb_elcount[6]~47\)) # (!\uart_module|u_RX|rgb_elcount\(7) & ((\uart_module|u_RX|rgb_elcount[6]~47\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[7]~49\ = CARRY((!\uart_module|u_RX|rgb_elcount[6]~47\) # (!\uart_module|u_RX|rgb_elcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(7),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[6]~47\,
	combout => \uart_module|u_RX|rgb_elcount[7]~48_combout\,
	cout => \uart_module|u_RX|rgb_elcount[7]~49\);

-- Location: FF_X23_Y13_N15
\uart_module|u_RX|rgb_elcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[7]~48_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(7));

-- Location: LCCOMB_X23_Y13_N16
\uart_module|u_RX|rgb_elcount[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[8]~50_combout\ = (\uart_module|u_RX|rgb_elcount\(8) & (\uart_module|u_RX|rgb_elcount[7]~49\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(8) & (!\uart_module|u_RX|rgb_elcount[7]~49\ & VCC))
-- \uart_module|u_RX|rgb_elcount[8]~51\ = CARRY((\uart_module|u_RX|rgb_elcount\(8) & !\uart_module|u_RX|rgb_elcount[7]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(8),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[7]~49\,
	combout => \uart_module|u_RX|rgb_elcount[8]~50_combout\,
	cout => \uart_module|u_RX|rgb_elcount[8]~51\);

-- Location: FF_X23_Y13_N17
\uart_module|u_RX|rgb_elcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[8]~50_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(8));

-- Location: LCCOMB_X23_Y13_N18
\uart_module|u_RX|rgb_elcount[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[9]~52_combout\ = (\uart_module|u_RX|rgb_elcount\(9) & (!\uart_module|u_RX|rgb_elcount[8]~51\)) # (!\uart_module|u_RX|rgb_elcount\(9) & ((\uart_module|u_RX|rgb_elcount[8]~51\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[9]~53\ = CARRY((!\uart_module|u_RX|rgb_elcount[8]~51\) # (!\uart_module|u_RX|rgb_elcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(9),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[8]~51\,
	combout => \uart_module|u_RX|rgb_elcount[9]~52_combout\,
	cout => \uart_module|u_RX|rgb_elcount[9]~53\);

-- Location: FF_X23_Y13_N19
\uart_module|u_RX|rgb_elcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[9]~52_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(9));

-- Location: LCCOMB_X23_Y13_N20
\uart_module|u_RX|rgb_elcount[10]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[10]~54_combout\ = (\uart_module|u_RX|rgb_elcount\(10) & (\uart_module|u_RX|rgb_elcount[9]~53\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(10) & (!\uart_module|u_RX|rgb_elcount[9]~53\ & VCC))
-- \uart_module|u_RX|rgb_elcount[10]~55\ = CARRY((\uart_module|u_RX|rgb_elcount\(10) & !\uart_module|u_RX|rgb_elcount[9]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(10),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[9]~53\,
	combout => \uart_module|u_RX|rgb_elcount[10]~54_combout\,
	cout => \uart_module|u_RX|rgb_elcount[10]~55\);

-- Location: FF_X23_Y13_N21
\uart_module|u_RX|rgb_elcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[10]~54_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(10));

-- Location: LCCOMB_X23_Y13_N22
\uart_module|u_RX|rgb_elcount[11]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[11]~56_combout\ = (\uart_module|u_RX|rgb_elcount\(11) & (!\uart_module|u_RX|rgb_elcount[10]~55\)) # (!\uart_module|u_RX|rgb_elcount\(11) & ((\uart_module|u_RX|rgb_elcount[10]~55\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[11]~57\ = CARRY((!\uart_module|u_RX|rgb_elcount[10]~55\) # (!\uart_module|u_RX|rgb_elcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(11),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[10]~55\,
	combout => \uart_module|u_RX|rgb_elcount[11]~56_combout\,
	cout => \uart_module|u_RX|rgb_elcount[11]~57\);

-- Location: FF_X23_Y13_N23
\uart_module|u_RX|rgb_elcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[11]~56_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(11));

-- Location: LCCOMB_X23_Y13_N24
\uart_module|u_RX|rgb_elcount[12]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[12]~58_combout\ = (\uart_module|u_RX|rgb_elcount\(12) & (\uart_module|u_RX|rgb_elcount[11]~57\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(12) & (!\uart_module|u_RX|rgb_elcount[11]~57\ & VCC))
-- \uart_module|u_RX|rgb_elcount[12]~59\ = CARRY((\uart_module|u_RX|rgb_elcount\(12) & !\uart_module|u_RX|rgb_elcount[11]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(12),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[11]~57\,
	combout => \uart_module|u_RX|rgb_elcount[12]~58_combout\,
	cout => \uart_module|u_RX|rgb_elcount[12]~59\);

-- Location: FF_X23_Y13_N25
\uart_module|u_RX|rgb_elcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[12]~58_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(12));

-- Location: LCCOMB_X23_Y13_N26
\uart_module|u_RX|rgb_elcount[13]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[13]~60_combout\ = (\uart_module|u_RX|rgb_elcount\(13) & (!\uart_module|u_RX|rgb_elcount[12]~59\)) # (!\uart_module|u_RX|rgb_elcount\(13) & ((\uart_module|u_RX|rgb_elcount[12]~59\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[13]~61\ = CARRY((!\uart_module|u_RX|rgb_elcount[12]~59\) # (!\uart_module|u_RX|rgb_elcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(13),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[12]~59\,
	combout => \uart_module|u_RX|rgb_elcount[13]~60_combout\,
	cout => \uart_module|u_RX|rgb_elcount[13]~61\);

-- Location: FF_X23_Y13_N27
\uart_module|u_RX|rgb_elcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[13]~60_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(13));

-- Location: LCCOMB_X23_Y13_N28
\uart_module|u_RX|rgb_elcount[14]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[14]~62_combout\ = (\uart_module|u_RX|rgb_elcount\(14) & (\uart_module|u_RX|rgb_elcount[13]~61\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(14) & (!\uart_module|u_RX|rgb_elcount[13]~61\ & VCC))
-- \uart_module|u_RX|rgb_elcount[14]~63\ = CARRY((\uart_module|u_RX|rgb_elcount\(14) & !\uart_module|u_RX|rgb_elcount[13]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(14),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[13]~61\,
	combout => \uart_module|u_RX|rgb_elcount[14]~62_combout\,
	cout => \uart_module|u_RX|rgb_elcount[14]~63\);

-- Location: FF_X23_Y13_N29
\uart_module|u_RX|rgb_elcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[14]~62_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(14));

-- Location: LCCOMB_X23_Y13_N30
\uart_module|u_RX|rgb_elcount[15]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[15]~64_combout\ = (\uart_module|u_RX|rgb_elcount\(15) & (!\uart_module|u_RX|rgb_elcount[14]~63\)) # (!\uart_module|u_RX|rgb_elcount\(15) & ((\uart_module|u_RX|rgb_elcount[14]~63\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[15]~65\ = CARRY((!\uart_module|u_RX|rgb_elcount[14]~63\) # (!\uart_module|u_RX|rgb_elcount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(15),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[14]~63\,
	combout => \uart_module|u_RX|rgb_elcount[15]~64_combout\,
	cout => \uart_module|u_RX|rgb_elcount[15]~65\);

-- Location: FF_X23_Y13_N31
\uart_module|u_RX|rgb_elcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[15]~64_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(15));

-- Location: LCCOMB_X23_Y12_N0
\uart_module|u_RX|rgb_elcount[16]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[16]~66_combout\ = (\uart_module|u_RX|rgb_elcount\(16) & (\uart_module|u_RX|rgb_elcount[15]~65\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(16) & (!\uart_module|u_RX|rgb_elcount[15]~65\ & VCC))
-- \uart_module|u_RX|rgb_elcount[16]~67\ = CARRY((\uart_module|u_RX|rgb_elcount\(16) & !\uart_module|u_RX|rgb_elcount[15]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(16),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[15]~65\,
	combout => \uart_module|u_RX|rgb_elcount[16]~66_combout\,
	cout => \uart_module|u_RX|rgb_elcount[16]~67\);

-- Location: FF_X23_Y12_N1
\uart_module|u_RX|rgb_elcount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[16]~66_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(16));

-- Location: LCCOMB_X23_Y12_N2
\uart_module|u_RX|rgb_elcount[17]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[17]~68_combout\ = (\uart_module|u_RX|rgb_elcount\(17) & (!\uart_module|u_RX|rgb_elcount[16]~67\)) # (!\uart_module|u_RX|rgb_elcount\(17) & ((\uart_module|u_RX|rgb_elcount[16]~67\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[17]~69\ = CARRY((!\uart_module|u_RX|rgb_elcount[16]~67\) # (!\uart_module|u_RX|rgb_elcount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(17),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[16]~67\,
	combout => \uart_module|u_RX|rgb_elcount[17]~68_combout\,
	cout => \uart_module|u_RX|rgb_elcount[17]~69\);

-- Location: FF_X23_Y12_N3
\uart_module|u_RX|rgb_elcount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[17]~68_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(17));

-- Location: LCCOMB_X23_Y12_N4
\uart_module|u_RX|rgb_elcount[18]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[18]~70_combout\ = (\uart_module|u_RX|rgb_elcount\(18) & (\uart_module|u_RX|rgb_elcount[17]~69\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(18) & (!\uart_module|u_RX|rgb_elcount[17]~69\ & VCC))
-- \uart_module|u_RX|rgb_elcount[18]~71\ = CARRY((\uart_module|u_RX|rgb_elcount\(18) & !\uart_module|u_RX|rgb_elcount[17]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(18),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[17]~69\,
	combout => \uart_module|u_RX|rgb_elcount[18]~70_combout\,
	cout => \uart_module|u_RX|rgb_elcount[18]~71\);

-- Location: FF_X23_Y12_N5
\uart_module|u_RX|rgb_elcount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[18]~70_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(18));

-- Location: LCCOMB_X23_Y12_N6
\uart_module|u_RX|rgb_elcount[19]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[19]~72_combout\ = (\uart_module|u_RX|rgb_elcount\(19) & (!\uart_module|u_RX|rgb_elcount[18]~71\)) # (!\uart_module|u_RX|rgb_elcount\(19) & ((\uart_module|u_RX|rgb_elcount[18]~71\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[19]~73\ = CARRY((!\uart_module|u_RX|rgb_elcount[18]~71\) # (!\uart_module|u_RX|rgb_elcount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(19),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[18]~71\,
	combout => \uart_module|u_RX|rgb_elcount[19]~72_combout\,
	cout => \uart_module|u_RX|rgb_elcount[19]~73\);

-- Location: FF_X23_Y12_N7
\uart_module|u_RX|rgb_elcount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[19]~72_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(19));

-- Location: LCCOMB_X23_Y12_N8
\uart_module|u_RX|rgb_elcount[20]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[20]~74_combout\ = (\uart_module|u_RX|rgb_elcount\(20) & (\uart_module|u_RX|rgb_elcount[19]~73\ $ (GND))) # (!\uart_module|u_RX|rgb_elcount\(20) & (!\uart_module|u_RX|rgb_elcount[19]~73\ & VCC))
-- \uart_module|u_RX|rgb_elcount[20]~75\ = CARRY((\uart_module|u_RX|rgb_elcount\(20) & !\uart_module|u_RX|rgb_elcount[19]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(20),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[19]~73\,
	combout => \uart_module|u_RX|rgb_elcount[20]~74_combout\,
	cout => \uart_module|u_RX|rgb_elcount[20]~75\);

-- Location: FF_X23_Y12_N9
\uart_module|u_RX|rgb_elcount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[20]~74_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(20));

-- Location: LCCOMB_X23_Y12_N10
\uart_module|u_RX|rgb_elcount[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_elcount[21]~76_combout\ = (\uart_module|u_RX|rgb_elcount\(21) & (!\uart_module|u_RX|rgb_elcount[20]~75\)) # (!\uart_module|u_RX|rgb_elcount\(21) & ((\uart_module|u_RX|rgb_elcount[20]~75\) # (GND)))
-- \uart_module|u_RX|rgb_elcount[21]~77\ = CARRY((!\uart_module|u_RX|rgb_elcount[20]~75\) # (!\uart_module|u_RX|rgb_elcount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(21),
	datad => VCC,
	cin => \uart_module|u_RX|rgb_elcount[20]~75\,
	combout => \uart_module|u_RX|rgb_elcount[21]~76_combout\,
	cout => \uart_module|u_RX|rgb_elcount[21]~77\);

-- Location: FF_X23_Y12_N11
\uart_module|u_RX|rgb_elcount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[21]~76_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(21));

-- Location: FF_X23_Y12_N13
\uart_module|u_RX|rgb_elcount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_elcount[22]~78_combout\,
	sclr => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	ena => \uart_module|u_RX|rgb_elcount[31]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_elcount\(22));

-- Location: LCCOMB_X24_Y12_N10
\uart_module|u_RX|parser~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~8_combout\ = (!\uart_module|u_RX|rgb_elcount\(22) & (!\uart_module|u_RX|rgb_elcount\(23) & (!\uart_module|u_RX|rgb_elcount\(24) & !\uart_module|u_RX|rgb_elcount\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(22),
	datab => \uart_module|u_RX|rgb_elcount\(23),
	datac => \uart_module|u_RX|rgb_elcount\(24),
	datad => \uart_module|u_RX|rgb_elcount\(21),
	combout => \uart_module|u_RX|parser~8_combout\);

-- Location: LCCOMB_X24_Y12_N24
\uart_module|u_RX|parser~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~7_combout\ = (!\uart_module|u_RX|rgb_elcount\(20) & (!\uart_module|u_RX|rgb_elcount\(19) & (!\uart_module|u_RX|rgb_elcount\(18) & !\uart_module|u_RX|rgb_elcount\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(20),
	datab => \uart_module|u_RX|rgb_elcount\(19),
	datac => \uart_module|u_RX|rgb_elcount\(18),
	datad => \uart_module|u_RX|rgb_elcount\(17),
	combout => \uart_module|u_RX|parser~7_combout\);

-- Location: LCCOMB_X24_Y12_N16
\uart_module|u_RX|parser~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~9_combout\ = (!\uart_module|u_RX|rgb_elcount\(27) & (!\uart_module|u_RX|rgb_elcount\(26) & (!\uart_module|u_RX|rgb_elcount\(25) & !\uart_module|u_RX|rgb_elcount\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(27),
	datab => \uart_module|u_RX|rgb_elcount\(26),
	datac => \uart_module|u_RX|rgb_elcount\(25),
	datad => \uart_module|u_RX|rgb_elcount\(28),
	combout => \uart_module|u_RX|parser~9_combout\);

-- Location: LCCOMB_X24_Y12_N30
\uart_module|u_RX|parser~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~10_combout\ = (!\uart_module|u_RX|rgb_elcount\(30) & (!\uart_module|u_RX|rgb_elcount\(29) & \uart_module|u_RX|parser~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|rgb_elcount\(30),
	datac => \uart_module|u_RX|rgb_elcount\(29),
	datad => \uart_module|u_RX|parser~9_combout\,
	combout => \uart_module|u_RX|parser~10_combout\);

-- Location: LCCOMB_X24_Y13_N12
\uart_module|u_RX|parser~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~4_combout\ = (!\uart_module|u_RX|rgb_elcount\(9) & (!\uart_module|u_RX|rgb_elcount\(10) & (!\uart_module|u_RX|rgb_elcount\(11) & !\uart_module|u_RX|rgb_elcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(9),
	datab => \uart_module|u_RX|rgb_elcount\(10),
	datac => \uart_module|u_RX|rgb_elcount\(11),
	datad => \uart_module|u_RX|rgb_elcount\(12),
	combout => \uart_module|u_RX|parser~4_combout\);

-- Location: LCCOMB_X24_Y12_N28
\uart_module|u_RX|parser~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~5_combout\ = (!\uart_module|u_RX|rgb_elcount\(14) & (!\uart_module|u_RX|rgb_elcount\(13) & (!\uart_module|u_RX|rgb_elcount\(16) & !\uart_module|u_RX|rgb_elcount\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(14),
	datab => \uart_module|u_RX|rgb_elcount\(13),
	datac => \uart_module|u_RX|rgb_elcount\(16),
	datad => \uart_module|u_RX|rgb_elcount\(15),
	combout => \uart_module|u_RX|parser~5_combout\);

-- Location: LCCOMB_X24_Y13_N2
\uart_module|u_RX|parser~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~3_combout\ = (!\uart_module|u_RX|rgb_elcount\(7) & (!\uart_module|u_RX|rgb_elcount\(6) & (!\uart_module|u_RX|rgb_elcount\(8) & !\uart_module|u_RX|rgb_elcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(7),
	datab => \uart_module|u_RX|rgb_elcount\(6),
	datac => \uart_module|u_RX|rgb_elcount\(8),
	datad => \uart_module|u_RX|rgb_elcount\(5),
	combout => \uart_module|u_RX|parser~3_combout\);

-- Location: LCCOMB_X24_Y13_N20
\uart_module|u_RX|parser~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~2_combout\ = (!\uart_module|u_RX|rgb_elcount\(4) & (!\uart_module|u_RX|rgb_elcount\(3) & (!\uart_module|u_RX|rgb_elcount\(2) & !\uart_module|u_RX|rgb_elcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|rgb_elcount\(4),
	datab => \uart_module|u_RX|rgb_elcount\(3),
	datac => \uart_module|u_RX|rgb_elcount\(2),
	datad => \uart_module|u_RX|rgb_elcount\(1),
	combout => \uart_module|u_RX|parser~2_combout\);

-- Location: LCCOMB_X24_Y12_N18
\uart_module|u_RX|parser~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~6_combout\ = (\uart_module|u_RX|parser~4_combout\ & (\uart_module|u_RX|parser~5_combout\ & (\uart_module|u_RX|parser~3_combout\ & \uart_module|u_RX|parser~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~4_combout\,
	datab => \uart_module|u_RX|parser~5_combout\,
	datac => \uart_module|u_RX|parser~3_combout\,
	datad => \uart_module|u_RX|parser~2_combout\,
	combout => \uart_module|u_RX|parser~6_combout\);

-- Location: LCCOMB_X24_Y12_N0
\uart_module|u_RX|parser~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~11_combout\ = (\uart_module|u_RX|parser~8_combout\ & (\uart_module|u_RX|parser~7_combout\ & (\uart_module|u_RX|parser~10_combout\ & \uart_module|u_RX|parser~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~8_combout\,
	datab => \uart_module|u_RX|parser~7_combout\,
	datac => \uart_module|u_RX|parser~10_combout\,
	datad => \uart_module|u_RX|parser~6_combout\,
	combout => \uart_module|u_RX|parser~11_combout\);

-- Location: LCCOMB_X17_Y9_N0
\uart_module|u_RX|img_elcount_col[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[0]~34_combout\ = \uart_module|u_RX|img_elcount_col\(0) $ (VCC)
-- \uart_module|u_RX|img_elcount_col[0]~35\ = CARRY(\uart_module|u_RX|img_elcount_col\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(0),
	datad => VCC,
	combout => \uart_module|u_RX|img_elcount_col[0]~34_combout\,
	cout => \uart_module|u_RX|img_elcount_col[0]~35\);

-- Location: LCCOMB_X17_Y9_N24
\uart_module|u_RX|img_elcount_col[12]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[12]~58_combout\ = (\uart_module|u_RX|img_elcount_col\(12) & (\uart_module|u_RX|img_elcount_col[11]~57\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(12) & (!\uart_module|u_RX|img_elcount_col[11]~57\ & VCC))
-- \uart_module|u_RX|img_elcount_col[12]~59\ = CARRY((\uart_module|u_RX|img_elcount_col\(12) & !\uart_module|u_RX|img_elcount_col[11]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(12),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[11]~57\,
	combout => \uart_module|u_RX|img_elcount_col[12]~58_combout\,
	cout => \uart_module|u_RX|img_elcount_col[12]~59\);

-- Location: LCCOMB_X17_Y9_N26
\uart_module|u_RX|img_elcount_col[13]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[13]~60_combout\ = (\uart_module|u_RX|img_elcount_col\(13) & (!\uart_module|u_RX|img_elcount_col[12]~59\)) # (!\uart_module|u_RX|img_elcount_col\(13) & ((\uart_module|u_RX|img_elcount_col[12]~59\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[13]~61\ = CARRY((!\uart_module|u_RX|img_elcount_col[12]~59\) # (!\uart_module|u_RX|img_elcount_col\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(13),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[12]~59\,
	combout => \uart_module|u_RX|img_elcount_col[13]~60_combout\,
	cout => \uart_module|u_RX|img_elcount_col[13]~61\);

-- Location: LCCOMB_X17_Y10_N30
\uart_module|u_RX|img_elcount_col[31]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[31]~98_combout\ = (\uart_module|u_RX|parser~12_combout\ & (\uart_module|u_RX|parser~11_combout\ & ((\uart_module|u_RX|Equal4~14_combout\) # (!\uart_module|u_RX|LessThan7~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~12_combout\,
	datab => \uart_module|u_RX|LessThan7~25_combout\,
	datac => \uart_module|u_RX|parser~11_combout\,
	datad => \uart_module|u_RX|Equal4~14_combout\,
	combout => \uart_module|u_RX|img_elcount_col[31]~98_combout\);

-- Location: FF_X17_Y9_N27
\uart_module|u_RX|img_elcount_col[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[13]~60_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(13));

-- Location: LCCOMB_X17_Y9_N28
\uart_module|u_RX|img_elcount_col[14]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[14]~62_combout\ = (\uart_module|u_RX|img_elcount_col\(14) & (\uart_module|u_RX|img_elcount_col[13]~61\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(14) & (!\uart_module|u_RX|img_elcount_col[13]~61\ & VCC))
-- \uart_module|u_RX|img_elcount_col[14]~63\ = CARRY((\uart_module|u_RX|img_elcount_col\(14) & !\uart_module|u_RX|img_elcount_col[13]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(14),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[13]~61\,
	combout => \uart_module|u_RX|img_elcount_col[14]~62_combout\,
	cout => \uart_module|u_RX|img_elcount_col[14]~63\);

-- Location: FF_X17_Y9_N29
\uart_module|u_RX|img_elcount_col[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[14]~62_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(14));

-- Location: LCCOMB_X17_Y9_N30
\uart_module|u_RX|img_elcount_col[15]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[15]~64_combout\ = (\uart_module|u_RX|img_elcount_col\(15) & (!\uart_module|u_RX|img_elcount_col[14]~63\)) # (!\uart_module|u_RX|img_elcount_col\(15) & ((\uart_module|u_RX|img_elcount_col[14]~63\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[15]~65\ = CARRY((!\uart_module|u_RX|img_elcount_col[14]~63\) # (!\uart_module|u_RX|img_elcount_col\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(15),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[14]~63\,
	combout => \uart_module|u_RX|img_elcount_col[15]~64_combout\,
	cout => \uart_module|u_RX|img_elcount_col[15]~65\);

-- Location: FF_X17_Y9_N31
\uart_module|u_RX|img_elcount_col[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[15]~64_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(15));

-- Location: LCCOMB_X17_Y8_N0
\uart_module|u_RX|img_elcount_col[16]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[16]~66_combout\ = (\uart_module|u_RX|img_elcount_col\(16) & (\uart_module|u_RX|img_elcount_col[15]~65\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(16) & (!\uart_module|u_RX|img_elcount_col[15]~65\ & VCC))
-- \uart_module|u_RX|img_elcount_col[16]~67\ = CARRY((\uart_module|u_RX|img_elcount_col\(16) & !\uart_module|u_RX|img_elcount_col[15]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(16),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[15]~65\,
	combout => \uart_module|u_RX|img_elcount_col[16]~66_combout\,
	cout => \uart_module|u_RX|img_elcount_col[16]~67\);

-- Location: FF_X17_Y8_N1
\uart_module|u_RX|img_elcount_col[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[16]~66_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(16));

-- Location: LCCOMB_X17_Y8_N2
\uart_module|u_RX|img_elcount_col[17]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[17]~68_combout\ = (\uart_module|u_RX|img_elcount_col\(17) & (!\uart_module|u_RX|img_elcount_col[16]~67\)) # (!\uart_module|u_RX|img_elcount_col\(17) & ((\uart_module|u_RX|img_elcount_col[16]~67\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[17]~69\ = CARRY((!\uart_module|u_RX|img_elcount_col[16]~67\) # (!\uart_module|u_RX|img_elcount_col\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(17),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[16]~67\,
	combout => \uart_module|u_RX|img_elcount_col[17]~68_combout\,
	cout => \uart_module|u_RX|img_elcount_col[17]~69\);

-- Location: FF_X17_Y8_N3
\uart_module|u_RX|img_elcount_col[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[17]~68_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(17));

-- Location: LCCOMB_X17_Y8_N4
\uart_module|u_RX|img_elcount_col[18]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[18]~70_combout\ = (\uart_module|u_RX|img_elcount_col\(18) & (\uart_module|u_RX|img_elcount_col[17]~69\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(18) & (!\uart_module|u_RX|img_elcount_col[17]~69\ & VCC))
-- \uart_module|u_RX|img_elcount_col[18]~71\ = CARRY((\uart_module|u_RX|img_elcount_col\(18) & !\uart_module|u_RX|img_elcount_col[17]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(18),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[17]~69\,
	combout => \uart_module|u_RX|img_elcount_col[18]~70_combout\,
	cout => \uart_module|u_RX|img_elcount_col[18]~71\);

-- Location: FF_X17_Y8_N5
\uart_module|u_RX|img_elcount_col[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[18]~70_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(18));

-- Location: LCCOMB_X17_Y8_N6
\uart_module|u_RX|img_elcount_col[19]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[19]~72_combout\ = (\uart_module|u_RX|img_elcount_col\(19) & (!\uart_module|u_RX|img_elcount_col[18]~71\)) # (!\uart_module|u_RX|img_elcount_col\(19) & ((\uart_module|u_RX|img_elcount_col[18]~71\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[19]~73\ = CARRY((!\uart_module|u_RX|img_elcount_col[18]~71\) # (!\uart_module|u_RX|img_elcount_col\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(19),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[18]~71\,
	combout => \uart_module|u_RX|img_elcount_col[19]~72_combout\,
	cout => \uart_module|u_RX|img_elcount_col[19]~73\);

-- Location: FF_X17_Y8_N7
\uart_module|u_RX|img_elcount_col[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[19]~72_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(19));

-- Location: LCCOMB_X17_Y8_N8
\uart_module|u_RX|img_elcount_col[20]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[20]~74_combout\ = (\uart_module|u_RX|img_elcount_col\(20) & (\uart_module|u_RX|img_elcount_col[19]~73\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(20) & (!\uart_module|u_RX|img_elcount_col[19]~73\ & VCC))
-- \uart_module|u_RX|img_elcount_col[20]~75\ = CARRY((\uart_module|u_RX|img_elcount_col\(20) & !\uart_module|u_RX|img_elcount_col[19]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(20),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[19]~73\,
	combout => \uart_module|u_RX|img_elcount_col[20]~74_combout\,
	cout => \uart_module|u_RX|img_elcount_col[20]~75\);

-- Location: FF_X17_Y8_N9
\uart_module|u_RX|img_elcount_col[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[20]~74_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(20));

-- Location: LCCOMB_X17_Y8_N10
\uart_module|u_RX|img_elcount_col[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[21]~76_combout\ = (\uart_module|u_RX|img_elcount_col\(21) & (!\uart_module|u_RX|img_elcount_col[20]~75\)) # (!\uart_module|u_RX|img_elcount_col\(21) & ((\uart_module|u_RX|img_elcount_col[20]~75\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[21]~77\ = CARRY((!\uart_module|u_RX|img_elcount_col[20]~75\) # (!\uart_module|u_RX|img_elcount_col\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(21),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[20]~75\,
	combout => \uart_module|u_RX|img_elcount_col[21]~76_combout\,
	cout => \uart_module|u_RX|img_elcount_col[21]~77\);

-- Location: FF_X17_Y8_N11
\uart_module|u_RX|img_elcount_col[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[21]~76_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(21));

-- Location: LCCOMB_X17_Y8_N12
\uart_module|u_RX|img_elcount_col[22]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[22]~78_combout\ = (\uart_module|u_RX|img_elcount_col\(22) & (\uart_module|u_RX|img_elcount_col[21]~77\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(22) & (!\uart_module|u_RX|img_elcount_col[21]~77\ & VCC))
-- \uart_module|u_RX|img_elcount_col[22]~79\ = CARRY((\uart_module|u_RX|img_elcount_col\(22) & !\uart_module|u_RX|img_elcount_col[21]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(22),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[21]~77\,
	combout => \uart_module|u_RX|img_elcount_col[22]~78_combout\,
	cout => \uart_module|u_RX|img_elcount_col[22]~79\);

-- Location: FF_X17_Y8_N13
\uart_module|u_RX|img_elcount_col[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[22]~78_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(22));

-- Location: LCCOMB_X17_Y8_N14
\uart_module|u_RX|img_elcount_col[23]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[23]~80_combout\ = (\uart_module|u_RX|img_elcount_col\(23) & (!\uart_module|u_RX|img_elcount_col[22]~79\)) # (!\uart_module|u_RX|img_elcount_col\(23) & ((\uart_module|u_RX|img_elcount_col[22]~79\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[23]~81\ = CARRY((!\uart_module|u_RX|img_elcount_col[22]~79\) # (!\uart_module|u_RX|img_elcount_col\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(23),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[22]~79\,
	combout => \uart_module|u_RX|img_elcount_col[23]~80_combout\,
	cout => \uart_module|u_RX|img_elcount_col[23]~81\);

-- Location: FF_X17_Y8_N15
\uart_module|u_RX|img_elcount_col[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[23]~80_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(23));

-- Location: LCCOMB_X17_Y8_N16
\uart_module|u_RX|img_elcount_col[24]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[24]~82_combout\ = (\uart_module|u_RX|img_elcount_col\(24) & (\uart_module|u_RX|img_elcount_col[23]~81\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(24) & (!\uart_module|u_RX|img_elcount_col[23]~81\ & VCC))
-- \uart_module|u_RX|img_elcount_col[24]~83\ = CARRY((\uart_module|u_RX|img_elcount_col\(24) & !\uart_module|u_RX|img_elcount_col[23]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(24),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[23]~81\,
	combout => \uart_module|u_RX|img_elcount_col[24]~82_combout\,
	cout => \uart_module|u_RX|img_elcount_col[24]~83\);

-- Location: FF_X17_Y8_N17
\uart_module|u_RX|img_elcount_col[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[24]~82_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(24));

-- Location: LCCOMB_X17_Y8_N18
\uart_module|u_RX|img_elcount_col[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[25]~84_combout\ = (\uart_module|u_RX|img_elcount_col\(25) & (!\uart_module|u_RX|img_elcount_col[24]~83\)) # (!\uart_module|u_RX|img_elcount_col\(25) & ((\uart_module|u_RX|img_elcount_col[24]~83\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[25]~85\ = CARRY((!\uart_module|u_RX|img_elcount_col[24]~83\) # (!\uart_module|u_RX|img_elcount_col\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(25),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[24]~83\,
	combout => \uart_module|u_RX|img_elcount_col[25]~84_combout\,
	cout => \uart_module|u_RX|img_elcount_col[25]~85\);

-- Location: FF_X17_Y8_N19
\uart_module|u_RX|img_elcount_col[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[25]~84_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(25));

-- Location: LCCOMB_X17_Y8_N20
\uart_module|u_RX|img_elcount_col[26]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[26]~86_combout\ = (\uart_module|u_RX|img_elcount_col\(26) & (\uart_module|u_RX|img_elcount_col[25]~85\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(26) & (!\uart_module|u_RX|img_elcount_col[25]~85\ & VCC))
-- \uart_module|u_RX|img_elcount_col[26]~87\ = CARRY((\uart_module|u_RX|img_elcount_col\(26) & !\uart_module|u_RX|img_elcount_col[25]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(26),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[25]~85\,
	combout => \uart_module|u_RX|img_elcount_col[26]~86_combout\,
	cout => \uart_module|u_RX|img_elcount_col[26]~87\);

-- Location: FF_X17_Y8_N21
\uart_module|u_RX|img_elcount_col[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[26]~86_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(26));

-- Location: LCCOMB_X17_Y8_N22
\uart_module|u_RX|img_elcount_col[27]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[27]~88_combout\ = (\uart_module|u_RX|img_elcount_col\(27) & (!\uart_module|u_RX|img_elcount_col[26]~87\)) # (!\uart_module|u_RX|img_elcount_col\(27) & ((\uart_module|u_RX|img_elcount_col[26]~87\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[27]~89\ = CARRY((!\uart_module|u_RX|img_elcount_col[26]~87\) # (!\uart_module|u_RX|img_elcount_col\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(27),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[26]~87\,
	combout => \uart_module|u_RX|img_elcount_col[27]~88_combout\,
	cout => \uart_module|u_RX|img_elcount_col[27]~89\);

-- Location: FF_X17_Y8_N23
\uart_module|u_RX|img_elcount_col[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[27]~88_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(27));

-- Location: LCCOMB_X17_Y8_N24
\uart_module|u_RX|img_elcount_col[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[28]~90_combout\ = (\uart_module|u_RX|img_elcount_col\(28) & (\uart_module|u_RX|img_elcount_col[27]~89\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(28) & (!\uart_module|u_RX|img_elcount_col[27]~89\ & VCC))
-- \uart_module|u_RX|img_elcount_col[28]~91\ = CARRY((\uart_module|u_RX|img_elcount_col\(28) & !\uart_module|u_RX|img_elcount_col[27]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(28),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[27]~89\,
	combout => \uart_module|u_RX|img_elcount_col[28]~90_combout\,
	cout => \uart_module|u_RX|img_elcount_col[28]~91\);

-- Location: FF_X17_Y8_N25
\uart_module|u_RX|img_elcount_col[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[28]~90_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(28));

-- Location: LCCOMB_X16_Y8_N0
\uart_module|u_RX|LessThan7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~22_combout\ = (((!\uart_module|u_RX|img_elcount_col\(27)) # (!\uart_module|u_RX|img_elcount_col\(26))) # (!\uart_module|u_RX|img_elcount_col\(25))) # (!\uart_module|u_RX|img_elcount_col\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(28),
	datab => \uart_module|u_RX|img_elcount_col\(25),
	datac => \uart_module|u_RX|img_elcount_col\(26),
	datad => \uart_module|u_RX|img_elcount_col\(27),
	combout => \uart_module|u_RX|LessThan7~22_combout\);

-- Location: LCCOMB_X25_Y14_N0
\uart_module|u_RX|wh_arr_counter[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[0]~34_combout\ = \uart_module|u_RX|wh_arr_counter\(0) $ (VCC)
-- \uart_module|u_RX|wh_arr_counter[0]~35\ = CARRY(\uart_module|u_RX|wh_arr_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(0),
	datad => VCC,
	combout => \uart_module|u_RX|wh_arr_counter[0]~34_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[0]~35\);

-- Location: LCCOMB_X25_Y14_N2
\uart_module|u_RX|wh_arr_counter[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[1]~36_combout\ = (\uart_module|u_RX|wh_arr_counter\(1) & (!\uart_module|u_RX|wh_arr_counter[0]~35\)) # (!\uart_module|u_RX|wh_arr_counter\(1) & ((\uart_module|u_RX|wh_arr_counter[0]~35\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[1]~37\ = CARRY((!\uart_module|u_RX|wh_arr_counter[0]~35\) # (!\uart_module|u_RX|wh_arr_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(1),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[0]~35\,
	combout => \uart_module|u_RX|wh_arr_counter[1]~36_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[1]~37\);

-- Location: LCCOMB_X22_Y11_N26
\uart_module|u_RX|wh_arr_counter[31]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[31]~100_combout\ = (\uart_module|u_RX|Equal2~1_combout\ & (!\uart_module|u_RX|Equal2~0_combout\ & ((\uart_module|u_RX|parse.rgbparse~q\) # (\uart_module|u_RX|parser~15_combout\)))) # (!\uart_module|u_RX|Equal2~1_combout\ & 
-- ((\uart_module|u_RX|parse.rgbparse~q\) # ((\uart_module|u_RX|parser~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal2~1_combout\,
	datab => \uart_module|u_RX|parse.rgbparse~q\,
	datac => \uart_module|u_RX|Equal2~0_combout\,
	datad => \uart_module|u_RX|parser~15_combout\,
	combout => \uart_module|u_RX|wh_arr_counter[31]~100_combout\);

-- Location: LCCOMB_X22_Y11_N6
\uart_module|u_RX|wh_arr_counter[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[1]~39_combout\ = (\uart_module|u_RX|parse~6_combout\ & (!\uart_module|u_RX|wh_arr_counter[31]~100_combout\ & ((!\uart_module|u_RX|Equal2~2_combout\) # (!\uart_module|u_RX|parse.widthparse~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse~6_combout\,
	datab => \uart_module|u_RX|parse.widthparse~q\,
	datac => \uart_module|u_RX|wh_arr_counter[31]~100_combout\,
	datad => \uart_module|u_RX|Equal2~2_combout\,
	combout => \uart_module|u_RX|wh_arr_counter[1]~39_combout\);

-- Location: FF_X25_Y14_N3
\uart_module|u_RX|wh_arr_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[1]~36_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(1));

-- Location: LCCOMB_X25_Y14_N4
\uart_module|u_RX|wh_arr_counter[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[2]~40_combout\ = (\uart_module|u_RX|wh_arr_counter\(2) & (\uart_module|u_RX|wh_arr_counter[1]~37\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(2) & (!\uart_module|u_RX|wh_arr_counter[1]~37\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[2]~41\ = CARRY((\uart_module|u_RX|wh_arr_counter\(2) & !\uart_module|u_RX|wh_arr_counter[1]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(2),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[1]~37\,
	combout => \uart_module|u_RX|wh_arr_counter[2]~40_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[2]~41\);

-- Location: FF_X25_Y14_N5
\uart_module|u_RX|wh_arr_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[2]~40_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(2));

-- Location: LCCOMB_X25_Y14_N6
\uart_module|u_RX|wh_arr_counter[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[3]~42_combout\ = (\uart_module|u_RX|wh_arr_counter\(3) & (!\uart_module|u_RX|wh_arr_counter[2]~41\)) # (!\uart_module|u_RX|wh_arr_counter\(3) & ((\uart_module|u_RX|wh_arr_counter[2]~41\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[3]~43\ = CARRY((!\uart_module|u_RX|wh_arr_counter[2]~41\) # (!\uart_module|u_RX|wh_arr_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(3),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[2]~41\,
	combout => \uart_module|u_RX|wh_arr_counter[3]~42_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[3]~43\);

-- Location: FF_X25_Y14_N7
\uart_module|u_RX|wh_arr_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[3]~42_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(3));

-- Location: LCCOMB_X25_Y14_N8
\uart_module|u_RX|wh_arr_counter[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[4]~44_combout\ = (\uart_module|u_RX|wh_arr_counter\(4) & (\uart_module|u_RX|wh_arr_counter[3]~43\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(4) & (!\uart_module|u_RX|wh_arr_counter[3]~43\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[4]~45\ = CARRY((\uart_module|u_RX|wh_arr_counter\(4) & !\uart_module|u_RX|wh_arr_counter[3]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(4),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[3]~43\,
	combout => \uart_module|u_RX|wh_arr_counter[4]~44_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[4]~45\);

-- Location: FF_X25_Y14_N9
\uart_module|u_RX|wh_arr_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[4]~44_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(4));

-- Location: LCCOMB_X25_Y14_N10
\uart_module|u_RX|wh_arr_counter[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[5]~46_combout\ = (\uart_module|u_RX|wh_arr_counter\(5) & (!\uart_module|u_RX|wh_arr_counter[4]~45\)) # (!\uart_module|u_RX|wh_arr_counter\(5) & ((\uart_module|u_RX|wh_arr_counter[4]~45\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[5]~47\ = CARRY((!\uart_module|u_RX|wh_arr_counter[4]~45\) # (!\uart_module|u_RX|wh_arr_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(5),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[4]~45\,
	combout => \uart_module|u_RX|wh_arr_counter[5]~46_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[5]~47\);

-- Location: FF_X25_Y14_N11
\uart_module|u_RX|wh_arr_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[5]~46_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(5));

-- Location: LCCOMB_X25_Y14_N12
\uart_module|u_RX|wh_arr_counter[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[6]~48_combout\ = (\uart_module|u_RX|wh_arr_counter\(6) & (\uart_module|u_RX|wh_arr_counter[5]~47\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(6) & (!\uart_module|u_RX|wh_arr_counter[5]~47\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[6]~49\ = CARRY((\uart_module|u_RX|wh_arr_counter\(6) & !\uart_module|u_RX|wh_arr_counter[5]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(6),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[5]~47\,
	combout => \uart_module|u_RX|wh_arr_counter[6]~48_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[6]~49\);

-- Location: FF_X25_Y14_N13
\uart_module|u_RX|wh_arr_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[6]~48_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(6));

-- Location: LCCOMB_X25_Y14_N14
\uart_module|u_RX|wh_arr_counter[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[7]~50_combout\ = (\uart_module|u_RX|wh_arr_counter\(7) & (!\uart_module|u_RX|wh_arr_counter[6]~49\)) # (!\uart_module|u_RX|wh_arr_counter\(7) & ((\uart_module|u_RX|wh_arr_counter[6]~49\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[7]~51\ = CARRY((!\uart_module|u_RX|wh_arr_counter[6]~49\) # (!\uart_module|u_RX|wh_arr_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(7),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[6]~49\,
	combout => \uart_module|u_RX|wh_arr_counter[7]~50_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[7]~51\);

-- Location: FF_X25_Y14_N15
\uart_module|u_RX|wh_arr_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[7]~50_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(7));

-- Location: LCCOMB_X25_Y14_N16
\uart_module|u_RX|wh_arr_counter[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[8]~52_combout\ = (\uart_module|u_RX|wh_arr_counter\(8) & (\uart_module|u_RX|wh_arr_counter[7]~51\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(8) & (!\uart_module|u_RX|wh_arr_counter[7]~51\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[8]~53\ = CARRY((\uart_module|u_RX|wh_arr_counter\(8) & !\uart_module|u_RX|wh_arr_counter[7]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(8),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[7]~51\,
	combout => \uart_module|u_RX|wh_arr_counter[8]~52_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[8]~53\);

-- Location: FF_X25_Y14_N17
\uart_module|u_RX|wh_arr_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[8]~52_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(8));

-- Location: LCCOMB_X25_Y14_N18
\uart_module|u_RX|wh_arr_counter[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[9]~54_combout\ = (\uart_module|u_RX|wh_arr_counter\(9) & (!\uart_module|u_RX|wh_arr_counter[8]~53\)) # (!\uart_module|u_RX|wh_arr_counter\(9) & ((\uart_module|u_RX|wh_arr_counter[8]~53\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[9]~55\ = CARRY((!\uart_module|u_RX|wh_arr_counter[8]~53\) # (!\uart_module|u_RX|wh_arr_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(9),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[8]~53\,
	combout => \uart_module|u_RX|wh_arr_counter[9]~54_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[9]~55\);

-- Location: FF_X25_Y14_N19
\uart_module|u_RX|wh_arr_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[9]~54_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(9));

-- Location: LCCOMB_X25_Y14_N20
\uart_module|u_RX|wh_arr_counter[10]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[10]~56_combout\ = (\uart_module|u_RX|wh_arr_counter\(10) & (\uart_module|u_RX|wh_arr_counter[9]~55\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(10) & (!\uart_module|u_RX|wh_arr_counter[9]~55\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[10]~57\ = CARRY((\uart_module|u_RX|wh_arr_counter\(10) & !\uart_module|u_RX|wh_arr_counter[9]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(10),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[9]~55\,
	combout => \uart_module|u_RX|wh_arr_counter[10]~56_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[10]~57\);

-- Location: FF_X25_Y14_N21
\uart_module|u_RX|wh_arr_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[10]~56_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(10));

-- Location: LCCOMB_X25_Y14_N22
\uart_module|u_RX|wh_arr_counter[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[11]~58_combout\ = (\uart_module|u_RX|wh_arr_counter\(11) & (!\uart_module|u_RX|wh_arr_counter[10]~57\)) # (!\uart_module|u_RX|wh_arr_counter\(11) & ((\uart_module|u_RX|wh_arr_counter[10]~57\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[11]~59\ = CARRY((!\uart_module|u_RX|wh_arr_counter[10]~57\) # (!\uart_module|u_RX|wh_arr_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(11),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[10]~57\,
	combout => \uart_module|u_RX|wh_arr_counter[11]~58_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[11]~59\);

-- Location: FF_X25_Y14_N23
\uart_module|u_RX|wh_arr_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[11]~58_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(11));

-- Location: LCCOMB_X25_Y14_N24
\uart_module|u_RX|wh_arr_counter[12]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[12]~60_combout\ = (\uart_module|u_RX|wh_arr_counter\(12) & (\uart_module|u_RX|wh_arr_counter[11]~59\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(12) & (!\uart_module|u_RX|wh_arr_counter[11]~59\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[12]~61\ = CARRY((\uart_module|u_RX|wh_arr_counter\(12) & !\uart_module|u_RX|wh_arr_counter[11]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(12),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[11]~59\,
	combout => \uart_module|u_RX|wh_arr_counter[12]~60_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[12]~61\);

-- Location: FF_X25_Y14_N25
\uart_module|u_RX|wh_arr_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[12]~60_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(12));

-- Location: LCCOMB_X25_Y14_N26
\uart_module|u_RX|wh_arr_counter[13]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[13]~62_combout\ = (\uart_module|u_RX|wh_arr_counter\(13) & (!\uart_module|u_RX|wh_arr_counter[12]~61\)) # (!\uart_module|u_RX|wh_arr_counter\(13) & ((\uart_module|u_RX|wh_arr_counter[12]~61\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[13]~63\ = CARRY((!\uart_module|u_RX|wh_arr_counter[12]~61\) # (!\uart_module|u_RX|wh_arr_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(13),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[12]~61\,
	combout => \uart_module|u_RX|wh_arr_counter[13]~62_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[13]~63\);

-- Location: FF_X25_Y14_N27
\uart_module|u_RX|wh_arr_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[13]~62_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(13));

-- Location: LCCOMB_X25_Y14_N28
\uart_module|u_RX|wh_arr_counter[14]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[14]~64_combout\ = (\uart_module|u_RX|wh_arr_counter\(14) & (\uart_module|u_RX|wh_arr_counter[13]~63\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(14) & (!\uart_module|u_RX|wh_arr_counter[13]~63\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[14]~65\ = CARRY((\uart_module|u_RX|wh_arr_counter\(14) & !\uart_module|u_RX|wh_arr_counter[13]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(14),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[13]~63\,
	combout => \uart_module|u_RX|wh_arr_counter[14]~64_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[14]~65\);

-- Location: FF_X25_Y14_N29
\uart_module|u_RX|wh_arr_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[14]~64_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(14));

-- Location: LCCOMB_X25_Y14_N30
\uart_module|u_RX|wh_arr_counter[15]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[15]~66_combout\ = (\uart_module|u_RX|wh_arr_counter\(15) & (!\uart_module|u_RX|wh_arr_counter[14]~65\)) # (!\uart_module|u_RX|wh_arr_counter\(15) & ((\uart_module|u_RX|wh_arr_counter[14]~65\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[15]~67\ = CARRY((!\uart_module|u_RX|wh_arr_counter[14]~65\) # (!\uart_module|u_RX|wh_arr_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(15),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[14]~65\,
	combout => \uart_module|u_RX|wh_arr_counter[15]~66_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[15]~67\);

-- Location: FF_X25_Y14_N31
\uart_module|u_RX|wh_arr_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[15]~66_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(15));

-- Location: LCCOMB_X25_Y13_N0
\uart_module|u_RX|wh_arr_counter[16]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[16]~68_combout\ = (\uart_module|u_RX|wh_arr_counter\(16) & (\uart_module|u_RX|wh_arr_counter[15]~67\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(16) & (!\uart_module|u_RX|wh_arr_counter[15]~67\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[16]~69\ = CARRY((\uart_module|u_RX|wh_arr_counter\(16) & !\uart_module|u_RX|wh_arr_counter[15]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(16),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[15]~67\,
	combout => \uart_module|u_RX|wh_arr_counter[16]~68_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[16]~69\);

-- Location: FF_X25_Y13_N1
\uart_module|u_RX|wh_arr_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[16]~68_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(16));

-- Location: LCCOMB_X25_Y13_N2
\uart_module|u_RX|wh_arr_counter[17]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[17]~70_combout\ = (\uart_module|u_RX|wh_arr_counter\(17) & (!\uart_module|u_RX|wh_arr_counter[16]~69\)) # (!\uart_module|u_RX|wh_arr_counter\(17) & ((\uart_module|u_RX|wh_arr_counter[16]~69\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[17]~71\ = CARRY((!\uart_module|u_RX|wh_arr_counter[16]~69\) # (!\uart_module|u_RX|wh_arr_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(17),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[16]~69\,
	combout => \uart_module|u_RX|wh_arr_counter[17]~70_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[17]~71\);

-- Location: FF_X25_Y13_N3
\uart_module|u_RX|wh_arr_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[17]~70_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(17));

-- Location: LCCOMB_X25_Y13_N4
\uart_module|u_RX|wh_arr_counter[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[18]~72_combout\ = (\uart_module|u_RX|wh_arr_counter\(18) & (\uart_module|u_RX|wh_arr_counter[17]~71\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(18) & (!\uart_module|u_RX|wh_arr_counter[17]~71\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[18]~73\ = CARRY((\uart_module|u_RX|wh_arr_counter\(18) & !\uart_module|u_RX|wh_arr_counter[17]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(18),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[17]~71\,
	combout => \uart_module|u_RX|wh_arr_counter[18]~72_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[18]~73\);

-- Location: FF_X25_Y13_N5
\uart_module|u_RX|wh_arr_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[18]~72_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(18));

-- Location: LCCOMB_X25_Y13_N6
\uart_module|u_RX|wh_arr_counter[19]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[19]~74_combout\ = (\uart_module|u_RX|wh_arr_counter\(19) & (!\uart_module|u_RX|wh_arr_counter[18]~73\)) # (!\uart_module|u_RX|wh_arr_counter\(19) & ((\uart_module|u_RX|wh_arr_counter[18]~73\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[19]~75\ = CARRY((!\uart_module|u_RX|wh_arr_counter[18]~73\) # (!\uart_module|u_RX|wh_arr_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(19),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[18]~73\,
	combout => \uart_module|u_RX|wh_arr_counter[19]~74_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[19]~75\);

-- Location: FF_X25_Y13_N7
\uart_module|u_RX|wh_arr_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[19]~74_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(19));

-- Location: LCCOMB_X25_Y13_N8
\uart_module|u_RX|wh_arr_counter[20]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[20]~76_combout\ = (\uart_module|u_RX|wh_arr_counter\(20) & (\uart_module|u_RX|wh_arr_counter[19]~75\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(20) & (!\uart_module|u_RX|wh_arr_counter[19]~75\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[20]~77\ = CARRY((\uart_module|u_RX|wh_arr_counter\(20) & !\uart_module|u_RX|wh_arr_counter[19]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(20),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[19]~75\,
	combout => \uart_module|u_RX|wh_arr_counter[20]~76_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[20]~77\);

-- Location: FF_X25_Y13_N9
\uart_module|u_RX|wh_arr_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[20]~76_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(20));

-- Location: LCCOMB_X25_Y13_N10
\uart_module|u_RX|wh_arr_counter[21]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[21]~78_combout\ = (\uart_module|u_RX|wh_arr_counter\(21) & (!\uart_module|u_RX|wh_arr_counter[20]~77\)) # (!\uart_module|u_RX|wh_arr_counter\(21) & ((\uart_module|u_RX|wh_arr_counter[20]~77\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[21]~79\ = CARRY((!\uart_module|u_RX|wh_arr_counter[20]~77\) # (!\uart_module|u_RX|wh_arr_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(21),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[20]~77\,
	combout => \uart_module|u_RX|wh_arr_counter[21]~78_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[21]~79\);

-- Location: FF_X25_Y13_N11
\uart_module|u_RX|wh_arr_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[21]~78_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(21));

-- Location: LCCOMB_X25_Y13_N12
\uart_module|u_RX|wh_arr_counter[22]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[22]~80_combout\ = (\uart_module|u_RX|wh_arr_counter\(22) & (\uart_module|u_RX|wh_arr_counter[21]~79\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(22) & (!\uart_module|u_RX|wh_arr_counter[21]~79\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[22]~81\ = CARRY((\uart_module|u_RX|wh_arr_counter\(22) & !\uart_module|u_RX|wh_arr_counter[21]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(22),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[21]~79\,
	combout => \uart_module|u_RX|wh_arr_counter[22]~80_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[22]~81\);

-- Location: FF_X25_Y13_N13
\uart_module|u_RX|wh_arr_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[22]~80_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(22));

-- Location: LCCOMB_X25_Y13_N14
\uart_module|u_RX|wh_arr_counter[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[23]~82_combout\ = (\uart_module|u_RX|wh_arr_counter\(23) & (!\uart_module|u_RX|wh_arr_counter[22]~81\)) # (!\uart_module|u_RX|wh_arr_counter\(23) & ((\uart_module|u_RX|wh_arr_counter[22]~81\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[23]~83\ = CARRY((!\uart_module|u_RX|wh_arr_counter[22]~81\) # (!\uart_module|u_RX|wh_arr_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(23),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[22]~81\,
	combout => \uart_module|u_RX|wh_arr_counter[23]~82_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[23]~83\);

-- Location: FF_X25_Y13_N15
\uart_module|u_RX|wh_arr_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[23]~82_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(23));

-- Location: LCCOMB_X25_Y13_N16
\uart_module|u_RX|wh_arr_counter[24]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[24]~84_combout\ = (\uart_module|u_RX|wh_arr_counter\(24) & (\uart_module|u_RX|wh_arr_counter[23]~83\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(24) & (!\uart_module|u_RX|wh_arr_counter[23]~83\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[24]~85\ = CARRY((\uart_module|u_RX|wh_arr_counter\(24) & !\uart_module|u_RX|wh_arr_counter[23]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(24),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[23]~83\,
	combout => \uart_module|u_RX|wh_arr_counter[24]~84_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[24]~85\);

-- Location: FF_X25_Y13_N17
\uart_module|u_RX|wh_arr_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[24]~84_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(24));

-- Location: LCCOMB_X25_Y13_N18
\uart_module|u_RX|wh_arr_counter[25]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[25]~86_combout\ = (\uart_module|u_RX|wh_arr_counter\(25) & (!\uart_module|u_RX|wh_arr_counter[24]~85\)) # (!\uart_module|u_RX|wh_arr_counter\(25) & ((\uart_module|u_RX|wh_arr_counter[24]~85\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[25]~87\ = CARRY((!\uart_module|u_RX|wh_arr_counter[24]~85\) # (!\uart_module|u_RX|wh_arr_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(25),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[24]~85\,
	combout => \uart_module|u_RX|wh_arr_counter[25]~86_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[25]~87\);

-- Location: FF_X25_Y13_N19
\uart_module|u_RX|wh_arr_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[25]~86_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(25));

-- Location: LCCOMB_X25_Y13_N20
\uart_module|u_RX|wh_arr_counter[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[26]~88_combout\ = (\uart_module|u_RX|wh_arr_counter\(26) & (\uart_module|u_RX|wh_arr_counter[25]~87\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(26) & (!\uart_module|u_RX|wh_arr_counter[25]~87\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[26]~89\ = CARRY((\uart_module|u_RX|wh_arr_counter\(26) & !\uart_module|u_RX|wh_arr_counter[25]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(26),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[25]~87\,
	combout => \uart_module|u_RX|wh_arr_counter[26]~88_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[26]~89\);

-- Location: FF_X25_Y13_N21
\uart_module|u_RX|wh_arr_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[26]~88_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(26));

-- Location: LCCOMB_X25_Y13_N22
\uart_module|u_RX|wh_arr_counter[27]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[27]~90_combout\ = (\uart_module|u_RX|wh_arr_counter\(27) & (!\uart_module|u_RX|wh_arr_counter[26]~89\)) # (!\uart_module|u_RX|wh_arr_counter\(27) & ((\uart_module|u_RX|wh_arr_counter[26]~89\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[27]~91\ = CARRY((!\uart_module|u_RX|wh_arr_counter[26]~89\) # (!\uart_module|u_RX|wh_arr_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(27),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[26]~89\,
	combout => \uart_module|u_RX|wh_arr_counter[27]~90_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[27]~91\);

-- Location: FF_X25_Y13_N23
\uart_module|u_RX|wh_arr_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[27]~90_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(27));

-- Location: LCCOMB_X24_Y13_N6
\uart_module|u_RX|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~7_combout\ = (\uart_module|u_RX|wh_arr_counter\(25)) # ((\uart_module|u_RX|wh_arr_counter\(27)) # ((\uart_module|u_RX|wh_arr_counter\(26)) # (\uart_module|u_RX|wh_arr_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(25),
	datab => \uart_module|u_RX|wh_arr_counter\(27),
	datac => \uart_module|u_RX|wh_arr_counter\(26),
	datad => \uart_module|u_RX|wh_arr_counter\(24),
	combout => \uart_module|u_RX|Equal1~7_combout\);

-- Location: LCCOMB_X24_Y13_N28
\uart_module|u_RX|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~6_combout\ = (\uart_module|u_RX|wh_arr_counter\(22)) # ((\uart_module|u_RX|wh_arr_counter\(23)) # ((\uart_module|u_RX|wh_arr_counter\(20)) # (\uart_module|u_RX|wh_arr_counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(22),
	datab => \uart_module|u_RX|wh_arr_counter\(23),
	datac => \uart_module|u_RX|wh_arr_counter\(20),
	datad => \uart_module|u_RX|wh_arr_counter\(21),
	combout => \uart_module|u_RX|Equal1~6_combout\);

-- Location: LCCOMB_X25_Y13_N24
\uart_module|u_RX|wh_arr_counter[28]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[28]~92_combout\ = (\uart_module|u_RX|wh_arr_counter\(28) & (\uart_module|u_RX|wh_arr_counter[27]~91\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(28) & (!\uart_module|u_RX|wh_arr_counter[27]~91\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[28]~93\ = CARRY((\uart_module|u_RX|wh_arr_counter\(28) & !\uart_module|u_RX|wh_arr_counter[27]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(28),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[27]~91\,
	combout => \uart_module|u_RX|wh_arr_counter[28]~92_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[28]~93\);

-- Location: FF_X25_Y13_N25
\uart_module|u_RX|wh_arr_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[28]~92_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(28));

-- Location: LCCOMB_X25_Y13_N26
\uart_module|u_RX|wh_arr_counter[29]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[29]~94_combout\ = (\uart_module|u_RX|wh_arr_counter\(29) & (!\uart_module|u_RX|wh_arr_counter[28]~93\)) # (!\uart_module|u_RX|wh_arr_counter\(29) & ((\uart_module|u_RX|wh_arr_counter[28]~93\) # (GND)))
-- \uart_module|u_RX|wh_arr_counter[29]~95\ = CARRY((!\uart_module|u_RX|wh_arr_counter[28]~93\) # (!\uart_module|u_RX|wh_arr_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(29),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[28]~93\,
	combout => \uart_module|u_RX|wh_arr_counter[29]~94_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[29]~95\);

-- Location: FF_X25_Y13_N27
\uart_module|u_RX|wh_arr_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[29]~94_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(29));

-- Location: LCCOMB_X25_Y13_N28
\uart_module|u_RX|wh_arr_counter[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[30]~96_combout\ = (\uart_module|u_RX|wh_arr_counter\(30) & (\uart_module|u_RX|wh_arr_counter[29]~95\ $ (GND))) # (!\uart_module|u_RX|wh_arr_counter\(30) & (!\uart_module|u_RX|wh_arr_counter[29]~95\ & VCC))
-- \uart_module|u_RX|wh_arr_counter[30]~97\ = CARRY((\uart_module|u_RX|wh_arr_counter\(30) & !\uart_module|u_RX|wh_arr_counter[29]~95\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|wh_arr_counter\(30),
	datad => VCC,
	cin => \uart_module|u_RX|wh_arr_counter[29]~95\,
	combout => \uart_module|u_RX|wh_arr_counter[30]~96_combout\,
	cout => \uart_module|u_RX|wh_arr_counter[30]~97\);

-- Location: FF_X25_Y13_N29
\uart_module|u_RX|wh_arr_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[30]~96_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(30));

-- Location: LCCOMB_X25_Y13_N30
\uart_module|u_RX|wh_arr_counter[31]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[31]~98_combout\ = \uart_module|u_RX|wh_arr_counter\(31) $ (\uart_module|u_RX|wh_arr_counter[30]~97\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(31),
	cin => \uart_module|u_RX|wh_arr_counter[30]~97\,
	combout => \uart_module|u_RX|wh_arr_counter[31]~98_combout\);

-- Location: FF_X25_Y13_N31
\uart_module|u_RX|wh_arr_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[31]~98_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(31));

-- Location: LCCOMB_X24_Y13_N4
\uart_module|u_RX|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~8_combout\ = (\uart_module|u_RX|wh_arr_counter\(29)) # ((\uart_module|u_RX|wh_arr_counter\(30)) # ((\uart_module|u_RX|wh_arr_counter\(31)) # (\uart_module|u_RX|wh_arr_counter\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(29),
	datab => \uart_module|u_RX|wh_arr_counter\(30),
	datac => \uart_module|u_RX|wh_arr_counter\(31),
	datad => \uart_module|u_RX|wh_arr_counter\(28),
	combout => \uart_module|u_RX|Equal1~8_combout\);

-- Location: LCCOMB_X24_Y13_N18
\uart_module|u_RX|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~5_combout\ = (\uart_module|u_RX|wh_arr_counter\(18)) # ((\uart_module|u_RX|wh_arr_counter\(16)) # ((\uart_module|u_RX|wh_arr_counter\(17)) # (\uart_module|u_RX|wh_arr_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(18),
	datab => \uart_module|u_RX|wh_arr_counter\(16),
	datac => \uart_module|u_RX|wh_arr_counter\(17),
	datad => \uart_module|u_RX|wh_arr_counter\(19),
	combout => \uart_module|u_RX|Equal1~5_combout\);

-- Location: LCCOMB_X24_Y13_N10
\uart_module|u_RX|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~9_combout\ = (\uart_module|u_RX|Equal1~7_combout\) # ((\uart_module|u_RX|Equal1~6_combout\) # ((\uart_module|u_RX|Equal1~8_combout\) # (\uart_module|u_RX|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal1~7_combout\,
	datab => \uart_module|u_RX|Equal1~6_combout\,
	datac => \uart_module|u_RX|Equal1~8_combout\,
	datad => \uart_module|u_RX|Equal1~5_combout\,
	combout => \uart_module|u_RX|Equal1~9_combout\);

-- Location: LCCOMB_X26_Y14_N12
\uart_module|u_RX|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~2_combout\ = (\uart_module|u_RX|wh_arr_counter\(9)) # ((\uart_module|u_RX|wh_arr_counter\(10)) # ((\uart_module|u_RX|wh_arr_counter\(8)) # (\uart_module|u_RX|wh_arr_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(9),
	datab => \uart_module|u_RX|wh_arr_counter\(10),
	datac => \uart_module|u_RX|wh_arr_counter\(8),
	datad => \uart_module|u_RX|wh_arr_counter\(11),
	combout => \uart_module|u_RX|Equal1~2_combout\);

-- Location: LCCOMB_X26_Y14_N18
\uart_module|u_RX|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~1_combout\ = (\uart_module|u_RX|wh_arr_counter\(5)) # ((\uart_module|u_RX|wh_arr_counter\(6)) # ((\uart_module|u_RX|wh_arr_counter\(7)) # (\uart_module|u_RX|wh_arr_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(5),
	datab => \uart_module|u_RX|wh_arr_counter\(6),
	datac => \uart_module|u_RX|wh_arr_counter\(7),
	datad => \uart_module|u_RX|wh_arr_counter\(4),
	combout => \uart_module|u_RX|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y14_N22
\uart_module|u_RX|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~3_combout\ = (\uart_module|u_RX|wh_arr_counter\(15)) # ((\uart_module|u_RX|wh_arr_counter\(14)) # ((\uart_module|u_RX|wh_arr_counter\(13)) # (\uart_module|u_RX|wh_arr_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(15),
	datab => \uart_module|u_RX|wh_arr_counter\(14),
	datac => \uart_module|u_RX|wh_arr_counter\(13),
	datad => \uart_module|u_RX|wh_arr_counter\(12),
	combout => \uart_module|u_RX|Equal1~3_combout\);

-- Location: LCCOMB_X26_Y14_N28
\uart_module|u_RX|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~0_combout\ = ((\uart_module|u_RX|wh_arr_counter\(3)) # ((\uart_module|u_RX|wh_arr_counter\(2)) # (!\uart_module|u_RX|wh_arr_counter\(1)))) # (!\uart_module|u_RX|wh_arr_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(0),
	datab => \uart_module|u_RX|wh_arr_counter\(3),
	datac => \uart_module|u_RX|wh_arr_counter\(2),
	datad => \uart_module|u_RX|wh_arr_counter\(1),
	combout => \uart_module|u_RX|Equal1~0_combout\);

-- Location: LCCOMB_X26_Y14_N4
\uart_module|u_RX|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal1~4_combout\ = (\uart_module|u_RX|Equal1~2_combout\) # ((\uart_module|u_RX|Equal1~1_combout\) # ((\uart_module|u_RX|Equal1~3_combout\) # (\uart_module|u_RX|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal1~2_combout\,
	datab => \uart_module|u_RX|Equal1~1_combout\,
	datac => \uart_module|u_RX|Equal1~3_combout\,
	datad => \uart_module|u_RX|Equal1~0_combout\,
	combout => \uart_module|u_RX|Equal1~4_combout\);

-- Location: LCCOMB_X24_Y13_N0
\uart_module|u_RX|wh_arr_counter[31]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|wh_arr_counter[31]~38_combout\ = (\uart_module|u_RX|parser~15_combout\) # ((\uart_module|u_RX|parse.rgbparse~q\) # ((!\uart_module|u_RX|Equal1~9_combout\ & !\uart_module|u_RX|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal1~9_combout\,
	datab => \uart_module|u_RX|parser~15_combout\,
	datac => \uart_module|u_RX|parse.rgbparse~q\,
	datad => \uart_module|u_RX|Equal1~4_combout\,
	combout => \uart_module|u_RX|wh_arr_counter[31]~38_combout\);

-- Location: FF_X25_Y14_N1
\uart_module|u_RX|wh_arr_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|wh_arr_counter[0]~34_combout\,
	sclr => \uart_module|u_RX|wh_arr_counter[31]~38_combout\,
	ena => \uart_module|u_RX|wh_arr_counter[1]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|wh_arr_counter\(0));

-- Location: LCCOMB_X21_Y12_N12
\uart_module|u_RX|w_arr[0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|w_arr[0][0]~0_combout\ = (!\uart_module|u_RX|wh_arr_counter\(0) & (\uart_module|u_RX|parser:h_arr_en~0_combout\ & (!\uart_module|u_RX|wh_arr_counter\(1) & !\uart_module|u_RX|parse.widthparse~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(0),
	datab => \uart_module|u_RX|parser:h_arr_en~0_combout\,
	datac => \uart_module|u_RX|wh_arr_counter\(1),
	datad => \uart_module|u_RX|parse.widthparse~q\,
	combout => \uart_module|u_RX|w_arr[0][0]~0_combout\);

-- Location: FF_X17_Y12_N27
\uart_module|u_RX|w_arr[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[0][0]~q\);

-- Location: FF_X17_Y12_N31
\uart_module|u_RX|w_arr[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[0][3]~q\);

-- Location: FF_X17_Y12_N1
\uart_module|u_RX|w_arr[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[0][1]~q\);

-- Location: FF_X17_Y12_N29
\uart_module|u_RX|w_arr[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[0][2]~q\);

-- Location: LCCOMB_X17_Y12_N2
\uart_module|u_RX|Mult0|mult_core|romout[0][10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult0|mult_core|romout[0][10]~5_combout\ = (\uart_module|u_RX|w_arr[0][3]~q\ & ((\uart_module|u_RX|w_arr[0][2]~q\) # ((\uart_module|u_RX|w_arr[0][0]~q\ & \uart_module|u_RX|w_arr[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][0]~q\,
	datab => \uart_module|u_RX|w_arr[0][3]~q\,
	datac => \uart_module|u_RX|w_arr[0][1]~q\,
	datad => \uart_module|u_RX|w_arr[0][2]~q\,
	combout => \uart_module|u_RX|Mult0|mult_core|romout[0][10]~5_combout\);

-- Location: LCCOMB_X17_Y12_N26
\uart_module|u_RX|Mult0|mult_core|romout[0][9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult0|mult_core|romout[0][9]~0_combout\ = (\uart_module|u_RX|w_arr[0][3]~q\ & (!\uart_module|u_RX|w_arr[0][2]~q\ & ((!\uart_module|u_RX|w_arr[0][0]~q\) # (!\uart_module|u_RX|w_arr[0][1]~q\)))) # (!\uart_module|u_RX|w_arr[0][3]~q\ & 
-- (\uart_module|u_RX|w_arr[0][1]~q\ & ((\uart_module|u_RX|w_arr[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][1]~q\,
	datab => \uart_module|u_RX|w_arr[0][3]~q\,
	datac => \uart_module|u_RX|w_arr[0][0]~q\,
	datad => \uart_module|u_RX|w_arr[0][2]~q\,
	combout => \uart_module|u_RX|Mult0|mult_core|romout[0][9]~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\uart_module|u_RX|Mult0|mult_core|romout[0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult0|mult_core|romout[0][8]~1_combout\ = (\uart_module|u_RX|w_arr[0][1]~q\ & (\uart_module|u_RX|w_arr[0][3]~q\ $ (((\uart_module|u_RX|w_arr[0][0]~q\ & !\uart_module|u_RX|w_arr[0][2]~q\))))) # (!\uart_module|u_RX|w_arr[0][1]~q\ & 
-- ((\uart_module|u_RX|w_arr[0][3]~q\ & ((\uart_module|u_RX|w_arr[0][0]~q\) # (!\uart_module|u_RX|w_arr[0][2]~q\))) # (!\uart_module|u_RX|w_arr[0][3]~q\ & ((\uart_module|u_RX|w_arr[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][0]~q\,
	datab => \uart_module|u_RX|w_arr[0][1]~q\,
	datac => \uart_module|u_RX|w_arr[0][3]~q\,
	datad => \uart_module|u_RX|w_arr[0][2]~q\,
	combout => \uart_module|u_RX|Mult0|mult_core|romout[0][8]~1_combout\);

-- Location: LCCOMB_X21_Y12_N6
\uart_module|u_RX|w_arr[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|w_arr[1][0]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(1),
	combout => \uart_module|u_RX|w_arr[1][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N2
\uart_module|u_RX|w_arr[1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|w_arr[1][0]~1_combout\ = (\uart_module|u_RX|wh_arr_counter\(0) & (\uart_module|u_RX|parser:h_arr_en~0_combout\ & (!\uart_module|u_RX|wh_arr_counter\(1) & !\uart_module|u_RX|parse.widthparse~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(0),
	datab => \uart_module|u_RX|parser:h_arr_en~0_combout\,
	datac => \uart_module|u_RX|wh_arr_counter\(1),
	datad => \uart_module|u_RX|parse.widthparse~q\,
	combout => \uart_module|u_RX|w_arr[1][0]~1_combout\);

-- Location: FF_X21_Y12_N7
\uart_module|u_RX|w_arr[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|w_arr[1][0]~feeder_combout\,
	ena => \uart_module|u_RX|w_arr[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[1][0]~q\);

-- Location: FF_X21_Y12_N9
\uart_module|u_RX|w_arr[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[1][3]~q\);

-- Location: FF_X21_Y12_N15
\uart_module|u_RX|w_arr[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[1][2]~q\);

-- Location: LCCOMB_X21_Y12_N20
\uart_module|u_RX|w_arr[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|w_arr[1][1]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|w_arr[1][1]~feeder_combout\);

-- Location: FF_X21_Y12_N21
\uart_module|u_RX|w_arr[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|w_arr[1][1]~feeder_combout\,
	ena => \uart_module|u_RX|w_arr[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[1][1]~q\);

-- Location: LCCOMB_X21_Y12_N14
\uart_module|u_RX|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add5~0_combout\ = (\uart_module|u_RX|w_arr[1][3]~q\ & (\uart_module|u_RX|w_arr[1][2]~q\ & ((\uart_module|u_RX|w_arr[1][0]~q\) # (\uart_module|u_RX|w_arr[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[1][0]~q\,
	datab => \uart_module|u_RX|w_arr[1][3]~q\,
	datac => \uart_module|u_RX|w_arr[1][2]~q\,
	datad => \uart_module|u_RX|w_arr[1][1]~q\,
	combout => \uart_module|u_RX|Add5~0_combout\);

-- Location: LCCOMB_X17_Y12_N0
\uart_module|u_RX|Mult0|mult_core|romout[0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\ = \uart_module|u_RX|w_arr[0][2]~q\ $ (((\uart_module|u_RX|w_arr[0][0]~q\ & (\uart_module|u_RX|w_arr[0][3]~q\ & !\uart_module|u_RX|w_arr[0][1]~q\)) # (!\uart_module|u_RX|w_arr[0][0]~q\ & 
-- ((\uart_module|u_RX|w_arr[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][0]~q\,
	datab => \uart_module|u_RX|w_arr[0][3]~q\,
	datac => \uart_module|u_RX|w_arr[0][1]~q\,
	datad => \uart_module|u_RX|w_arr[0][2]~q\,
	combout => \uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\);

-- Location: LCCOMB_X21_Y12_N24
\uart_module|u_RX|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add5~1_combout\ = (\uart_module|u_RX|w_arr[1][3]~q\ & (((!\uart_module|u_RX|w_arr[1][0]~q\ & !\uart_module|u_RX|w_arr[1][1]~q\)) # (!\uart_module|u_RX|w_arr[1][2]~q\))) # (!\uart_module|u_RX|w_arr[1][3]~q\ & 
-- (\uart_module|u_RX|w_arr[1][0]~q\ & (\uart_module|u_RX|w_arr[1][2]~q\ & \uart_module|u_RX|w_arr[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[1][0]~q\,
	datab => \uart_module|u_RX|w_arr[1][3]~q\,
	datac => \uart_module|u_RX|w_arr[1][2]~q\,
	datad => \uart_module|u_RX|w_arr[1][1]~q\,
	combout => \uart_module|u_RX|Add5~1_combout\);

-- Location: LCCOMB_X17_Y12_N4
\uart_module|u_RX|Mult0|mult_core|romout[0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult0|mult_core|romout[0][6]~3_combout\ = \uart_module|u_RX|w_arr[0][1]~q\ $ (((\uart_module|u_RX|w_arr[0][0]~q\ & !\uart_module|u_RX|w_arr[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][1]~q\,
	datac => \uart_module|u_RX|w_arr[0][0]~q\,
	datad => \uart_module|u_RX|w_arr[0][3]~q\,
	combout => \uart_module|u_RX|Mult0|mult_core|romout[0][6]~3_combout\);

-- Location: LCCOMB_X21_Y12_N26
\uart_module|u_RX|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add5~2_combout\ = (\uart_module|u_RX|w_arr[1][3]~q\ & ((\uart_module|u_RX|w_arr[1][2]~q\ & (!\uart_module|u_RX|w_arr[1][0]~q\ & !\uart_module|u_RX|w_arr[1][1]~q\)) # (!\uart_module|u_RX|w_arr[1][2]~q\ & 
-- ((\uart_module|u_RX|w_arr[1][1]~q\))))) # (!\uart_module|u_RX|w_arr[1][3]~q\ & (\uart_module|u_RX|w_arr[1][2]~q\ & ((!\uart_module|u_RX|w_arr[1][1]~q\) # (!\uart_module|u_RX|w_arr[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[1][0]~q\,
	datab => \uart_module|u_RX|w_arr[1][3]~q\,
	datac => \uart_module|u_RX|w_arr[1][2]~q\,
	datad => \uart_module|u_RX|w_arr[1][1]~q\,
	combout => \uart_module|u_RX|Add5~2_combout\);

-- Location: LCCOMB_X17_Y12_N28
\uart_module|u_RX|Mult0|mult_core|romout[0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\ = \uart_module|u_RX|w_arr[0][0]~q\ $ (\uart_module|u_RX|w_arr[0][3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][0]~q\,
	datad => \uart_module|u_RX|w_arr[0][3]~q\,
	combout => \uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\);

-- Location: LCCOMB_X21_Y12_N4
\uart_module|u_RX|Add5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add5~3_combout\ = \uart_module|u_RX|w_arr[1][3]~q\ $ (\uart_module|u_RX|w_arr[1][1]~q\ $ (((\uart_module|u_RX|w_arr[1][0]~q\ & \uart_module|u_RX|w_arr[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[1][0]~q\,
	datab => \uart_module|u_RX|w_arr[1][3]~q\,
	datac => \uart_module|u_RX|w_arr[1][2]~q\,
	datad => \uart_module|u_RX|w_arr[1][1]~q\,
	combout => \uart_module|u_RX|Add5~3_combout\);

-- Location: LCCOMB_X21_Y12_N22
\uart_module|u_RX|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add5~4_combout\ = \uart_module|u_RX|w_arr[1][2]~q\ $ (\uart_module|u_RX|w_arr[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|w_arr[1][2]~q\,
	datad => \uart_module|u_RX|w_arr[1][0]~q\,
	combout => \uart_module|u_RX|Add5~4_combout\);

-- Location: LCCOMB_X17_Y12_N6
\uart_module|u_RX|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~0_combout\ = (\uart_module|u_RX|w_arr[0][0]~q\ & (\uart_module|u_RX|w_arr[1][1]~q\ $ (VCC))) # (!\uart_module|u_RX|w_arr[0][0]~q\ & (\uart_module|u_RX|w_arr[1][1]~q\ & VCC))
-- \uart_module|u_RX|Add6~1\ = CARRY((\uart_module|u_RX|w_arr[0][0]~q\ & \uart_module|u_RX|w_arr[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][0]~q\,
	datab => \uart_module|u_RX|w_arr[1][1]~q\,
	datad => VCC,
	combout => \uart_module|u_RX|Add6~0_combout\,
	cout => \uart_module|u_RX|Add6~1\);

-- Location: LCCOMB_X17_Y12_N8
\uart_module|u_RX|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~2_combout\ = (\uart_module|u_RX|w_arr[0][1]~q\ & ((\uart_module|u_RX|Add5~4_combout\ & (\uart_module|u_RX|Add6~1\ & VCC)) # (!\uart_module|u_RX|Add5~4_combout\ & (!\uart_module|u_RX|Add6~1\)))) # (!\uart_module|u_RX|w_arr[0][1]~q\ & 
-- ((\uart_module|u_RX|Add5~4_combout\ & (!\uart_module|u_RX|Add6~1\)) # (!\uart_module|u_RX|Add5~4_combout\ & ((\uart_module|u_RX|Add6~1\) # (GND)))))
-- \uart_module|u_RX|Add6~3\ = CARRY((\uart_module|u_RX|w_arr[0][1]~q\ & (!\uart_module|u_RX|Add5~4_combout\ & !\uart_module|u_RX|Add6~1\)) # (!\uart_module|u_RX|w_arr[0][1]~q\ & ((!\uart_module|u_RX|Add6~1\) # (!\uart_module|u_RX|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[0][1]~q\,
	datab => \uart_module|u_RX|Add5~4_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~1\,
	combout => \uart_module|u_RX|Add6~2_combout\,
	cout => \uart_module|u_RX|Add6~3\);

-- Location: LCCOMB_X17_Y12_N10
\uart_module|u_RX|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~4_combout\ = ((\uart_module|u_RX|Add5~3_combout\ $ (\uart_module|u_RX|w_arr[0][2]~q\ $ (!\uart_module|u_RX|Add6~3\)))) # (GND)
-- \uart_module|u_RX|Add6~5\ = CARRY((\uart_module|u_RX|Add5~3_combout\ & ((\uart_module|u_RX|w_arr[0][2]~q\) # (!\uart_module|u_RX|Add6~3\))) # (!\uart_module|u_RX|Add5~3_combout\ & (\uart_module|u_RX|w_arr[0][2]~q\ & !\uart_module|u_RX|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add5~3_combout\,
	datab => \uart_module|u_RX|w_arr[0][2]~q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~3\,
	combout => \uart_module|u_RX|Add6~4_combout\,
	cout => \uart_module|u_RX|Add6~5\);

-- Location: LCCOMB_X17_Y12_N12
\uart_module|u_RX|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~6_combout\ = (\uart_module|u_RX|Add5~2_combout\ & ((\uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\ & (\uart_module|u_RX|Add6~5\ & VCC)) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\ & 
-- (!\uart_module|u_RX|Add6~5\)))) # (!\uart_module|u_RX|Add5~2_combout\ & ((\uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\ & (!\uart_module|u_RX|Add6~5\)) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\ & 
-- ((\uart_module|u_RX|Add6~5\) # (GND)))))
-- \uart_module|u_RX|Add6~7\ = CARRY((\uart_module|u_RX|Add5~2_combout\ & (!\uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\ & !\uart_module|u_RX|Add6~5\)) # (!\uart_module|u_RX|Add5~2_combout\ & ((!\uart_module|u_RX|Add6~5\) # 
-- (!\uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add5~2_combout\,
	datab => \uart_module|u_RX|Mult0|mult_core|romout[0][5]~4_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~5\,
	combout => \uart_module|u_RX|Add6~6_combout\,
	cout => \uart_module|u_RX|Add6~7\);

-- Location: LCCOMB_X17_Y12_N14
\uart_module|u_RX|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~8_combout\ = ((\uart_module|u_RX|Add5~1_combout\ $ (\uart_module|u_RX|Mult0|mult_core|romout[0][6]~3_combout\ $ (!\uart_module|u_RX|Add6~7\)))) # (GND)
-- \uart_module|u_RX|Add6~9\ = CARRY((\uart_module|u_RX|Add5~1_combout\ & ((\uart_module|u_RX|Mult0|mult_core|romout[0][6]~3_combout\) # (!\uart_module|u_RX|Add6~7\))) # (!\uart_module|u_RX|Add5~1_combout\ & 
-- (\uart_module|u_RX|Mult0|mult_core|romout[0][6]~3_combout\ & !\uart_module|u_RX|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add5~1_combout\,
	datab => \uart_module|u_RX|Mult0|mult_core|romout[0][6]~3_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~7\,
	combout => \uart_module|u_RX|Add6~8_combout\,
	cout => \uart_module|u_RX|Add6~9\);

-- Location: LCCOMB_X17_Y12_N16
\uart_module|u_RX|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~10_combout\ = (\uart_module|u_RX|Add5~0_combout\ & ((\uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\ & (\uart_module|u_RX|Add6~9\ & VCC)) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\ & 
-- (!\uart_module|u_RX|Add6~9\)))) # (!\uart_module|u_RX|Add5~0_combout\ & ((\uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\ & (!\uart_module|u_RX|Add6~9\)) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\ & 
-- ((\uart_module|u_RX|Add6~9\) # (GND)))))
-- \uart_module|u_RX|Add6~11\ = CARRY((\uart_module|u_RX|Add5~0_combout\ & (!\uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\ & !\uart_module|u_RX|Add6~9\)) # (!\uart_module|u_RX|Add5~0_combout\ & ((!\uart_module|u_RX|Add6~9\) # 
-- (!\uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add5~0_combout\,
	datab => \uart_module|u_RX|Mult0|mult_core|romout[0][7]~2_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~9\,
	combout => \uart_module|u_RX|Add6~10_combout\,
	cout => \uart_module|u_RX|Add6~11\);

-- Location: LCCOMB_X17_Y12_N18
\uart_module|u_RX|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~12_combout\ = (\uart_module|u_RX|Mult0|mult_core|romout[0][8]~1_combout\ & (\uart_module|u_RX|Add6~11\ $ (GND))) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][8]~1_combout\ & (!\uart_module|u_RX|Add6~11\ & VCC))
-- \uart_module|u_RX|Add6~13\ = CARRY((\uart_module|u_RX|Mult0|mult_core|romout[0][8]~1_combout\ & !\uart_module|u_RX|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult0|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~11\,
	combout => \uart_module|u_RX|Add6~12_combout\,
	cout => \uart_module|u_RX|Add6~13\);

-- Location: LCCOMB_X17_Y12_N20
\uart_module|u_RX|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~14_combout\ = (\uart_module|u_RX|Mult0|mult_core|romout[0][9]~0_combout\ & (!\uart_module|u_RX|Add6~13\)) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][9]~0_combout\ & ((\uart_module|u_RX|Add6~13\) # (GND)))
-- \uart_module|u_RX|Add6~15\ = CARRY((!\uart_module|u_RX|Add6~13\) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mult0|mult_core|romout[0][9]~0_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~13\,
	combout => \uart_module|u_RX|Add6~14_combout\,
	cout => \uart_module|u_RX|Add6~15\);

-- Location: LCCOMB_X17_Y12_N22
\uart_module|u_RX|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~16_combout\ = (\uart_module|u_RX|Mult0|mult_core|romout[0][10]~5_combout\ & (\uart_module|u_RX|Add6~15\ $ (GND))) # (!\uart_module|u_RX|Mult0|mult_core|romout[0][10]~5_combout\ & (!\uart_module|u_RX|Add6~15\ & VCC))
-- \uart_module|u_RX|Add6~17\ = CARRY((\uart_module|u_RX|Mult0|mult_core|romout[0][10]~5_combout\ & !\uart_module|u_RX|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mult0|mult_core|romout[0][10]~5_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add6~15\,
	combout => \uart_module|u_RX|Add6~16_combout\,
	cout => \uart_module|u_RX|Add6~17\);

-- Location: LCCOMB_X17_Y12_N24
\uart_module|u_RX|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add6~18_combout\ = \uart_module|u_RX|Add6~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Add6~17\,
	combout => \uart_module|u_RX|Add6~18_combout\);

-- Location: LCCOMB_X21_Y12_N0
\uart_module|u_RX|w_arr[2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|w_arr[2][0]~2_combout\ = (!\uart_module|u_RX|wh_arr_counter\(0) & (\uart_module|u_RX|wh_arr_counter\(1) & (\uart_module|u_RX|parser:h_arr_en~0_combout\ & !\uart_module|u_RX|parse.widthparse~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|wh_arr_counter\(0),
	datab => \uart_module|u_RX|wh_arr_counter\(1),
	datac => \uart_module|u_RX|parser:h_arr_en~0_combout\,
	datad => \uart_module|u_RX|parse.widthparse~q\,
	combout => \uart_module|u_RX|w_arr[2][0]~2_combout\);

-- Location: FF_X16_Y12_N15
\uart_module|u_RX|w_arr[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[2][3]~q\);

-- Location: FF_X16_Y12_N19
\uart_module|u_RX|w_arr[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[2][2]~q\);

-- Location: FF_X16_Y12_N27
\uart_module|u_RX|w_arr[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \uart_module|u_RX|w_arr[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[2][1]~q\);

-- Location: LCCOMB_X16_Y12_N8
\uart_module|u_RX|img_width[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[1]~13_combout\ = (\uart_module|u_RX|w_arr[2][1]~q\ & (\uart_module|u_RX|w_arr[1][0]~q\ $ (VCC))) # (!\uart_module|u_RX|w_arr[2][1]~q\ & (\uart_module|u_RX|w_arr[1][0]~q\ & VCC))
-- \uart_module|u_RX|img_width[1]~14\ = CARRY((\uart_module|u_RX|w_arr[2][1]~q\ & \uart_module|u_RX|w_arr[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[2][1]~q\,
	datab => \uart_module|u_RX|w_arr[1][0]~q\,
	datad => VCC,
	combout => \uart_module|u_RX|img_width[1]~13_combout\,
	cout => \uart_module|u_RX|img_width[1]~14\);

-- Location: LCCOMB_X16_Y12_N10
\uart_module|u_RX|img_width[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[2]~15_combout\ = (\uart_module|u_RX|Add6~0_combout\ & ((\uart_module|u_RX|w_arr[2][2]~q\ & (\uart_module|u_RX|img_width[1]~14\ & VCC)) # (!\uart_module|u_RX|w_arr[2][2]~q\ & (!\uart_module|u_RX|img_width[1]~14\)))) # 
-- (!\uart_module|u_RX|Add6~0_combout\ & ((\uart_module|u_RX|w_arr[2][2]~q\ & (!\uart_module|u_RX|img_width[1]~14\)) # (!\uart_module|u_RX|w_arr[2][2]~q\ & ((\uart_module|u_RX|img_width[1]~14\) # (GND)))))
-- \uart_module|u_RX|img_width[2]~16\ = CARRY((\uart_module|u_RX|Add6~0_combout\ & (!\uart_module|u_RX|w_arr[2][2]~q\ & !\uart_module|u_RX|img_width[1]~14\)) # (!\uart_module|u_RX|Add6~0_combout\ & ((!\uart_module|u_RX|img_width[1]~14\) # 
-- (!\uart_module|u_RX|w_arr[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add6~0_combout\,
	datab => \uart_module|u_RX|w_arr[2][2]~q\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[1]~14\,
	combout => \uart_module|u_RX|img_width[2]~15_combout\,
	cout => \uart_module|u_RX|img_width[2]~16\);

-- Location: LCCOMB_X16_Y12_N12
\uart_module|u_RX|img_width[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[3]~17_combout\ = ((\uart_module|u_RX|w_arr[2][3]~q\ $ (\uart_module|u_RX|Add6~2_combout\ $ (!\uart_module|u_RX|img_width[2]~16\)))) # (GND)
-- \uart_module|u_RX|img_width[3]~18\ = CARRY((\uart_module|u_RX|w_arr[2][3]~q\ & ((\uart_module|u_RX|Add6~2_combout\) # (!\uart_module|u_RX|img_width[2]~16\))) # (!\uart_module|u_RX|w_arr[2][3]~q\ & (\uart_module|u_RX|Add6~2_combout\ & 
-- !\uart_module|u_RX|img_width[2]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|w_arr[2][3]~q\,
	datab => \uart_module|u_RX|Add6~2_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[2]~16\,
	combout => \uart_module|u_RX|img_width[3]~17_combout\,
	cout => \uart_module|u_RX|img_width[3]~18\);

-- Location: LCCOMB_X16_Y12_N14
\uart_module|u_RX|img_width[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[4]~19_combout\ = (\uart_module|u_RX|Add6~4_combout\ & (!\uart_module|u_RX|img_width[3]~18\)) # (!\uart_module|u_RX|Add6~4_combout\ & ((\uart_module|u_RX|img_width[3]~18\) # (GND)))
-- \uart_module|u_RX|img_width[4]~20\ = CARRY((!\uart_module|u_RX|img_width[3]~18\) # (!\uart_module|u_RX|Add6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add6~4_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[3]~18\,
	combout => \uart_module|u_RX|img_width[4]~19_combout\,
	cout => \uart_module|u_RX|img_width[4]~20\);

-- Location: LCCOMB_X16_Y12_N16
\uart_module|u_RX|img_width[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[5]~21_combout\ = (\uart_module|u_RX|Add6~6_combout\ & (\uart_module|u_RX|img_width[4]~20\ $ (GND))) # (!\uart_module|u_RX|Add6~6_combout\ & (!\uart_module|u_RX|img_width[4]~20\ & VCC))
-- \uart_module|u_RX|img_width[5]~22\ = CARRY((\uart_module|u_RX|Add6~6_combout\ & !\uart_module|u_RX|img_width[4]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add6~6_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[4]~20\,
	combout => \uart_module|u_RX|img_width[5]~21_combout\,
	cout => \uart_module|u_RX|img_width[5]~22\);

-- Location: LCCOMB_X16_Y12_N18
\uart_module|u_RX|img_width[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[6]~23_combout\ = (\uart_module|u_RX|Add6~8_combout\ & (!\uart_module|u_RX|img_width[5]~22\)) # (!\uart_module|u_RX|Add6~8_combout\ & ((\uart_module|u_RX|img_width[5]~22\) # (GND)))
-- \uart_module|u_RX|img_width[6]~24\ = CARRY((!\uart_module|u_RX|img_width[5]~22\) # (!\uart_module|u_RX|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add6~8_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[5]~22\,
	combout => \uart_module|u_RX|img_width[6]~23_combout\,
	cout => \uart_module|u_RX|img_width[6]~24\);

-- Location: LCCOMB_X16_Y12_N20
\uart_module|u_RX|img_width[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[7]~25_combout\ = (\uart_module|u_RX|Add6~10_combout\ & (\uart_module|u_RX|img_width[6]~24\ $ (GND))) # (!\uart_module|u_RX|Add6~10_combout\ & (!\uart_module|u_RX|img_width[6]~24\ & VCC))
-- \uart_module|u_RX|img_width[7]~26\ = CARRY((\uart_module|u_RX|Add6~10_combout\ & !\uart_module|u_RX|img_width[6]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add6~10_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[6]~24\,
	combout => \uart_module|u_RX|img_width[7]~25_combout\,
	cout => \uart_module|u_RX|img_width[7]~26\);

-- Location: LCCOMB_X16_Y12_N22
\uart_module|u_RX|img_width[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[8]~27_combout\ = (\uart_module|u_RX|Add6~12_combout\ & (!\uart_module|u_RX|img_width[7]~26\)) # (!\uart_module|u_RX|Add6~12_combout\ & ((\uart_module|u_RX|img_width[7]~26\) # (GND)))
-- \uart_module|u_RX|img_width[8]~28\ = CARRY((!\uart_module|u_RX|img_width[7]~26\) # (!\uart_module|u_RX|Add6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add6~12_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[7]~26\,
	combout => \uart_module|u_RX|img_width[8]~27_combout\,
	cout => \uart_module|u_RX|img_width[8]~28\);

-- Location: LCCOMB_X16_Y12_N24
\uart_module|u_RX|img_width[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[9]~29_combout\ = (\uart_module|u_RX|Add6~14_combout\ & (\uart_module|u_RX|img_width[8]~28\ $ (GND))) # (!\uart_module|u_RX|Add6~14_combout\ & (!\uart_module|u_RX|img_width[8]~28\ & VCC))
-- \uart_module|u_RX|img_width[9]~30\ = CARRY((\uart_module|u_RX|Add6~14_combout\ & !\uart_module|u_RX|img_width[8]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add6~14_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[8]~28\,
	combout => \uart_module|u_RX|img_width[9]~29_combout\,
	cout => \uart_module|u_RX|img_width[9]~30\);

-- Location: LCCOMB_X16_Y12_N26
\uart_module|u_RX|img_width[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[10]~31_combout\ = (\uart_module|u_RX|Add6~16_combout\ & (!\uart_module|u_RX|img_width[9]~30\)) # (!\uart_module|u_RX|Add6~16_combout\ & ((\uart_module|u_RX|img_width[9]~30\) # (GND)))
-- \uart_module|u_RX|img_width[10]~32\ = CARRY((!\uart_module|u_RX|img_width[9]~30\) # (!\uart_module|u_RX|Add6~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add6~16_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[9]~30\,
	combout => \uart_module|u_RX|img_width[10]~31_combout\,
	cout => \uart_module|u_RX|img_width[10]~32\);

-- Location: LCCOMB_X16_Y12_N28
\uart_module|u_RX|img_width[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[11]~33_combout\ = (\uart_module|u_RX|Add6~18_combout\ & (\uart_module|u_RX|img_width[10]~32\ $ (GND))) # (!\uart_module|u_RX|Add6~18_combout\ & (!\uart_module|u_RX|img_width[10]~32\ & VCC))
-- \uart_module|u_RX|img_width[11]~34\ = CARRY((\uart_module|u_RX|Add6~18_combout\ & !\uart_module|u_RX|img_width[10]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add6~18_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_width[10]~32\,
	combout => \uart_module|u_RX|img_width[11]~33_combout\,
	cout => \uart_module|u_RX|img_width[11]~34\);

-- Location: LCCOMB_X16_Y12_N30
\uart_module|u_RX|img_width[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[12]~35_combout\ = \uart_module|u_RX|img_width[11]~34\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|img_width[11]~34\,
	combout => \uart_module|u_RX|img_width[12]~35_combout\);

-- Location: LCCOMB_X14_Y12_N4
\uart_module|u_RX|img_width[12]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_width[12]~_Duplicate_1feeder_combout\ = \uart_module|u_RX|img_width[12]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|img_width[12]~35_combout\,
	combout => \uart_module|u_RX|img_width[12]~_Duplicate_1feeder_combout\);

-- Location: FF_X14_Y12_N5
\uart_module|u_RX|img_width[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_width[12]~_Duplicate_1feeder_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[12]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N31
\uart_module|u_RX|img_width[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[11]~33_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[11]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N19
\uart_module|u_RX|img_width[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[10]~31_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[10]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N29
\uart_module|u_RX|img_width[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[9]~29_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[9]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N17
\uart_module|u_RX|img_width[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[8]~27_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[8]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N15
\uart_module|u_RX|img_width[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[7]~25_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[7]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N13
\uart_module|u_RX|img_width[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[6]~23_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[6]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N11
\uart_module|u_RX|img_width[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[5]~21_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[5]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N9
\uart_module|u_RX|img_width[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[4]~19_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[4]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N7
\uart_module|u_RX|img_width[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[3]~17_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[3]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N5
\uart_module|u_RX|img_width[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[2]~15_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[2]~_Duplicate_1_q\);

-- Location: FF_X14_Y10_N3
\uart_module|u_RX|img_width[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_width[1]~13_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X19_Y12_N24
\uart_module|u_RX|w_arr[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|w_arr[2][0]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(1),
	combout => \uart_module|u_RX|w_arr[2][0]~feeder_combout\);

-- Location: FF_X19_Y12_N25
\uart_module|u_RX|w_arr[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|w_arr[2][0]~feeder_combout\,
	ena => \uart_module|u_RX|w_arr[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|w_arr[2][0]~q\);

-- Location: FF_X14_Y10_N1
\uart_module|u_RX|img_width[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|w_arr[2][0]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_width[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X14_Y10_N0
\uart_module|u_RX|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~0_combout\ = \uart_module|u_RX|img_width[0]~_Duplicate_1_q\ $ (VCC)
-- \uart_module|u_RX|Add12~1\ = CARRY(\uart_module|u_RX|img_width[0]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \uart_module|u_RX|Add12~0_combout\,
	cout => \uart_module|u_RX|Add12~1\);

-- Location: LCCOMB_X14_Y10_N2
\uart_module|u_RX|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~2_combout\ = (\uart_module|u_RX|img_width[1]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~1\ & VCC)) # (!\uart_module|u_RX|img_width[1]~_Duplicate_1_q\ & (!\uart_module|u_RX|Add12~1\))
-- \uart_module|u_RX|Add12~3\ = CARRY((!\uart_module|u_RX|img_width[1]~_Duplicate_1_q\ & !\uart_module|u_RX|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~1\,
	combout => \uart_module|u_RX|Add12~2_combout\,
	cout => \uart_module|u_RX|Add12~3\);

-- Location: LCCOMB_X14_Y10_N4
\uart_module|u_RX|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~4_combout\ = (\uart_module|u_RX|img_width[2]~_Duplicate_1_q\ & ((GND) # (!\uart_module|u_RX|Add12~3\))) # (!\uart_module|u_RX|img_width[2]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~3\ $ (GND)))
-- \uart_module|u_RX|Add12~5\ = CARRY((\uart_module|u_RX|img_width[2]~_Duplicate_1_q\) # (!\uart_module|u_RX|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~3\,
	combout => \uart_module|u_RX|Add12~4_combout\,
	cout => \uart_module|u_RX|Add12~5\);

-- Location: LCCOMB_X14_Y10_N6
\uart_module|u_RX|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~6_combout\ = (\uart_module|u_RX|img_width[3]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~5\ & VCC)) # (!\uart_module|u_RX|img_width[3]~_Duplicate_1_q\ & (!\uart_module|u_RX|Add12~5\))
-- \uart_module|u_RX|Add12~7\ = CARRY((!\uart_module|u_RX|img_width[3]~_Duplicate_1_q\ & !\uart_module|u_RX|Add12~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_width[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~5\,
	combout => \uart_module|u_RX|Add12~6_combout\,
	cout => \uart_module|u_RX|Add12~7\);

-- Location: LCCOMB_X14_Y10_N8
\uart_module|u_RX|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~8_combout\ = (\uart_module|u_RX|img_width[4]~_Duplicate_1_q\ & ((GND) # (!\uart_module|u_RX|Add12~7\))) # (!\uart_module|u_RX|img_width[4]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~7\ $ (GND)))
-- \uart_module|u_RX|Add12~9\ = CARRY((\uart_module|u_RX|img_width[4]~_Duplicate_1_q\) # (!\uart_module|u_RX|Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~7\,
	combout => \uart_module|u_RX|Add12~8_combout\,
	cout => \uart_module|u_RX|Add12~9\);

-- Location: LCCOMB_X14_Y10_N10
\uart_module|u_RX|Add12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~10_combout\ = (\uart_module|u_RX|img_width[5]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~9\ & VCC)) # (!\uart_module|u_RX|img_width[5]~_Duplicate_1_q\ & (!\uart_module|u_RX|Add12~9\))
-- \uart_module|u_RX|Add12~11\ = CARRY((!\uart_module|u_RX|img_width[5]~_Duplicate_1_q\ & !\uart_module|u_RX|Add12~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_width[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~9\,
	combout => \uart_module|u_RX|Add12~10_combout\,
	cout => \uart_module|u_RX|Add12~11\);

-- Location: LCCOMB_X14_Y10_N12
\uart_module|u_RX|Add12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~12_combout\ = (\uart_module|u_RX|img_width[6]~_Duplicate_1_q\ & ((GND) # (!\uart_module|u_RX|Add12~11\))) # (!\uart_module|u_RX|img_width[6]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~11\ $ (GND)))
-- \uart_module|u_RX|Add12~13\ = CARRY((\uart_module|u_RX|img_width[6]~_Duplicate_1_q\) # (!\uart_module|u_RX|Add12~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_width[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~11\,
	combout => \uart_module|u_RX|Add12~12_combout\,
	cout => \uart_module|u_RX|Add12~13\);

-- Location: LCCOMB_X14_Y10_N14
\uart_module|u_RX|Add12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~14_combout\ = (\uart_module|u_RX|img_width[7]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~13\ & VCC)) # (!\uart_module|u_RX|img_width[7]~_Duplicate_1_q\ & (!\uart_module|u_RX|Add12~13\))
-- \uart_module|u_RX|Add12~15\ = CARRY((!\uart_module|u_RX|img_width[7]~_Duplicate_1_q\ & !\uart_module|u_RX|Add12~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~13\,
	combout => \uart_module|u_RX|Add12~14_combout\,
	cout => \uart_module|u_RX|Add12~15\);

-- Location: LCCOMB_X14_Y10_N16
\uart_module|u_RX|Add12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~16_combout\ = (\uart_module|u_RX|img_width[8]~_Duplicate_1_q\ & ((GND) # (!\uart_module|u_RX|Add12~15\))) # (!\uart_module|u_RX|img_width[8]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~15\ $ (GND)))
-- \uart_module|u_RX|Add12~17\ = CARRY((\uart_module|u_RX|img_width[8]~_Duplicate_1_q\) # (!\uart_module|u_RX|Add12~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~15\,
	combout => \uart_module|u_RX|Add12~16_combout\,
	cout => \uart_module|u_RX|Add12~17\);

-- Location: LCCOMB_X14_Y10_N18
\uart_module|u_RX|Add12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~18_combout\ = (\uart_module|u_RX|img_width[9]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~17\ & VCC)) # (!\uart_module|u_RX|img_width[9]~_Duplicate_1_q\ & (!\uart_module|u_RX|Add12~17\))
-- \uart_module|u_RX|Add12~19\ = CARRY((!\uart_module|u_RX|img_width[9]~_Duplicate_1_q\ & !\uart_module|u_RX|Add12~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~17\,
	combout => \uart_module|u_RX|Add12~18_combout\,
	cout => \uart_module|u_RX|Add12~19\);

-- Location: LCCOMB_X14_Y10_N20
\uart_module|u_RX|Add12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~20_combout\ = (\uart_module|u_RX|img_width[10]~_Duplicate_1_q\ & ((GND) # (!\uart_module|u_RX|Add12~19\))) # (!\uart_module|u_RX|img_width[10]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~19\ $ (GND)))
-- \uart_module|u_RX|Add12~21\ = CARRY((\uart_module|u_RX|img_width[10]~_Duplicate_1_q\) # (!\uart_module|u_RX|Add12~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~19\,
	combout => \uart_module|u_RX|Add12~20_combout\,
	cout => \uart_module|u_RX|Add12~21\);

-- Location: LCCOMB_X14_Y10_N22
\uart_module|u_RX|Add12~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~22_combout\ = (\uart_module|u_RX|img_width[11]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~21\ & VCC)) # (!\uart_module|u_RX|img_width[11]~_Duplicate_1_q\ & (!\uart_module|u_RX|Add12~21\))
-- \uart_module|u_RX|Add12~23\ = CARRY((!\uart_module|u_RX|img_width[11]~_Duplicate_1_q\ & !\uart_module|u_RX|Add12~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_width[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~21\,
	combout => \uart_module|u_RX|Add12~22_combout\,
	cout => \uart_module|u_RX|Add12~23\);

-- Location: LCCOMB_X14_Y10_N24
\uart_module|u_RX|Add12~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~24_combout\ = (\uart_module|u_RX|img_width[12]~_Duplicate_1_q\ & ((GND) # (!\uart_module|u_RX|Add12~23\))) # (!\uart_module|u_RX|img_width[12]~_Duplicate_1_q\ & (\uart_module|u_RX|Add12~23\ $ (GND)))
-- \uart_module|u_RX|Add12~25\ = CARRY((\uart_module|u_RX|img_width[12]~_Duplicate_1_q\) # (!\uart_module|u_RX|Add12~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_width[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add12~23\,
	combout => \uart_module|u_RX|Add12~24_combout\,
	cout => \uart_module|u_RX|Add12~25\);

-- Location: LCCOMB_X14_Y10_N26
\uart_module|u_RX|Add12~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~26_combout\ = !\uart_module|u_RX|Add12~25\
-- \uart_module|u_RX|Add12~27\ = CARRY(!\uart_module|u_RX|Add12~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|u_RX|Add12~25\,
	combout => \uart_module|u_RX|Add12~26_combout\,
	cout => \uart_module|u_RX|Add12~27\);

-- Location: LCCOMB_X14_Y10_N28
\uart_module|u_RX|Add12~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~28_combout\ = \uart_module|u_RX|Add12~27\ $ (GND)
-- \uart_module|u_RX|Add12~29\ = CARRY(!\uart_module|u_RX|Add12~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|u_RX|Add12~27\,
	combout => \uart_module|u_RX|Add12~28_combout\,
	cout => \uart_module|u_RX|Add12~29\);

-- Location: LCCOMB_X14_Y10_N30
\uart_module|u_RX|Add12~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add12~30_combout\ = !\uart_module|u_RX|Add12~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Add12~29\,
	combout => \uart_module|u_RX|Add12~30_combout\);

-- Location: LCCOMB_X16_Y8_N10
\uart_module|u_RX|LessThan7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~23_combout\ = ((!\uart_module|u_RX|img_elcount_col\(24)) # (!\uart_module|u_RX|img_elcount_col\(22))) # (!\uart_module|u_RX|img_elcount_col\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(23),
	datac => \uart_module|u_RX|img_elcount_col\(22),
	datad => \uart_module|u_RX|img_elcount_col\(24),
	combout => \uart_module|u_RX|LessThan7~23_combout\);

-- Location: LCCOMB_X16_Y10_N14
\uart_module|u_RX|LessThan7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~24_combout\ = (\uart_module|u_RX|Add12~30_combout\ & ((\uart_module|u_RX|LessThan7~22_combout\) # (\uart_module|u_RX|LessThan7~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|LessThan7~22_combout\,
	datac => \uart_module|u_RX|Add12~30_combout\,
	datad => \uart_module|u_RX|LessThan7~23_combout\,
	combout => \uart_module|u_RX|LessThan7~24_combout\);

-- Location: LCCOMB_X17_Y8_N26
\uart_module|u_RX|img_elcount_col[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[29]~92_combout\ = (\uart_module|u_RX|img_elcount_col\(29) & (!\uart_module|u_RX|img_elcount_col[28]~91\)) # (!\uart_module|u_RX|img_elcount_col\(29) & ((\uart_module|u_RX|img_elcount_col[28]~91\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[29]~93\ = CARRY((!\uart_module|u_RX|img_elcount_col[28]~91\) # (!\uart_module|u_RX|img_elcount_col\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(29),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[28]~91\,
	combout => \uart_module|u_RX|img_elcount_col[29]~92_combout\,
	cout => \uart_module|u_RX|img_elcount_col[29]~93\);

-- Location: FF_X17_Y8_N27
\uart_module|u_RX|img_elcount_col[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[29]~92_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(29));

-- Location: LCCOMB_X17_Y8_N28
\uart_module|u_RX|img_elcount_col[30]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[30]~94_combout\ = (\uart_module|u_RX|img_elcount_col\(30) & (\uart_module|u_RX|img_elcount_col[29]~93\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(30) & (!\uart_module|u_RX|img_elcount_col[29]~93\ & VCC))
-- \uart_module|u_RX|img_elcount_col[30]~95\ = CARRY((\uart_module|u_RX|img_elcount_col\(30) & !\uart_module|u_RX|img_elcount_col[29]~93\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(30),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[29]~93\,
	combout => \uart_module|u_RX|img_elcount_col[30]~94_combout\,
	cout => \uart_module|u_RX|img_elcount_col[30]~95\);

-- Location: FF_X17_Y8_N29
\uart_module|u_RX|img_elcount_col[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[30]~94_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(30));

-- Location: LCCOMB_X17_Y8_N30
\uart_module|u_RX|img_elcount_col[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[31]~96_combout\ = \uart_module|u_RX|img_elcount_col\(31) $ (\uart_module|u_RX|img_elcount_col[30]~95\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(31),
	cin => \uart_module|u_RX|img_elcount_col[30]~95\,
	combout => \uart_module|u_RX|img_elcount_col[31]~96_combout\);

-- Location: FF_X17_Y8_N31
\uart_module|u_RX|img_elcount_col[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[31]~96_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(31));

-- Location: LCCOMB_X18_Y10_N22
\uart_module|u_RX|Equal4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~8_combout\ = (\uart_module|u_RX|img_elcount_col\(30) & (\uart_module|u_RX|img_elcount_col\(31) & (\uart_module|u_RX|Add12~30_combout\ & \uart_module|u_RX|img_elcount_col\(29)))) # (!\uart_module|u_RX|img_elcount_col\(30) & 
-- (!\uart_module|u_RX|img_elcount_col\(31) & (!\uart_module|u_RX|Add12~30_combout\ & !\uart_module|u_RX|img_elcount_col\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(30),
	datab => \uart_module|u_RX|img_elcount_col\(31),
	datac => \uart_module|u_RX|Add12~30_combout\,
	datad => \uart_module|u_RX|img_elcount_col\(29),
	combout => \uart_module|u_RX|Equal4~8_combout\);

-- Location: LCCOMB_X18_Y10_N12
\uart_module|u_RX|LessThan7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~4_combout\ = (\uart_module|u_RX|img_elcount_col\(31) & (((!\uart_module|u_RX|img_elcount_col\(29)) # (!\uart_module|u_RX|Add12~30_combout\)) # (!\uart_module|u_RX|img_elcount_col\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(30),
	datab => \uart_module|u_RX|img_elcount_col\(31),
	datac => \uart_module|u_RX|Add12~30_combout\,
	datad => \uart_module|u_RX|img_elcount_col\(29),
	combout => \uart_module|u_RX|LessThan7~4_combout\);

-- Location: LCCOMB_X16_Y8_N8
\uart_module|u_RX|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~5_combout\ = (\uart_module|u_RX|img_elcount_col\(27) & (\uart_module|u_RX|img_elcount_col\(22) & (\uart_module|u_RX|img_elcount_col\(23) & \uart_module|u_RX|img_elcount_col\(24)))) # (!\uart_module|u_RX|img_elcount_col\(27) & 
-- (!\uart_module|u_RX|img_elcount_col\(22) & (!\uart_module|u_RX|img_elcount_col\(23) & !\uart_module|u_RX|img_elcount_col\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(27),
	datab => \uart_module|u_RX|img_elcount_col\(22),
	datac => \uart_module|u_RX|img_elcount_col\(23),
	datad => \uart_module|u_RX|img_elcount_col\(24),
	combout => \uart_module|u_RX|Equal4~5_combout\);

-- Location: LCCOMB_X16_Y8_N2
\uart_module|u_RX|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~6_combout\ = (\uart_module|u_RX|Equal4~5_combout\ & ((\uart_module|u_RX|img_elcount_col\(26) & (\uart_module|u_RX|img_elcount_col\(25) & \uart_module|u_RX|img_elcount_col\(24))) # (!\uart_module|u_RX|img_elcount_col\(26) & 
-- (!\uart_module|u_RX|img_elcount_col\(25) & !\uart_module|u_RX|img_elcount_col\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(26),
	datab => \uart_module|u_RX|img_elcount_col\(25),
	datac => \uart_module|u_RX|Equal4~5_combout\,
	datad => \uart_module|u_RX|img_elcount_col\(24),
	combout => \uart_module|u_RX|Equal4~6_combout\);

-- Location: LCCOMB_X16_Y10_N16
\uart_module|u_RX|Equal4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~7_combout\ = (\uart_module|u_RX|Equal4~6_combout\ & ((\uart_module|u_RX|Add12~30_combout\ & (\uart_module|u_RX|img_elcount_col\(28) & \uart_module|u_RX|img_elcount_col\(24))) # (!\uart_module|u_RX|Add12~30_combout\ & 
-- (!\uart_module|u_RX|img_elcount_col\(28) & !\uart_module|u_RX|img_elcount_col\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~30_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(28),
	datac => \uart_module|u_RX|Equal4~6_combout\,
	datad => \uart_module|u_RX|img_elcount_col\(24),
	combout => \uart_module|u_RX|Equal4~7_combout\);

-- Location: LCCOMB_X18_Y12_N2
\uart_module|u_RX|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~2_combout\ = (\uart_module|u_RX|img_elcount_col\(18) & (\uart_module|u_RX|img_elcount_col\(20) & (\uart_module|u_RX|img_elcount_col\(19) & \uart_module|u_RX|img_elcount_col\(17)))) # (!\uart_module|u_RX|img_elcount_col\(18) & 
-- (!\uart_module|u_RX|img_elcount_col\(20) & (!\uart_module|u_RX|img_elcount_col\(19) & !\uart_module|u_RX|img_elcount_col\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(18),
	datab => \uart_module|u_RX|img_elcount_col\(20),
	datac => \uart_module|u_RX|img_elcount_col\(19),
	datad => \uart_module|u_RX|img_elcount_col\(17),
	combout => \uart_module|u_RX|Equal4~2_combout\);

-- Location: LCCOMB_X18_Y12_N16
\uart_module|u_RX|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~3_combout\ = (\uart_module|u_RX|Equal4~2_combout\ & ((\uart_module|u_RX|img_elcount_col\(15) & (\uart_module|u_RX|img_elcount_col\(20) & \uart_module|u_RX|img_elcount_col\(16))) # (!\uart_module|u_RX|img_elcount_col\(15) & 
-- (!\uart_module|u_RX|img_elcount_col\(20) & !\uart_module|u_RX|img_elcount_col\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(15),
	datab => \uart_module|u_RX|img_elcount_col\(20),
	datac => \uart_module|u_RX|img_elcount_col\(16),
	datad => \uart_module|u_RX|Equal4~2_combout\,
	combout => \uart_module|u_RX|Equal4~3_combout\);

-- Location: LCCOMB_X17_Y10_N28
\uart_module|u_RX|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~4_combout\ = (\uart_module|u_RX|Equal4~3_combout\ & ((\uart_module|u_RX|img_elcount_col\(21) & (\uart_module|u_RX|img_elcount_col\(20) & \uart_module|u_RX|Add12~30_combout\)) # (!\uart_module|u_RX|img_elcount_col\(21) & 
-- (!\uart_module|u_RX|img_elcount_col\(20) & !\uart_module|u_RX|Add12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(21),
	datab => \uart_module|u_RX|img_elcount_col\(20),
	datac => \uart_module|u_RX|Add12~30_combout\,
	datad => \uart_module|u_RX|Equal4~3_combout\,
	combout => \uart_module|u_RX|Equal4~4_combout\);

-- Location: LCCOMB_X18_Y12_N30
\uart_module|u_RX|LessThan7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~5_combout\ = (((!\uart_module|u_RX|img_elcount_col\(18)) # (!\uart_module|u_RX|img_elcount_col\(20))) # (!\uart_module|u_RX|img_elcount_col\(19))) # (!\uart_module|u_RX|img_elcount_col\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(21),
	datab => \uart_module|u_RX|img_elcount_col\(19),
	datac => \uart_module|u_RX|img_elcount_col\(20),
	datad => \uart_module|u_RX|img_elcount_col\(18),
	combout => \uart_module|u_RX|LessThan7~5_combout\);

-- Location: LCCOMB_X18_Y12_N4
\uart_module|u_RX|LessThan7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~6_combout\ = ((!\uart_module|u_RX|img_elcount_col\(15)) # (!\uart_module|u_RX|img_elcount_col\(16))) # (!\uart_module|u_RX|img_elcount_col\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(17),
	datac => \uart_module|u_RX|img_elcount_col\(16),
	datad => \uart_module|u_RX|img_elcount_col\(15),
	combout => \uart_module|u_RX|LessThan7~6_combout\);

-- Location: LCCOMB_X17_Y10_N14
\uart_module|u_RX|LessThan7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~7_combout\ = (\uart_module|u_RX|Add12~30_combout\ & ((\uart_module|u_RX|LessThan7~5_combout\) # (\uart_module|u_RX|LessThan7~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~30_combout\,
	datac => \uart_module|u_RX|LessThan7~5_combout\,
	datad => \uart_module|u_RX|LessThan7~6_combout\,
	combout => \uart_module|u_RX|LessThan7~7_combout\);

-- Location: LCCOMB_X17_Y10_N8
\uart_module|u_RX|LessThan7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~8_combout\ = (\uart_module|u_RX|img_elcount_col\(12) & (!\uart_module|u_RX|img_elcount_col\(11) & (\uart_module|u_RX|Add12~24_combout\ & \uart_module|u_RX|Add12~22_combout\))) # (!\uart_module|u_RX|img_elcount_col\(12) & 
-- ((\uart_module|u_RX|Add12~24_combout\) # ((!\uart_module|u_RX|img_elcount_col\(11) & \uart_module|u_RX|Add12~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(12),
	datab => \uart_module|u_RX|img_elcount_col\(11),
	datac => \uart_module|u_RX|Add12~24_combout\,
	datad => \uart_module|u_RX|Add12~22_combout\,
	combout => \uart_module|u_RX|LessThan7~8_combout\);

-- Location: LCCOMB_X17_Y10_N2
\uart_module|u_RX|LessThan7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~9_combout\ = (\uart_module|u_RX|img_elcount_col\(13) & (\uart_module|u_RX|LessThan7~8_combout\ & \uart_module|u_RX|Add12~26_combout\)) # (!\uart_module|u_RX|img_elcount_col\(13) & ((\uart_module|u_RX|LessThan7~8_combout\) # 
-- (\uart_module|u_RX|Add12~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(13),
	datac => \uart_module|u_RX|LessThan7~8_combout\,
	datad => \uart_module|u_RX|Add12~26_combout\,
	combout => \uart_module|u_RX|LessThan7~9_combout\);

-- Location: LCCOMB_X17_Y10_N24
\uart_module|u_RX|LessThan7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~10_combout\ = (\uart_module|u_RX|img_elcount_col\(14) & (\uart_module|u_RX|Add12~28_combout\ & \uart_module|u_RX|LessThan7~9_combout\)) # (!\uart_module|u_RX|img_elcount_col\(14) & ((\uart_module|u_RX|Add12~28_combout\) # 
-- (\uart_module|u_RX|LessThan7~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(14),
	datac => \uart_module|u_RX|Add12~28_combout\,
	datad => \uart_module|u_RX|LessThan7~9_combout\,
	combout => \uart_module|u_RX|LessThan7~10_combout\);

-- Location: LCCOMB_X16_Y10_N8
\uart_module|u_RX|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~0_combout\ = (\uart_module|u_RX|img_elcount_col\(9) & (\uart_module|u_RX|Add12~18_combout\ & (\uart_module|u_RX|img_elcount_col\(10) $ (!\uart_module|u_RX|Add12~20_combout\)))) # (!\uart_module|u_RX|img_elcount_col\(9) & 
-- (!\uart_module|u_RX|Add12~18_combout\ & (\uart_module|u_RX|img_elcount_col\(10) $ (!\uart_module|u_RX|Add12~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(9),
	datab => \uart_module|u_RX|img_elcount_col\(10),
	datac => \uart_module|u_RX|Add12~20_combout\,
	datad => \uart_module|u_RX|Add12~18_combout\,
	combout => \uart_module|u_RX|LessThan7~0_combout\);

-- Location: LCCOMB_X16_Y10_N28
\uart_module|u_RX|LessThan7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~18_combout\ = (\uart_module|u_RX|Add12~16_combout\ & (((!\uart_module|u_RX|img_elcount_col\(7) & \uart_module|u_RX|Add12~14_combout\)) # (!\uart_module|u_RX|img_elcount_col\(8)))) # (!\uart_module|u_RX|Add12~16_combout\ & 
-- (!\uart_module|u_RX|img_elcount_col\(8) & (!\uart_module|u_RX|img_elcount_col\(7) & \uart_module|u_RX|Add12~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~16_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(8),
	datac => \uart_module|u_RX|img_elcount_col\(7),
	datad => \uart_module|u_RX|Add12~14_combout\,
	combout => \uart_module|u_RX|LessThan7~18_combout\);

-- Location: LCCOMB_X17_Y10_N22
\uart_module|u_RX|LessThan7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~16_combout\ = (\uart_module|u_RX|img_elcount_col\(10) & (\uart_module|u_RX|Add12~18_combout\ & (!\uart_module|u_RX|img_elcount_col\(9) & \uart_module|u_RX|Add12~20_combout\))) # (!\uart_module|u_RX|img_elcount_col\(10) & 
-- ((\uart_module|u_RX|Add12~20_combout\) # ((\uart_module|u_RX|Add12~18_combout\ & !\uart_module|u_RX|img_elcount_col\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~18_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(10),
	datac => \uart_module|u_RX|img_elcount_col\(9),
	datad => \uart_module|u_RX|Add12~20_combout\,
	combout => \uart_module|u_RX|LessThan7~16_combout\);

-- Location: LCCOMB_X16_Y10_N2
\uart_module|u_RX|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~1_combout\ = \uart_module|u_RX|img_elcount_col\(7) $ (\uart_module|u_RX|Add12~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_elcount_col\(7),
	datad => \uart_module|u_RX|Add12~14_combout\,
	combout => \uart_module|u_RX|LessThan7~1_combout\);

-- Location: LCCOMB_X16_Y10_N12
\uart_module|u_RX|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~0_combout\ = (\uart_module|u_RX|LessThan7~0_combout\ & (!\uart_module|u_RX|LessThan7~1_combout\ & (\uart_module|u_RX|Add12~16_combout\ $ (!\uart_module|u_RX|img_elcount_col\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~16_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(8),
	datac => \uart_module|u_RX|LessThan7~0_combout\,
	datad => \uart_module|u_RX|LessThan7~1_combout\,
	combout => \uart_module|u_RX|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y10_N16
\uart_module|u_RX|LessThan7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~17_combout\ = (!\uart_module|u_RX|img_elcount_col\(6) & (\uart_module|u_RX|Add12~12_combout\ & \uart_module|u_RX|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(6),
	datac => \uart_module|u_RX|Add12~12_combout\,
	datad => \uart_module|u_RX|Equal4~0_combout\,
	combout => \uart_module|u_RX|LessThan7~17_combout\);

-- Location: LCCOMB_X17_Y10_N26
\uart_module|u_RX|LessThan7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~19_combout\ = (\uart_module|u_RX|LessThan7~16_combout\) # ((\uart_module|u_RX|LessThan7~17_combout\) # ((\uart_module|u_RX|LessThan7~0_combout\ & \uart_module|u_RX|LessThan7~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan7~0_combout\,
	datab => \uart_module|u_RX|LessThan7~18_combout\,
	datac => \uart_module|u_RX|LessThan7~16_combout\,
	datad => \uart_module|u_RX|LessThan7~17_combout\,
	combout => \uart_module|u_RX|LessThan7~19_combout\);

-- Location: LCCOMB_X16_Y10_N6
\uart_module|u_RX|LessThan7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~13_combout\ = (\uart_module|u_RX|img_elcount_col\(4) & (!\uart_module|u_RX|img_elcount_col\(3) & (\uart_module|u_RX|Add12~6_combout\ & \uart_module|u_RX|Add12~8_combout\))) # (!\uart_module|u_RX|img_elcount_col\(4) & 
-- ((\uart_module|u_RX|Add12~8_combout\) # ((!\uart_module|u_RX|img_elcount_col\(3) & \uart_module|u_RX|Add12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(4),
	datab => \uart_module|u_RX|img_elcount_col\(3),
	datac => \uart_module|u_RX|Add12~6_combout\,
	datad => \uart_module|u_RX|Add12~8_combout\,
	combout => \uart_module|u_RX|LessThan7~13_combout\);

-- Location: LCCOMB_X16_Y10_N26
\uart_module|u_RX|LessThan7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~11_combout\ = (\uart_module|u_RX|img_elcount_col\(1) & (\uart_module|u_RX|Add12~0_combout\ & (!\uart_module|u_RX|img_elcount_col\(0) & \uart_module|u_RX|Add12~2_combout\))) # (!\uart_module|u_RX|img_elcount_col\(1) & 
-- ((\uart_module|u_RX|Add12~2_combout\) # ((\uart_module|u_RX|Add12~0_combout\ & !\uart_module|u_RX|img_elcount_col\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~0_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(0),
	datac => \uart_module|u_RX|img_elcount_col\(1),
	datad => \uart_module|u_RX|Add12~2_combout\,
	combout => \uart_module|u_RX|LessThan7~11_combout\);

-- Location: LCCOMB_X16_Y10_N20
\uart_module|u_RX|Equal4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~11_combout\ = (\uart_module|u_RX|img_elcount_col\(4) & (\uart_module|u_RX|Add12~8_combout\ & (\uart_module|u_RX|img_elcount_col\(3) $ (!\uart_module|u_RX|Add12~6_combout\)))) # (!\uart_module|u_RX|img_elcount_col\(4) & 
-- (!\uart_module|u_RX|Add12~8_combout\ & (\uart_module|u_RX|img_elcount_col\(3) $ (!\uart_module|u_RX|Add12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(4),
	datab => \uart_module|u_RX|img_elcount_col\(3),
	datac => \uart_module|u_RX|Add12~6_combout\,
	datad => \uart_module|u_RX|Add12~8_combout\,
	combout => \uart_module|u_RX|Equal4~11_combout\);

-- Location: LCCOMB_X16_Y10_N24
\uart_module|u_RX|LessThan7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~12_combout\ = (\uart_module|u_RX|Equal4~11_combout\ & ((\uart_module|u_RX|img_elcount_col\(2) & (\uart_module|u_RX|Add12~4_combout\ & \uart_module|u_RX|LessThan7~11_combout\)) # (!\uart_module|u_RX|img_elcount_col\(2) & 
-- ((\uart_module|u_RX|Add12~4_combout\) # (\uart_module|u_RX|LessThan7~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(2),
	datab => \uart_module|u_RX|Add12~4_combout\,
	datac => \uart_module|u_RX|LessThan7~11_combout\,
	datad => \uart_module|u_RX|Equal4~11_combout\,
	combout => \uart_module|u_RX|LessThan7~12_combout\);

-- Location: LCCOMB_X16_Y10_N4
\uart_module|u_RX|LessThan7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~14_combout\ = (\uart_module|u_RX|img_elcount_col\(5) & (\uart_module|u_RX|Add12~10_combout\ & ((\uart_module|u_RX|LessThan7~13_combout\) # (\uart_module|u_RX|LessThan7~12_combout\)))) # (!\uart_module|u_RX|img_elcount_col\(5) & 
-- ((\uart_module|u_RX|LessThan7~13_combout\) # ((\uart_module|u_RX|Add12~10_combout\) # (\uart_module|u_RX|LessThan7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan7~13_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(5),
	datac => \uart_module|u_RX|Add12~10_combout\,
	datad => \uart_module|u_RX|LessThan7~12_combout\,
	combout => \uart_module|u_RX|LessThan7~14_combout\);

-- Location: LCCOMB_X16_Y10_N10
\uart_module|u_RX|LessThan7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~15_combout\ = (\uart_module|u_RX|LessThan7~14_combout\ & (\uart_module|u_RX|Equal4~0_combout\ & (\uart_module|u_RX|img_elcount_col\(6) $ (!\uart_module|u_RX|Add12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(6),
	datab => \uart_module|u_RX|Add12~12_combout\,
	datac => \uart_module|u_RX|LessThan7~14_combout\,
	datad => \uart_module|u_RX|Equal4~0_combout\,
	combout => \uart_module|u_RX|LessThan7~15_combout\);

-- Location: LCCOMB_X17_Y10_N0
\uart_module|u_RX|LessThan7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~20_combout\ = (\uart_module|u_RX|LessThan7~10_combout\) # ((\uart_module|u_RX|Equal4~1_combout\ & ((\uart_module|u_RX|LessThan7~19_combout\) # (\uart_module|u_RX|LessThan7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal4~1_combout\,
	datab => \uart_module|u_RX|LessThan7~10_combout\,
	datac => \uart_module|u_RX|LessThan7~19_combout\,
	datad => \uart_module|u_RX|LessThan7~15_combout\,
	combout => \uart_module|u_RX|LessThan7~20_combout\);

-- Location: LCCOMB_X17_Y10_N6
\uart_module|u_RX|LessThan7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~21_combout\ = (\uart_module|u_RX|Equal4~7_combout\ & ((\uart_module|u_RX|LessThan7~7_combout\) # ((\uart_module|u_RX|Equal4~4_combout\ & \uart_module|u_RX|LessThan7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal4~7_combout\,
	datab => \uart_module|u_RX|Equal4~4_combout\,
	datac => \uart_module|u_RX|LessThan7~7_combout\,
	datad => \uart_module|u_RX|LessThan7~20_combout\,
	combout => \uart_module|u_RX|LessThan7~21_combout\);

-- Location: LCCOMB_X17_Y10_N20
\uart_module|u_RX|LessThan7~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~25_combout\ = (!\uart_module|u_RX|LessThan7~4_combout\ & (((!\uart_module|u_RX|LessThan7~24_combout\ & !\uart_module|u_RX|LessThan7~21_combout\)) # (!\uart_module|u_RX|Equal4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan7~24_combout\,
	datab => \uart_module|u_RX|Equal4~8_combout\,
	datac => \uart_module|u_RX|LessThan7~4_combout\,
	datad => \uart_module|u_RX|LessThan7~21_combout\,
	combout => \uart_module|u_RX|LessThan7~25_combout\);

-- Location: FF_X17_Y9_N1
\uart_module|u_RX|img_elcount_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[0]~34_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(0));

-- Location: LCCOMB_X17_Y9_N2
\uart_module|u_RX|img_elcount_col[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[1]~36_combout\ = (\uart_module|u_RX|img_elcount_col\(1) & (!\uart_module|u_RX|img_elcount_col[0]~35\)) # (!\uart_module|u_RX|img_elcount_col\(1) & ((\uart_module|u_RX|img_elcount_col[0]~35\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[1]~37\ = CARRY((!\uart_module|u_RX|img_elcount_col[0]~35\) # (!\uart_module|u_RX|img_elcount_col\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(1),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[0]~35\,
	combout => \uart_module|u_RX|img_elcount_col[1]~36_combout\,
	cout => \uart_module|u_RX|img_elcount_col[1]~37\);

-- Location: FF_X17_Y9_N3
\uart_module|u_RX|img_elcount_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[1]~36_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(1));

-- Location: LCCOMB_X17_Y9_N4
\uart_module|u_RX|img_elcount_col[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[2]~38_combout\ = (\uart_module|u_RX|img_elcount_col\(2) & (\uart_module|u_RX|img_elcount_col[1]~37\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(2) & (!\uart_module|u_RX|img_elcount_col[1]~37\ & VCC))
-- \uart_module|u_RX|img_elcount_col[2]~39\ = CARRY((\uart_module|u_RX|img_elcount_col\(2) & !\uart_module|u_RX|img_elcount_col[1]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(2),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[1]~37\,
	combout => \uart_module|u_RX|img_elcount_col[2]~38_combout\,
	cout => \uart_module|u_RX|img_elcount_col[2]~39\);

-- Location: FF_X17_Y9_N5
\uart_module|u_RX|img_elcount_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[2]~38_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(2));

-- Location: LCCOMB_X17_Y9_N6
\uart_module|u_RX|img_elcount_col[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[3]~40_combout\ = (\uart_module|u_RX|img_elcount_col\(3) & (!\uart_module|u_RX|img_elcount_col[2]~39\)) # (!\uart_module|u_RX|img_elcount_col\(3) & ((\uart_module|u_RX|img_elcount_col[2]~39\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[3]~41\ = CARRY((!\uart_module|u_RX|img_elcount_col[2]~39\) # (!\uart_module|u_RX|img_elcount_col\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(3),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[2]~39\,
	combout => \uart_module|u_RX|img_elcount_col[3]~40_combout\,
	cout => \uart_module|u_RX|img_elcount_col[3]~41\);

-- Location: FF_X17_Y9_N7
\uart_module|u_RX|img_elcount_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[3]~40_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(3));

-- Location: LCCOMB_X17_Y9_N8
\uart_module|u_RX|img_elcount_col[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[4]~42_combout\ = (\uart_module|u_RX|img_elcount_col\(4) & (\uart_module|u_RX|img_elcount_col[3]~41\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(4) & (!\uart_module|u_RX|img_elcount_col[3]~41\ & VCC))
-- \uart_module|u_RX|img_elcount_col[4]~43\ = CARRY((\uart_module|u_RX|img_elcount_col\(4) & !\uart_module|u_RX|img_elcount_col[3]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(4),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[3]~41\,
	combout => \uart_module|u_RX|img_elcount_col[4]~42_combout\,
	cout => \uart_module|u_RX|img_elcount_col[4]~43\);

-- Location: FF_X17_Y9_N9
\uart_module|u_RX|img_elcount_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[4]~42_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(4));

-- Location: LCCOMB_X17_Y9_N10
\uart_module|u_RX|img_elcount_col[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[5]~44_combout\ = (\uart_module|u_RX|img_elcount_col\(5) & (!\uart_module|u_RX|img_elcount_col[4]~43\)) # (!\uart_module|u_RX|img_elcount_col\(5) & ((\uart_module|u_RX|img_elcount_col[4]~43\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[5]~45\ = CARRY((!\uart_module|u_RX|img_elcount_col[4]~43\) # (!\uart_module|u_RX|img_elcount_col\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(5),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[4]~43\,
	combout => \uart_module|u_RX|img_elcount_col[5]~44_combout\,
	cout => \uart_module|u_RX|img_elcount_col[5]~45\);

-- Location: FF_X17_Y9_N11
\uart_module|u_RX|img_elcount_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[5]~44_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(5));

-- Location: LCCOMB_X17_Y9_N12
\uart_module|u_RX|img_elcount_col[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[6]~46_combout\ = (\uart_module|u_RX|img_elcount_col\(6) & (\uart_module|u_RX|img_elcount_col[5]~45\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(6) & (!\uart_module|u_RX|img_elcount_col[5]~45\ & VCC))
-- \uart_module|u_RX|img_elcount_col[6]~47\ = CARRY((\uart_module|u_RX|img_elcount_col\(6) & !\uart_module|u_RX|img_elcount_col[5]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(6),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[5]~45\,
	combout => \uart_module|u_RX|img_elcount_col[6]~46_combout\,
	cout => \uart_module|u_RX|img_elcount_col[6]~47\);

-- Location: FF_X17_Y9_N13
\uart_module|u_RX|img_elcount_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[6]~46_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(6));

-- Location: LCCOMB_X17_Y9_N14
\uart_module|u_RX|img_elcount_col[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[7]~48_combout\ = (\uart_module|u_RX|img_elcount_col\(7) & (!\uart_module|u_RX|img_elcount_col[6]~47\)) # (!\uart_module|u_RX|img_elcount_col\(7) & ((\uart_module|u_RX|img_elcount_col[6]~47\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[7]~49\ = CARRY((!\uart_module|u_RX|img_elcount_col[6]~47\) # (!\uart_module|u_RX|img_elcount_col\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(7),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[6]~47\,
	combout => \uart_module|u_RX|img_elcount_col[7]~48_combout\,
	cout => \uart_module|u_RX|img_elcount_col[7]~49\);

-- Location: FF_X17_Y9_N15
\uart_module|u_RX|img_elcount_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[7]~48_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(7));

-- Location: LCCOMB_X17_Y9_N16
\uart_module|u_RX|img_elcount_col[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[8]~50_combout\ = (\uart_module|u_RX|img_elcount_col\(8) & (\uart_module|u_RX|img_elcount_col[7]~49\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(8) & (!\uart_module|u_RX|img_elcount_col[7]~49\ & VCC))
-- \uart_module|u_RX|img_elcount_col[8]~51\ = CARRY((\uart_module|u_RX|img_elcount_col\(8) & !\uart_module|u_RX|img_elcount_col[7]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(8),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[7]~49\,
	combout => \uart_module|u_RX|img_elcount_col[8]~50_combout\,
	cout => \uart_module|u_RX|img_elcount_col[8]~51\);

-- Location: FF_X17_Y9_N17
\uart_module|u_RX|img_elcount_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[8]~50_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(8));

-- Location: LCCOMB_X17_Y9_N18
\uart_module|u_RX|img_elcount_col[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[9]~52_combout\ = (\uart_module|u_RX|img_elcount_col\(9) & (!\uart_module|u_RX|img_elcount_col[8]~51\)) # (!\uart_module|u_RX|img_elcount_col\(9) & ((\uart_module|u_RX|img_elcount_col[8]~51\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[9]~53\ = CARRY((!\uart_module|u_RX|img_elcount_col[8]~51\) # (!\uart_module|u_RX|img_elcount_col\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(9),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[8]~51\,
	combout => \uart_module|u_RX|img_elcount_col[9]~52_combout\,
	cout => \uart_module|u_RX|img_elcount_col[9]~53\);

-- Location: FF_X17_Y9_N19
\uart_module|u_RX|img_elcount_col[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[9]~52_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(9));

-- Location: LCCOMB_X17_Y9_N20
\uart_module|u_RX|img_elcount_col[10]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[10]~54_combout\ = (\uart_module|u_RX|img_elcount_col\(10) & (\uart_module|u_RX|img_elcount_col[9]~53\ $ (GND))) # (!\uart_module|u_RX|img_elcount_col\(10) & (!\uart_module|u_RX|img_elcount_col[9]~53\ & VCC))
-- \uart_module|u_RX|img_elcount_col[10]~55\ = CARRY((\uart_module|u_RX|img_elcount_col\(10) & !\uart_module|u_RX|img_elcount_col[9]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(10),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[9]~53\,
	combout => \uart_module|u_RX|img_elcount_col[10]~54_combout\,
	cout => \uart_module|u_RX|img_elcount_col[10]~55\);

-- Location: FF_X17_Y9_N21
\uart_module|u_RX|img_elcount_col[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[10]~54_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(10));

-- Location: LCCOMB_X17_Y9_N22
\uart_module|u_RX|img_elcount_col[11]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_col[11]~56_combout\ = (\uart_module|u_RX|img_elcount_col\(11) & (!\uart_module|u_RX|img_elcount_col[10]~55\)) # (!\uart_module|u_RX|img_elcount_col\(11) & ((\uart_module|u_RX|img_elcount_col[10]~55\) # (GND)))
-- \uart_module|u_RX|img_elcount_col[11]~57\ = CARRY((!\uart_module|u_RX|img_elcount_col[10]~55\) # (!\uart_module|u_RX|img_elcount_col\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(11),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_col[10]~55\,
	combout => \uart_module|u_RX|img_elcount_col[11]~56_combout\,
	cout => \uart_module|u_RX|img_elcount_col[11]~57\);

-- Location: FF_X17_Y9_N23
\uart_module|u_RX|img_elcount_col[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[11]~56_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(11));

-- Location: FF_X17_Y9_N25
\uart_module|u_RX|img_elcount_col[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_col[12]~58_combout\,
	sclr => \uart_module|u_RX|LessThan7~25_combout\,
	ena => \uart_module|u_RX|img_elcount_col[31]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_col\(12));

-- Location: LCCOMB_X17_Y10_N4
\uart_module|u_RX|LessThan7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~2_combout\ = (\uart_module|u_RX|Add12~28_combout\ & (\uart_module|u_RX|img_elcount_col\(14) & (\uart_module|u_RX|img_elcount_col\(13) $ (!\uart_module|u_RX|Add12~26_combout\)))) # (!\uart_module|u_RX|Add12~28_combout\ & 
-- (!\uart_module|u_RX|img_elcount_col\(14) & (\uart_module|u_RX|img_elcount_col\(13) $ (!\uart_module|u_RX|Add12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~28_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(13),
	datac => \uart_module|u_RX|img_elcount_col\(14),
	datad => \uart_module|u_RX|Add12~26_combout\,
	combout => \uart_module|u_RX|LessThan7~2_combout\);

-- Location: LCCOMB_X16_Y10_N22
\uart_module|u_RX|LessThan7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan7~3_combout\ = \uart_module|u_RX|img_elcount_col\(11) $ (\uart_module|u_RX|Add12~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(11),
	datad => \uart_module|u_RX|Add12~22_combout\,
	combout => \uart_module|u_RX|LessThan7~3_combout\);

-- Location: LCCOMB_X17_Y10_N10
\uart_module|u_RX|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~1_combout\ = (\uart_module|u_RX|LessThan7~2_combout\ & (!\uart_module|u_RX|LessThan7~3_combout\ & (\uart_module|u_RX|img_elcount_col\(12) $ (!\uart_module|u_RX|Add12~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(12),
	datab => \uart_module|u_RX|LessThan7~2_combout\,
	datac => \uart_module|u_RX|Add12~24_combout\,
	datad => \uart_module|u_RX|LessThan7~3_combout\,
	combout => \uart_module|u_RX|Equal4~1_combout\);

-- Location: LCCOMB_X16_Y10_N18
\uart_module|u_RX|Equal4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~9_combout\ = (\uart_module|u_RX|Add12~2_combout\ & (\uart_module|u_RX|img_elcount_col\(1) & (\uart_module|u_RX|Add12~4_combout\ $ (!\uart_module|u_RX|img_elcount_col\(2))))) # (!\uart_module|u_RX|Add12~2_combout\ & 
-- (!\uart_module|u_RX|img_elcount_col\(1) & (\uart_module|u_RX|Add12~4_combout\ $ (!\uart_module|u_RX|img_elcount_col\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~2_combout\,
	datab => \uart_module|u_RX|img_elcount_col\(1),
	datac => \uart_module|u_RX|Add12~4_combout\,
	datad => \uart_module|u_RX|img_elcount_col\(2),
	combout => \uart_module|u_RX|Equal4~9_combout\);

-- Location: LCCOMB_X17_Y10_N18
\uart_module|u_RX|Equal4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~10_combout\ = (\uart_module|u_RX|Equal4~9_combout\ & (\uart_module|u_RX|Equal4~4_combout\ & (\uart_module|u_RX|Equal4~7_combout\ & \uart_module|u_RX|Equal4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal4~9_combout\,
	datab => \uart_module|u_RX|Equal4~4_combout\,
	datac => \uart_module|u_RX|Equal4~7_combout\,
	datad => \uart_module|u_RX|Equal4~8_combout\,
	combout => \uart_module|u_RX|Equal4~10_combout\);

-- Location: LCCOMB_X16_Y10_N30
\uart_module|u_RX|Equal4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~12_combout\ = (\uart_module|u_RX|img_elcount_col\(6) & ((\uart_module|u_RX|img_elcount_col\(5) $ (\uart_module|u_RX|Add12~10_combout\)) # (!\uart_module|u_RX|Add12~12_combout\))) # (!\uart_module|u_RX|img_elcount_col\(6) & 
-- ((\uart_module|u_RX|Add12~12_combout\) # (\uart_module|u_RX|img_elcount_col\(5) $ (\uart_module|u_RX|Add12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(6),
	datab => \uart_module|u_RX|img_elcount_col\(5),
	datac => \uart_module|u_RX|Add12~10_combout\,
	datad => \uart_module|u_RX|Add12~12_combout\,
	combout => \uart_module|u_RX|Equal4~12_combout\);

-- Location: LCCOMB_X16_Y10_N0
\uart_module|u_RX|Equal4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~13_combout\ = (\uart_module|u_RX|Equal4~11_combout\ & (!\uart_module|u_RX|Equal4~12_combout\ & (\uart_module|u_RX|Add12~0_combout\ $ (!\uart_module|u_RX|img_elcount_col\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add12~0_combout\,
	datab => \uart_module|u_RX|Equal4~11_combout\,
	datac => \uart_module|u_RX|Equal4~12_combout\,
	datad => \uart_module|u_RX|img_elcount_col\(0),
	combout => \uart_module|u_RX|Equal4~13_combout\);

-- Location: LCCOMB_X17_Y10_N12
\uart_module|u_RX|Equal4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal4~14_combout\ = (\uart_module|u_RX|Equal4~1_combout\ & (\uart_module|u_RX|Equal4~10_combout\ & (\uart_module|u_RX|Equal4~13_combout\ & \uart_module|u_RX|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal4~1_combout\,
	datab => \uart_module|u_RX|Equal4~10_combout\,
	datac => \uart_module|u_RX|Equal4~13_combout\,
	datad => \uart_module|u_RX|Equal4~0_combout\,
	combout => \uart_module|u_RX|Equal4~14_combout\);

-- Location: LCCOMB_X21_Y10_N2
\uart_module|u_RX|img_elcount_row[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[1]~31_combout\ = (\uart_module|u_RX|img_elcount_row\(1) & (\uart_module|u_RX|img_elcount_row\(0) $ (VCC))) # (!\uart_module|u_RX|img_elcount_row\(1) & (\uart_module|u_RX|img_elcount_row\(0) & VCC))
-- \uart_module|u_RX|img_elcount_row[1]~32\ = CARRY((\uart_module|u_RX|img_elcount_row\(1) & \uart_module|u_RX|img_elcount_row\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(1),
	datab => \uart_module|u_RX|img_elcount_row\(0),
	datad => VCC,
	combout => \uart_module|u_RX|img_elcount_row[1]~31_combout\,
	cout => \uart_module|u_RX|img_elcount_row[1]~32\);

-- Location: FF_X21_Y10_N3
\uart_module|u_RX|img_elcount_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[1]~31_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(1));

-- Location: LCCOMB_X21_Y10_N4
\uart_module|u_RX|img_elcount_row[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[2]~33_combout\ = (\uart_module|u_RX|img_elcount_row\(2) & (!\uart_module|u_RX|img_elcount_row[1]~32\)) # (!\uart_module|u_RX|img_elcount_row\(2) & ((\uart_module|u_RX|img_elcount_row[1]~32\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[2]~34\ = CARRY((!\uart_module|u_RX|img_elcount_row[1]~32\) # (!\uart_module|u_RX|img_elcount_row\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(2),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[1]~32\,
	combout => \uart_module|u_RX|img_elcount_row[2]~33_combout\,
	cout => \uart_module|u_RX|img_elcount_row[2]~34\);

-- Location: FF_X21_Y10_N5
\uart_module|u_RX|img_elcount_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[2]~33_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(2));

-- Location: LCCOMB_X21_Y10_N6
\uart_module|u_RX|img_elcount_row[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[3]~35_combout\ = (\uart_module|u_RX|img_elcount_row\(3) & (\uart_module|u_RX|img_elcount_row[2]~34\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(3) & (!\uart_module|u_RX|img_elcount_row[2]~34\ & VCC))
-- \uart_module|u_RX|img_elcount_row[3]~36\ = CARRY((\uart_module|u_RX|img_elcount_row\(3) & !\uart_module|u_RX|img_elcount_row[2]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(3),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[2]~34\,
	combout => \uart_module|u_RX|img_elcount_row[3]~35_combout\,
	cout => \uart_module|u_RX|img_elcount_row[3]~36\);

-- Location: FF_X21_Y10_N7
\uart_module|u_RX|img_elcount_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[3]~35_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(3));

-- Location: LCCOMB_X21_Y10_N8
\uart_module|u_RX|img_elcount_row[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[4]~37_combout\ = (\uart_module|u_RX|img_elcount_row\(4) & (!\uart_module|u_RX|img_elcount_row[3]~36\)) # (!\uart_module|u_RX|img_elcount_row\(4) & ((\uart_module|u_RX|img_elcount_row[3]~36\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[4]~38\ = CARRY((!\uart_module|u_RX|img_elcount_row[3]~36\) # (!\uart_module|u_RX|img_elcount_row\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(4),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[3]~36\,
	combout => \uart_module|u_RX|img_elcount_row[4]~37_combout\,
	cout => \uart_module|u_RX|img_elcount_row[4]~38\);

-- Location: FF_X21_Y10_N9
\uart_module|u_RX|img_elcount_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[4]~37_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(4));

-- Location: LCCOMB_X21_Y10_N10
\uart_module|u_RX|img_elcount_row[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[5]~39_combout\ = (\uart_module|u_RX|img_elcount_row\(5) & (\uart_module|u_RX|img_elcount_row[4]~38\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(5) & (!\uart_module|u_RX|img_elcount_row[4]~38\ & VCC))
-- \uart_module|u_RX|img_elcount_row[5]~40\ = CARRY((\uart_module|u_RX|img_elcount_row\(5) & !\uart_module|u_RX|img_elcount_row[4]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(5),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[4]~38\,
	combout => \uart_module|u_RX|img_elcount_row[5]~39_combout\,
	cout => \uart_module|u_RX|img_elcount_row[5]~40\);

-- Location: FF_X21_Y10_N11
\uart_module|u_RX|img_elcount_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[5]~39_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(5));

-- Location: LCCOMB_X21_Y10_N12
\uart_module|u_RX|img_elcount_row[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[6]~41_combout\ = (\uart_module|u_RX|img_elcount_row\(6) & (!\uart_module|u_RX|img_elcount_row[5]~40\)) # (!\uart_module|u_RX|img_elcount_row\(6) & ((\uart_module|u_RX|img_elcount_row[5]~40\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[6]~42\ = CARRY((!\uart_module|u_RX|img_elcount_row[5]~40\) # (!\uart_module|u_RX|img_elcount_row\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(6),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[5]~40\,
	combout => \uart_module|u_RX|img_elcount_row[6]~41_combout\,
	cout => \uart_module|u_RX|img_elcount_row[6]~42\);

-- Location: FF_X21_Y10_N13
\uart_module|u_RX|img_elcount_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[6]~41_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(6));

-- Location: LCCOMB_X21_Y10_N14
\uart_module|u_RX|img_elcount_row[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[7]~43_combout\ = (\uart_module|u_RX|img_elcount_row\(7) & (\uart_module|u_RX|img_elcount_row[6]~42\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(7) & (!\uart_module|u_RX|img_elcount_row[6]~42\ & VCC))
-- \uart_module|u_RX|img_elcount_row[7]~44\ = CARRY((\uart_module|u_RX|img_elcount_row\(7) & !\uart_module|u_RX|img_elcount_row[6]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(7),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[6]~42\,
	combout => \uart_module|u_RX|img_elcount_row[7]~43_combout\,
	cout => \uart_module|u_RX|img_elcount_row[7]~44\);

-- Location: FF_X21_Y10_N15
\uart_module|u_RX|img_elcount_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[7]~43_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(7));

-- Location: LCCOMB_X21_Y10_N16
\uart_module|u_RX|img_elcount_row[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[8]~45_combout\ = (\uart_module|u_RX|img_elcount_row\(8) & (!\uart_module|u_RX|img_elcount_row[7]~44\)) # (!\uart_module|u_RX|img_elcount_row\(8) & ((\uart_module|u_RX|img_elcount_row[7]~44\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[8]~46\ = CARRY((!\uart_module|u_RX|img_elcount_row[7]~44\) # (!\uart_module|u_RX|img_elcount_row\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(8),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[7]~44\,
	combout => \uart_module|u_RX|img_elcount_row[8]~45_combout\,
	cout => \uart_module|u_RX|img_elcount_row[8]~46\);

-- Location: FF_X21_Y10_N17
\uart_module|u_RX|img_elcount_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[8]~45_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(8));

-- Location: LCCOMB_X21_Y10_N18
\uart_module|u_RX|img_elcount_row[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[9]~47_combout\ = (\uart_module|u_RX|img_elcount_row\(9) & (\uart_module|u_RX|img_elcount_row[8]~46\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(9) & (!\uart_module|u_RX|img_elcount_row[8]~46\ & VCC))
-- \uart_module|u_RX|img_elcount_row[9]~48\ = CARRY((\uart_module|u_RX|img_elcount_row\(9) & !\uart_module|u_RX|img_elcount_row[8]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(9),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[8]~46\,
	combout => \uart_module|u_RX|img_elcount_row[9]~47_combout\,
	cout => \uart_module|u_RX|img_elcount_row[9]~48\);

-- Location: FF_X21_Y10_N19
\uart_module|u_RX|img_elcount_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[9]~47_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(9));

-- Location: LCCOMB_X21_Y10_N20
\uart_module|u_RX|img_elcount_row[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[10]~49_combout\ = (\uart_module|u_RX|img_elcount_row\(10) & (!\uart_module|u_RX|img_elcount_row[9]~48\)) # (!\uart_module|u_RX|img_elcount_row\(10) & ((\uart_module|u_RX|img_elcount_row[9]~48\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[10]~50\ = CARRY((!\uart_module|u_RX|img_elcount_row[9]~48\) # (!\uart_module|u_RX|img_elcount_row\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(10),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[9]~48\,
	combout => \uart_module|u_RX|img_elcount_row[10]~49_combout\,
	cout => \uart_module|u_RX|img_elcount_row[10]~50\);

-- Location: FF_X21_Y10_N21
\uart_module|u_RX|img_elcount_row[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[10]~49_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(10));

-- Location: LCCOMB_X21_Y10_N22
\uart_module|u_RX|img_elcount_row[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[11]~52_combout\ = (\uart_module|u_RX|img_elcount_row\(11) & (\uart_module|u_RX|img_elcount_row[10]~50\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(11) & (!\uart_module|u_RX|img_elcount_row[10]~50\ & VCC))
-- \uart_module|u_RX|img_elcount_row[11]~53\ = CARRY((\uart_module|u_RX|img_elcount_row\(11) & !\uart_module|u_RX|img_elcount_row[10]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(11),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[10]~50\,
	combout => \uart_module|u_RX|img_elcount_row[11]~52_combout\,
	cout => \uart_module|u_RX|img_elcount_row[11]~53\);

-- Location: FF_X21_Y10_N23
\uart_module|u_RX|img_elcount_row[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[11]~52_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(11));

-- Location: LCCOMB_X21_Y10_N24
\uart_module|u_RX|img_elcount_row[12]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[12]~54_combout\ = (\uart_module|u_RX|img_elcount_row\(12) & (!\uart_module|u_RX|img_elcount_row[11]~53\)) # (!\uart_module|u_RX|img_elcount_row\(12) & ((\uart_module|u_RX|img_elcount_row[11]~53\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[12]~55\ = CARRY((!\uart_module|u_RX|img_elcount_row[11]~53\) # (!\uart_module|u_RX|img_elcount_row\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(12),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[11]~53\,
	combout => \uart_module|u_RX|img_elcount_row[12]~54_combout\,
	cout => \uart_module|u_RX|img_elcount_row[12]~55\);

-- Location: FF_X21_Y10_N25
\uart_module|u_RX|img_elcount_row[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[12]~54_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(12));

-- Location: LCCOMB_X21_Y10_N26
\uart_module|u_RX|img_elcount_row[13]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[13]~56_combout\ = (\uart_module|u_RX|img_elcount_row\(13) & (\uart_module|u_RX|img_elcount_row[12]~55\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(13) & (!\uart_module|u_RX|img_elcount_row[12]~55\ & VCC))
-- \uart_module|u_RX|img_elcount_row[13]~57\ = CARRY((\uart_module|u_RX|img_elcount_row\(13) & !\uart_module|u_RX|img_elcount_row[12]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(13),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[12]~55\,
	combout => \uart_module|u_RX|img_elcount_row[13]~56_combout\,
	cout => \uart_module|u_RX|img_elcount_row[13]~57\);

-- Location: FF_X21_Y10_N27
\uart_module|u_RX|img_elcount_row[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[13]~56_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(13));

-- Location: LCCOMB_X21_Y10_N28
\uart_module|u_RX|img_elcount_row[14]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[14]~58_combout\ = (\uart_module|u_RX|img_elcount_row\(14) & (!\uart_module|u_RX|img_elcount_row[13]~57\)) # (!\uart_module|u_RX|img_elcount_row\(14) & ((\uart_module|u_RX|img_elcount_row[13]~57\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[14]~59\ = CARRY((!\uart_module|u_RX|img_elcount_row[13]~57\) # (!\uart_module|u_RX|img_elcount_row\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(14),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[13]~57\,
	combout => \uart_module|u_RX|img_elcount_row[14]~58_combout\,
	cout => \uart_module|u_RX|img_elcount_row[14]~59\);

-- Location: FF_X21_Y10_N29
\uart_module|u_RX|img_elcount_row[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[14]~58_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(14));

-- Location: LCCOMB_X21_Y10_N30
\uart_module|u_RX|img_elcount_row[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[15]~60_combout\ = (\uart_module|u_RX|img_elcount_row\(15) & (\uart_module|u_RX|img_elcount_row[14]~59\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(15) & (!\uart_module|u_RX|img_elcount_row[14]~59\ & VCC))
-- \uart_module|u_RX|img_elcount_row[15]~61\ = CARRY((\uart_module|u_RX|img_elcount_row\(15) & !\uart_module|u_RX|img_elcount_row[14]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(15),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[14]~59\,
	combout => \uart_module|u_RX|img_elcount_row[15]~60_combout\,
	cout => \uart_module|u_RX|img_elcount_row[15]~61\);

-- Location: FF_X21_Y10_N31
\uart_module|u_RX|img_elcount_row[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[15]~60_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(15));

-- Location: LCCOMB_X21_Y9_N0
\uart_module|u_RX|img_elcount_row[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[16]~62_combout\ = (\uart_module|u_RX|img_elcount_row\(16) & (!\uart_module|u_RX|img_elcount_row[15]~61\)) # (!\uart_module|u_RX|img_elcount_row\(16) & ((\uart_module|u_RX|img_elcount_row[15]~61\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[16]~63\ = CARRY((!\uart_module|u_RX|img_elcount_row[15]~61\) # (!\uart_module|u_RX|img_elcount_row\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(16),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[15]~61\,
	combout => \uart_module|u_RX|img_elcount_row[16]~62_combout\,
	cout => \uart_module|u_RX|img_elcount_row[16]~63\);

-- Location: FF_X21_Y9_N1
\uart_module|u_RX|img_elcount_row[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[16]~62_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(16));

-- Location: LCCOMB_X21_Y9_N2
\uart_module|u_RX|img_elcount_row[17]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[17]~64_combout\ = (\uart_module|u_RX|img_elcount_row\(17) & (\uart_module|u_RX|img_elcount_row[16]~63\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(17) & (!\uart_module|u_RX|img_elcount_row[16]~63\ & VCC))
-- \uart_module|u_RX|img_elcount_row[17]~65\ = CARRY((\uart_module|u_RX|img_elcount_row\(17) & !\uart_module|u_RX|img_elcount_row[16]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(17),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[16]~63\,
	combout => \uart_module|u_RX|img_elcount_row[17]~64_combout\,
	cout => \uart_module|u_RX|img_elcount_row[17]~65\);

-- Location: FF_X21_Y9_N3
\uart_module|u_RX|img_elcount_row[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[17]~64_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(17));

-- Location: LCCOMB_X21_Y9_N4
\uart_module|u_RX|img_elcount_row[18]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[18]~66_combout\ = (\uart_module|u_RX|img_elcount_row\(18) & (!\uart_module|u_RX|img_elcount_row[17]~65\)) # (!\uart_module|u_RX|img_elcount_row\(18) & ((\uart_module|u_RX|img_elcount_row[17]~65\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[18]~67\ = CARRY((!\uart_module|u_RX|img_elcount_row[17]~65\) # (!\uart_module|u_RX|img_elcount_row\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(18),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[17]~65\,
	combout => \uart_module|u_RX|img_elcount_row[18]~66_combout\,
	cout => \uart_module|u_RX|img_elcount_row[18]~67\);

-- Location: FF_X21_Y9_N5
\uart_module|u_RX|img_elcount_row[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[18]~66_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(18));

-- Location: LCCOMB_X21_Y9_N6
\uart_module|u_RX|img_elcount_row[19]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[19]~68_combout\ = (\uart_module|u_RX|img_elcount_row\(19) & (\uart_module|u_RX|img_elcount_row[18]~67\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(19) & (!\uart_module|u_RX|img_elcount_row[18]~67\ & VCC))
-- \uart_module|u_RX|img_elcount_row[19]~69\ = CARRY((\uart_module|u_RX|img_elcount_row\(19) & !\uart_module|u_RX|img_elcount_row[18]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(19),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[18]~67\,
	combout => \uart_module|u_RX|img_elcount_row[19]~68_combout\,
	cout => \uart_module|u_RX|img_elcount_row[19]~69\);

-- Location: FF_X21_Y9_N7
\uart_module|u_RX|img_elcount_row[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[19]~68_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(19));

-- Location: LCCOMB_X21_Y9_N8
\uart_module|u_RX|img_elcount_row[20]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[20]~70_combout\ = (\uart_module|u_RX|img_elcount_row\(20) & (!\uart_module|u_RX|img_elcount_row[19]~69\)) # (!\uart_module|u_RX|img_elcount_row\(20) & ((\uart_module|u_RX|img_elcount_row[19]~69\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[20]~71\ = CARRY((!\uart_module|u_RX|img_elcount_row[19]~69\) # (!\uart_module|u_RX|img_elcount_row\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(20),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[19]~69\,
	combout => \uart_module|u_RX|img_elcount_row[20]~70_combout\,
	cout => \uart_module|u_RX|img_elcount_row[20]~71\);

-- Location: FF_X21_Y9_N9
\uart_module|u_RX|img_elcount_row[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[20]~70_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(20));

-- Location: LCCOMB_X21_Y9_N10
\uart_module|u_RX|img_elcount_row[21]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[21]~72_combout\ = (\uart_module|u_RX|img_elcount_row\(21) & (\uart_module|u_RX|img_elcount_row[20]~71\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(21) & (!\uart_module|u_RX|img_elcount_row[20]~71\ & VCC))
-- \uart_module|u_RX|img_elcount_row[21]~73\ = CARRY((\uart_module|u_RX|img_elcount_row\(21) & !\uart_module|u_RX|img_elcount_row[20]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(21),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[20]~71\,
	combout => \uart_module|u_RX|img_elcount_row[21]~72_combout\,
	cout => \uart_module|u_RX|img_elcount_row[21]~73\);

-- Location: FF_X21_Y9_N11
\uart_module|u_RX|img_elcount_row[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[21]~72_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(21));

-- Location: LCCOMB_X21_Y9_N12
\uart_module|u_RX|img_elcount_row[22]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[22]~74_combout\ = (\uart_module|u_RX|img_elcount_row\(22) & (!\uart_module|u_RX|img_elcount_row[21]~73\)) # (!\uart_module|u_RX|img_elcount_row\(22) & ((\uart_module|u_RX|img_elcount_row[21]~73\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[22]~75\ = CARRY((!\uart_module|u_RX|img_elcount_row[21]~73\) # (!\uart_module|u_RX|img_elcount_row\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(22),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[21]~73\,
	combout => \uart_module|u_RX|img_elcount_row[22]~74_combout\,
	cout => \uart_module|u_RX|img_elcount_row[22]~75\);

-- Location: FF_X21_Y9_N13
\uart_module|u_RX|img_elcount_row[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[22]~74_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(22));

-- Location: LCCOMB_X21_Y9_N14
\uart_module|u_RX|img_elcount_row[23]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[23]~76_combout\ = (\uart_module|u_RX|img_elcount_row\(23) & (\uart_module|u_RX|img_elcount_row[22]~75\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(23) & (!\uart_module|u_RX|img_elcount_row[22]~75\ & VCC))
-- \uart_module|u_RX|img_elcount_row[23]~77\ = CARRY((\uart_module|u_RX|img_elcount_row\(23) & !\uart_module|u_RX|img_elcount_row[22]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(23),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[22]~75\,
	combout => \uart_module|u_RX|img_elcount_row[23]~76_combout\,
	cout => \uart_module|u_RX|img_elcount_row[23]~77\);

-- Location: FF_X21_Y9_N15
\uart_module|u_RX|img_elcount_row[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[23]~76_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(23));

-- Location: LCCOMB_X21_Y9_N16
\uart_module|u_RX|img_elcount_row[24]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[24]~78_combout\ = (\uart_module|u_RX|img_elcount_row\(24) & (!\uart_module|u_RX|img_elcount_row[23]~77\)) # (!\uart_module|u_RX|img_elcount_row\(24) & ((\uart_module|u_RX|img_elcount_row[23]~77\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[24]~79\ = CARRY((!\uart_module|u_RX|img_elcount_row[23]~77\) # (!\uart_module|u_RX|img_elcount_row\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(24),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[23]~77\,
	combout => \uart_module|u_RX|img_elcount_row[24]~78_combout\,
	cout => \uart_module|u_RX|img_elcount_row[24]~79\);

-- Location: FF_X21_Y9_N17
\uart_module|u_RX|img_elcount_row[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[24]~78_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(24));

-- Location: LCCOMB_X21_Y9_N18
\uart_module|u_RX|img_elcount_row[25]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[25]~80_combout\ = (\uart_module|u_RX|img_elcount_row\(25) & (\uart_module|u_RX|img_elcount_row[24]~79\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(25) & (!\uart_module|u_RX|img_elcount_row[24]~79\ & VCC))
-- \uart_module|u_RX|img_elcount_row[25]~81\ = CARRY((\uart_module|u_RX|img_elcount_row\(25) & !\uart_module|u_RX|img_elcount_row[24]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(25),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[24]~79\,
	combout => \uart_module|u_RX|img_elcount_row[25]~80_combout\,
	cout => \uart_module|u_RX|img_elcount_row[25]~81\);

-- Location: FF_X21_Y9_N19
\uart_module|u_RX|img_elcount_row[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[25]~80_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(25));

-- Location: LCCOMB_X21_Y9_N20
\uart_module|u_RX|img_elcount_row[26]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[26]~82_combout\ = (\uart_module|u_RX|img_elcount_row\(26) & (!\uart_module|u_RX|img_elcount_row[25]~81\)) # (!\uart_module|u_RX|img_elcount_row\(26) & ((\uart_module|u_RX|img_elcount_row[25]~81\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[26]~83\ = CARRY((!\uart_module|u_RX|img_elcount_row[25]~81\) # (!\uart_module|u_RX|img_elcount_row\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(26),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[25]~81\,
	combout => \uart_module|u_RX|img_elcount_row[26]~82_combout\,
	cout => \uart_module|u_RX|img_elcount_row[26]~83\);

-- Location: FF_X21_Y9_N21
\uart_module|u_RX|img_elcount_row[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[26]~82_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(26));

-- Location: LCCOMB_X21_Y9_N22
\uart_module|u_RX|img_elcount_row[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[27]~84_combout\ = (\uart_module|u_RX|img_elcount_row\(27) & (\uart_module|u_RX|img_elcount_row[26]~83\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(27) & (!\uart_module|u_RX|img_elcount_row[26]~83\ & VCC))
-- \uart_module|u_RX|img_elcount_row[27]~85\ = CARRY((\uart_module|u_RX|img_elcount_row\(27) & !\uart_module|u_RX|img_elcount_row[26]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(27),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[26]~83\,
	combout => \uart_module|u_RX|img_elcount_row[27]~84_combout\,
	cout => \uart_module|u_RX|img_elcount_row[27]~85\);

-- Location: FF_X21_Y9_N23
\uart_module|u_RX|img_elcount_row[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[27]~84_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(27));

-- Location: LCCOMB_X21_Y9_N24
\uart_module|u_RX|img_elcount_row[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[28]~86_combout\ = (\uart_module|u_RX|img_elcount_row\(28) & (!\uart_module|u_RX|img_elcount_row[27]~85\)) # (!\uart_module|u_RX|img_elcount_row\(28) & ((\uart_module|u_RX|img_elcount_row[27]~85\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[28]~87\ = CARRY((!\uart_module|u_RX|img_elcount_row[27]~85\) # (!\uart_module|u_RX|img_elcount_row\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(28),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[27]~85\,
	combout => \uart_module|u_RX|img_elcount_row[28]~86_combout\,
	cout => \uart_module|u_RX|img_elcount_row[28]~87\);

-- Location: FF_X21_Y9_N25
\uart_module|u_RX|img_elcount_row[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[28]~86_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(28));

-- Location: LCCOMB_X21_Y9_N26
\uart_module|u_RX|img_elcount_row[29]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[29]~88_combout\ = (\uart_module|u_RX|img_elcount_row\(29) & (\uart_module|u_RX|img_elcount_row[28]~87\ $ (GND))) # (!\uart_module|u_RX|img_elcount_row\(29) & (!\uart_module|u_RX|img_elcount_row[28]~87\ & VCC))
-- \uart_module|u_RX|img_elcount_row[29]~89\ = CARRY((\uart_module|u_RX|img_elcount_row\(29) & !\uart_module|u_RX|img_elcount_row[28]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(29),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[28]~87\,
	combout => \uart_module|u_RX|img_elcount_row[29]~88_combout\,
	cout => \uart_module|u_RX|img_elcount_row[29]~89\);

-- Location: FF_X21_Y9_N27
\uart_module|u_RX|img_elcount_row[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[29]~88_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(29));

-- Location: LCCOMB_X21_Y9_N28
\uart_module|u_RX|img_elcount_row[30]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[30]~90_combout\ = (\uart_module|u_RX|img_elcount_row\(30) & (!\uart_module|u_RX|img_elcount_row[29]~89\)) # (!\uart_module|u_RX|img_elcount_row\(30) & ((\uart_module|u_RX|img_elcount_row[29]~89\) # (GND)))
-- \uart_module|u_RX|img_elcount_row[30]~91\ = CARRY((!\uart_module|u_RX|img_elcount_row[29]~89\) # (!\uart_module|u_RX|img_elcount_row\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(30),
	datad => VCC,
	cin => \uart_module|u_RX|img_elcount_row[29]~89\,
	combout => \uart_module|u_RX|img_elcount_row[30]~90_combout\,
	cout => \uart_module|u_RX|img_elcount_row[30]~91\);

-- Location: FF_X21_Y9_N29
\uart_module|u_RX|img_elcount_row[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[30]~90_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(30));

-- Location: LCCOMB_X21_Y9_N30
\uart_module|u_RX|img_elcount_row[31]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[31]~92_combout\ = \uart_module|u_RX|img_elcount_row\(31) $ (!\uart_module|u_RX|img_elcount_row[30]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(31),
	cin => \uart_module|u_RX|img_elcount_row[30]~91\,
	combout => \uart_module|u_RX|img_elcount_row[31]~92_combout\);

-- Location: FF_X21_Y9_N31
\uart_module|u_RX|img_elcount_row[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[31]~92_combout\,
	ena => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(31));

-- Location: LCCOMB_X21_Y12_N30
\uart_module|u_RX|h_arr[0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[0][0]~1_combout\ = (\uart_module|u_RX|parse.heightparse~q\ & (!\uart_module|u_RX|wh_arr_counter\(1) & (\uart_module|u_RX|parser:h_arr_en~0_combout\ & !\uart_module|u_RX|wh_arr_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.heightparse~q\,
	datab => \uart_module|u_RX|wh_arr_counter\(1),
	datac => \uart_module|u_RX|parser:h_arr_en~0_combout\,
	datad => \uart_module|u_RX|wh_arr_counter\(0),
	combout => \uart_module|u_RX|h_arr[0][0]~1_combout\);

-- Location: FF_X25_Y9_N11
\uart_module|u_RX|h_arr[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \uart_module|u_RX|h_arr[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[0][1]~q\);

-- Location: LCCOMB_X21_Y12_N28
\uart_module|u_RX|h_arr[0][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[0][0]~4_combout\ = !\uart_module|u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(1),
	combout => \uart_module|u_RX|h_arr[0][0]~4_combout\);

-- Location: FF_X21_Y12_N29
\uart_module|u_RX|h_arr[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[0][0]~4_combout\,
	ena => \uart_module|u_RX|h_arr[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[0][0]~q\);

-- Location: LCCOMB_X21_Y12_N18
\uart_module|u_RX|h_arr[0][2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[0][2]~5_combout\ = !\uart_module|u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(3),
	combout => \uart_module|u_RX|h_arr[0][2]~5_combout\);

-- Location: FF_X21_Y12_N19
\uart_module|u_RX|h_arr[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[0][2]~5_combout\,
	ena => \uart_module|u_RX|h_arr[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[0][2]~q\);

-- Location: FF_X25_Y9_N1
\uart_module|u_RX|h_arr[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \uart_module|u_RX|h_arr[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[0][3]~q\);

-- Location: LCCOMB_X25_Y9_N2
\uart_module|u_RX|Mult1|mult_core|romout[0][10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult1|mult_core|romout[0][10]~5_combout\ = (\uart_module|u_RX|h_arr[0][3]~q\ & (((\uart_module|u_RX|h_arr[0][1]~q\ & !\uart_module|u_RX|h_arr[0][0]~q\)) # (!\uart_module|u_RX|h_arr[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[0][1]~q\,
	datab => \uart_module|u_RX|h_arr[0][0]~q\,
	datac => \uart_module|u_RX|h_arr[0][2]~q\,
	datad => \uart_module|u_RX|h_arr[0][3]~q\,
	combout => \uart_module|u_RX|Mult1|mult_core|romout[0][10]~5_combout\);

-- Location: LCCOMB_X25_Y9_N4
\uart_module|u_RX|Mult1|mult_core|romout[0][9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult1|mult_core|romout[0][9]~0_combout\ = (\uart_module|u_RX|h_arr[0][2]~q\ & (\uart_module|u_RX|h_arr[0][3]~q\ & ((\uart_module|u_RX|h_arr[0][0]~q\) # (!\uart_module|u_RX|h_arr[0][1]~q\)))) # (!\uart_module|u_RX|h_arr[0][2]~q\ & 
-- (\uart_module|u_RX|h_arr[0][1]~q\ & ((!\uart_module|u_RX|h_arr[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[0][1]~q\,
	datab => \uart_module|u_RX|h_arr[0][0]~q\,
	datac => \uart_module|u_RX|h_arr[0][2]~q\,
	datad => \uart_module|u_RX|h_arr[0][3]~q\,
	combout => \uart_module|u_RX|Mult1|mult_core|romout[0][9]~0_combout\);

-- Location: LCCOMB_X25_Y9_N6
\uart_module|u_RX|Mult1|mult_core|romout[0][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult1|mult_core|romout[0][8]~1_combout\ = (\uart_module|u_RX|h_arr[0][1]~q\ & (\uart_module|u_RX|h_arr[0][3]~q\ $ (((!\uart_module|u_RX|h_arr[0][0]~q\ & \uart_module|u_RX|h_arr[0][2]~q\))))) # (!\uart_module|u_RX|h_arr[0][1]~q\ & 
-- ((\uart_module|u_RX|h_arr[0][2]~q\ & ((\uart_module|u_RX|h_arr[0][3]~q\))) # (!\uart_module|u_RX|h_arr[0][2]~q\ & ((!\uart_module|u_RX|h_arr[0][3]~q\) # (!\uart_module|u_RX|h_arr[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[0][1]~q\,
	datab => \uart_module|u_RX|h_arr[0][0]~q\,
	datac => \uart_module|u_RX|h_arr[0][2]~q\,
	datad => \uart_module|u_RX|h_arr[0][3]~q\,
	combout => \uart_module|u_RX|Mult1|mult_core|romout[0][8]~1_combout\);

-- Location: LCCOMB_X22_Y12_N10
\uart_module|u_RX|h_arr[1][2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[1][2]~7_combout\ = !\uart_module|u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(3),
	combout => \uart_module|u_RX|h_arr[1][2]~7_combout\);

-- Location: LCCOMB_X21_Y12_N16
\uart_module|u_RX|h_arr[1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[1][0]~2_combout\ = (\uart_module|u_RX|parse.heightparse~q\ & (!\uart_module|u_RX|wh_arr_counter\(1) & (\uart_module|u_RX|parser:h_arr_en~0_combout\ & \uart_module|u_RX|wh_arr_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.heightparse~q\,
	datab => \uart_module|u_RX|wh_arr_counter\(1),
	datac => \uart_module|u_RX|parser:h_arr_en~0_combout\,
	datad => \uart_module|u_RX|wh_arr_counter\(0),
	combout => \uart_module|u_RX|h_arr[1][0]~2_combout\);

-- Location: FF_X22_Y12_N11
\uart_module|u_RX|h_arr[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[1][2]~7_combout\,
	ena => \uart_module|u_RX|h_arr[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[1][2]~q\);

-- Location: FF_X22_Y12_N3
\uart_module|u_RX|h_arr[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \uart_module|u_RX|h_arr[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[1][0]~q\);

-- Location: LCCOMB_X22_Y12_N12
\uart_module|u_RX|h_arr[1][1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[1][1]~6_combout\ = !\uart_module|u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|h_arr[1][1]~6_combout\);

-- Location: FF_X22_Y12_N13
\uart_module|u_RX|h_arr[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[1][1]~6_combout\,
	ena => \uart_module|u_RX|h_arr[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[1][1]~q\);

-- Location: FF_X22_Y12_N17
\uart_module|u_RX|h_arr[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \uart_module|u_RX|h_arr[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[1][3]~q\);

-- Location: LCCOMB_X22_Y12_N4
\uart_module|u_RX|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add8~0_combout\ = (!\uart_module|u_RX|h_arr[1][2]~q\ & (\uart_module|u_RX|h_arr[1][3]~q\ & ((\uart_module|u_RX|h_arr[1][0]~q\) # (!\uart_module|u_RX|h_arr[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[1][2]~q\,
	datab => \uart_module|u_RX|h_arr[1][0]~q\,
	datac => \uart_module|u_RX|h_arr[1][1]~q\,
	datad => \uart_module|u_RX|h_arr[1][3]~q\,
	combout => \uart_module|u_RX|Add8~0_combout\);

-- Location: LCCOMB_X25_Y9_N8
\uart_module|u_RX|Mult1|mult_core|romout[0][7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\ = \uart_module|u_RX|h_arr[0][2]~q\ $ (((\uart_module|u_RX|h_arr[0][1]~q\ & (!\uart_module|u_RX|h_arr[0][0]~q\)) # (!\uart_module|u_RX|h_arr[0][1]~q\ & ((\uart_module|u_RX|h_arr[0][0]~q\) # 
-- (!\uart_module|u_RX|h_arr[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[0][1]~q\,
	datab => \uart_module|u_RX|h_arr[0][0]~q\,
	datac => \uart_module|u_RX|h_arr[0][2]~q\,
	datad => \uart_module|u_RX|h_arr[0][3]~q\,
	combout => \uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\);

-- Location: LCCOMB_X25_Y9_N10
\uart_module|u_RX|Mult1|mult_core|romout[0][6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult1|mult_core|romout[0][6]~3_combout\ = \uart_module|u_RX|h_arr[0][1]~q\ $ (((!\uart_module|u_RX|h_arr[0][0]~q\ & !\uart_module|u_RX|h_arr[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|h_arr[0][0]~q\,
	datac => \uart_module|u_RX|h_arr[0][1]~q\,
	datad => \uart_module|u_RX|h_arr[0][3]~q\,
	combout => \uart_module|u_RX|Mult1|mult_core|romout[0][6]~3_combout\);

-- Location: LCCOMB_X22_Y12_N14
\uart_module|u_RX|Add8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add8~1_combout\ = (\uart_module|u_RX|h_arr[1][2]~q\ & (((\uart_module|u_RX|h_arr[1][3]~q\)))) # (!\uart_module|u_RX|h_arr[1][2]~q\ & ((\uart_module|u_RX|h_arr[1][0]~q\ & (!\uart_module|u_RX|h_arr[1][1]~q\ & 
-- !\uart_module|u_RX|h_arr[1][3]~q\)) # (!\uart_module|u_RX|h_arr[1][0]~q\ & (\uart_module|u_RX|h_arr[1][1]~q\ & \uart_module|u_RX|h_arr[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[1][2]~q\,
	datab => \uart_module|u_RX|h_arr[1][0]~q\,
	datac => \uart_module|u_RX|h_arr[1][1]~q\,
	datad => \uart_module|u_RX|h_arr[1][3]~q\,
	combout => \uart_module|u_RX|Add8~1_combout\);

-- Location: LCCOMB_X25_Y9_N0
\uart_module|u_RX|Mult1|mult_core|romout[0][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\ = \uart_module|u_RX|h_arr[0][3]~q\ $ (!\uart_module|u_RX|h_arr[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|h_arr[0][3]~q\,
	datad => \uart_module|u_RX|h_arr[0][0]~q\,
	combout => \uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\);

-- Location: LCCOMB_X22_Y12_N28
\uart_module|u_RX|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add8~2_combout\ = (\uart_module|u_RX|h_arr[1][2]~q\ & (((!\uart_module|u_RX|h_arr[1][1]~q\ & \uart_module|u_RX|h_arr[1][3]~q\)))) # (!\uart_module|u_RX|h_arr[1][2]~q\ & ((\uart_module|u_RX|h_arr[1][0]~q\ & 
-- (\uart_module|u_RX|h_arr[1][1]~q\ & !\uart_module|u_RX|h_arr[1][3]~q\)) # (!\uart_module|u_RX|h_arr[1][0]~q\ & ((\uart_module|u_RX|h_arr[1][1]~q\) # (!\uart_module|u_RX|h_arr[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[1][2]~q\,
	datab => \uart_module|u_RX|h_arr[1][0]~q\,
	datac => \uart_module|u_RX|h_arr[1][1]~q\,
	datad => \uart_module|u_RX|h_arr[1][3]~q\,
	combout => \uart_module|u_RX|Add8~2_combout\);

-- Location: LCCOMB_X22_Y12_N16
\uart_module|u_RX|Add8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add8~3_combout\ = \uart_module|u_RX|h_arr[1][1]~q\ $ (\uart_module|u_RX|h_arr[1][3]~q\ $ (((\uart_module|u_RX|h_arr[1][2]~q\) # (!\uart_module|u_RX|h_arr[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[1][2]~q\,
	datab => \uart_module|u_RX|h_arr[1][1]~q\,
	datac => \uart_module|u_RX|h_arr[1][3]~q\,
	datad => \uart_module|u_RX|h_arr[1][0]~q\,
	combout => \uart_module|u_RX|Add8~3_combout\);

-- Location: LCCOMB_X22_Y12_N26
\uart_module|u_RX|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add8~4_combout\ = \uart_module|u_RX|h_arr[1][2]~q\ $ (!\uart_module|u_RX|h_arr[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[1][2]~q\,
	datad => \uart_module|u_RX|h_arr[1][0]~q\,
	combout => \uart_module|u_RX|Add8~4_combout\);

-- Location: LCCOMB_X25_Y9_N12
\uart_module|u_RX|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~0_combout\ = (\uart_module|u_RX|h_arr[1][1]~q\ & (!\uart_module|u_RX|h_arr[0][0]~q\ & VCC)) # (!\uart_module|u_RX|h_arr[1][1]~q\ & (\uart_module|u_RX|h_arr[0][0]~q\ $ (GND)))
-- \uart_module|u_RX|Add9~1\ = CARRY((!\uart_module|u_RX|h_arr[1][1]~q\ & !\uart_module|u_RX|h_arr[0][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[1][1]~q\,
	datab => \uart_module|u_RX|h_arr[0][0]~q\,
	datad => VCC,
	combout => \uart_module|u_RX|Add9~0_combout\,
	cout => \uart_module|u_RX|Add9~1\);

-- Location: LCCOMB_X25_Y9_N14
\uart_module|u_RX|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~2_combout\ = (\uart_module|u_RX|h_arr[0][1]~q\ & ((\uart_module|u_RX|Add8~4_combout\ & (\uart_module|u_RX|Add9~1\ & VCC)) # (!\uart_module|u_RX|Add8~4_combout\ & (!\uart_module|u_RX|Add9~1\)))) # (!\uart_module|u_RX|h_arr[0][1]~q\ & 
-- ((\uart_module|u_RX|Add8~4_combout\ & (!\uart_module|u_RX|Add9~1\)) # (!\uart_module|u_RX|Add8~4_combout\ & ((\uart_module|u_RX|Add9~1\) # (GND)))))
-- \uart_module|u_RX|Add9~3\ = CARRY((\uart_module|u_RX|h_arr[0][1]~q\ & (!\uart_module|u_RX|Add8~4_combout\ & !\uart_module|u_RX|Add9~1\)) # (!\uart_module|u_RX|h_arr[0][1]~q\ & ((!\uart_module|u_RX|Add9~1\) # (!\uart_module|u_RX|Add8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[0][1]~q\,
	datab => \uart_module|u_RX|Add8~4_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~1\,
	combout => \uart_module|u_RX|Add9~2_combout\,
	cout => \uart_module|u_RX|Add9~3\);

-- Location: LCCOMB_X25_Y9_N16
\uart_module|u_RX|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~4_combout\ = ((\uart_module|u_RX|Add8~3_combout\ $ (\uart_module|u_RX|h_arr[0][2]~q\ $ (\uart_module|u_RX|Add9~3\)))) # (GND)
-- \uart_module|u_RX|Add9~5\ = CARRY((\uart_module|u_RX|Add8~3_combout\ & ((!\uart_module|u_RX|Add9~3\) # (!\uart_module|u_RX|h_arr[0][2]~q\))) # (!\uart_module|u_RX|Add8~3_combout\ & (!\uart_module|u_RX|h_arr[0][2]~q\ & !\uart_module|u_RX|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add8~3_combout\,
	datab => \uart_module|u_RX|h_arr[0][2]~q\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~3\,
	combout => \uart_module|u_RX|Add9~4_combout\,
	cout => \uart_module|u_RX|Add9~5\);

-- Location: LCCOMB_X25_Y9_N18
\uart_module|u_RX|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~6_combout\ = (\uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\ & ((\uart_module|u_RX|Add8~2_combout\ & (\uart_module|u_RX|Add9~5\ & VCC)) # (!\uart_module|u_RX|Add8~2_combout\ & (!\uart_module|u_RX|Add9~5\)))) # 
-- (!\uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\ & ((\uart_module|u_RX|Add8~2_combout\ & (!\uart_module|u_RX|Add9~5\)) # (!\uart_module|u_RX|Add8~2_combout\ & ((\uart_module|u_RX|Add9~5\) # (GND)))))
-- \uart_module|u_RX|Add9~7\ = CARRY((\uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\ & (!\uart_module|u_RX|Add8~2_combout\ & !\uart_module|u_RX|Add9~5\)) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\ & ((!\uart_module|u_RX|Add9~5\) 
-- # (!\uart_module|u_RX|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult1|mult_core|romout[0][5]~4_combout\,
	datab => \uart_module|u_RX|Add8~2_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~5\,
	combout => \uart_module|u_RX|Add9~6_combout\,
	cout => \uart_module|u_RX|Add9~7\);

-- Location: LCCOMB_X25_Y9_N20
\uart_module|u_RX|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~8_combout\ = ((\uart_module|u_RX|Mult1|mult_core|romout[0][6]~3_combout\ $ (\uart_module|u_RX|Add8~1_combout\ $ (!\uart_module|u_RX|Add9~7\)))) # (GND)
-- \uart_module|u_RX|Add9~9\ = CARRY((\uart_module|u_RX|Mult1|mult_core|romout[0][6]~3_combout\ & ((\uart_module|u_RX|Add8~1_combout\) # (!\uart_module|u_RX|Add9~7\))) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][6]~3_combout\ & 
-- (\uart_module|u_RX|Add8~1_combout\ & !\uart_module|u_RX|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult1|mult_core|romout[0][6]~3_combout\,
	datab => \uart_module|u_RX|Add8~1_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~7\,
	combout => \uart_module|u_RX|Add9~8_combout\,
	cout => \uart_module|u_RX|Add9~9\);

-- Location: LCCOMB_X25_Y9_N22
\uart_module|u_RX|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~10_combout\ = (\uart_module|u_RX|Add8~0_combout\ & ((\uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\ & (\uart_module|u_RX|Add9~9\ & VCC)) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\ & 
-- (!\uart_module|u_RX|Add9~9\)))) # (!\uart_module|u_RX|Add8~0_combout\ & ((\uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\ & (!\uart_module|u_RX|Add9~9\)) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\ & 
-- ((\uart_module|u_RX|Add9~9\) # (GND)))))
-- \uart_module|u_RX|Add9~11\ = CARRY((\uart_module|u_RX|Add8~0_combout\ & (!\uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\ & !\uart_module|u_RX|Add9~9\)) # (!\uart_module|u_RX|Add8~0_combout\ & ((!\uart_module|u_RX|Add9~9\) # 
-- (!\uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add8~0_combout\,
	datab => \uart_module|u_RX|Mult1|mult_core|romout[0][7]~2_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~9\,
	combout => \uart_module|u_RX|Add9~10_combout\,
	cout => \uart_module|u_RX|Add9~11\);

-- Location: LCCOMB_X25_Y9_N24
\uart_module|u_RX|Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~12_combout\ = (\uart_module|u_RX|Mult1|mult_core|romout[0][8]~1_combout\ & (\uart_module|u_RX|Add9~11\ $ (GND))) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][8]~1_combout\ & (!\uart_module|u_RX|Add9~11\ & VCC))
-- \uart_module|u_RX|Add9~13\ = CARRY((\uart_module|u_RX|Mult1|mult_core|romout[0][8]~1_combout\ & !\uart_module|u_RX|Add9~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult1|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~11\,
	combout => \uart_module|u_RX|Add9~12_combout\,
	cout => \uart_module|u_RX|Add9~13\);

-- Location: LCCOMB_X25_Y9_N26
\uart_module|u_RX|Add9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~14_combout\ = (\uart_module|u_RX|Mult1|mult_core|romout[0][9]~0_combout\ & (!\uart_module|u_RX|Add9~13\)) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][9]~0_combout\ & ((\uart_module|u_RX|Add9~13\) # (GND)))
-- \uart_module|u_RX|Add9~15\ = CARRY((!\uart_module|u_RX|Add9~13\) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][9]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult1|mult_core|romout[0][9]~0_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~13\,
	combout => \uart_module|u_RX|Add9~14_combout\,
	cout => \uart_module|u_RX|Add9~15\);

-- Location: LCCOMB_X25_Y9_N28
\uart_module|u_RX|Add9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~16_combout\ = (\uart_module|u_RX|Mult1|mult_core|romout[0][10]~5_combout\ & (\uart_module|u_RX|Add9~15\ $ (GND))) # (!\uart_module|u_RX|Mult1|mult_core|romout[0][10]~5_combout\ & (!\uart_module|u_RX|Add9~15\ & VCC))
-- \uart_module|u_RX|Add9~17\ = CARRY((\uart_module|u_RX|Mult1|mult_core|romout[0][10]~5_combout\ & !\uart_module|u_RX|Add9~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mult1|mult_core|romout[0][10]~5_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Add9~15\,
	combout => \uart_module|u_RX|Add9~16_combout\,
	cout => \uart_module|u_RX|Add9~17\);

-- Location: LCCOMB_X25_Y9_N30
\uart_module|u_RX|Add9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add9~18_combout\ = \uart_module|u_RX|Add9~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Add9~17\,
	combout => \uart_module|u_RX|Add9~18_combout\);

-- Location: LCCOMB_X24_Y9_N4
\uart_module|u_RX|h_arr[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[2][3]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(4),
	combout => \uart_module|u_RX|h_arr[2][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N10
\uart_module|u_RX|h_arr[2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[2][0]~3_combout\ = (\uart_module|u_RX|parse.heightparse~q\ & (\uart_module|u_RX|wh_arr_counter\(1) & (\uart_module|u_RX|parser:h_arr_en~0_combout\ & !\uart_module|u_RX|wh_arr_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.heightparse~q\,
	datab => \uart_module|u_RX|wh_arr_counter\(1),
	datac => \uart_module|u_RX|parser:h_arr_en~0_combout\,
	datad => \uart_module|u_RX|wh_arr_counter\(0),
	combout => \uart_module|u_RX|h_arr[2][0]~3_combout\);

-- Location: FF_X24_Y9_N5
\uart_module|u_RX|h_arr[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[2][3]~feeder_combout\,
	ena => \uart_module|u_RX|h_arr[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[2][3]~q\);

-- Location: LCCOMB_X25_Y12_N6
\uart_module|u_RX|h_arr[2][2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[2][2]~8_combout\ = !\uart_module|u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|r_DATA_BUFFER\(3),
	combout => \uart_module|u_RX|h_arr[2][2]~8_combout\);

-- Location: FF_X25_Y12_N7
\uart_module|u_RX|h_arr[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[2][2]~8_combout\,
	ena => \uart_module|u_RX|h_arr[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[2][2]~q\);

-- Location: LCCOMB_X24_Y9_N6
\uart_module|u_RX|h_arr[2][1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[2][1]~9_combout\ = !\uart_module|u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|h_arr[2][1]~9_combout\);

-- Location: FF_X24_Y9_N7
\uart_module|u_RX|h_arr[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[2][1]~9_combout\,
	ena => \uart_module|u_RX|h_arr[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[2][1]~q\);

-- Location: LCCOMB_X24_Y9_N8
\uart_module|u_RX|img_height[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[1]~13_combout\ = (\uart_module|u_RX|h_arr[2][1]~q\ & (\uart_module|u_RX|h_arr[1][0]~q\ & VCC)) # (!\uart_module|u_RX|h_arr[2][1]~q\ & (\uart_module|u_RX|h_arr[1][0]~q\ $ (VCC)))
-- \uart_module|u_RX|img_height[1]~14\ = CARRY((!\uart_module|u_RX|h_arr[2][1]~q\ & \uart_module|u_RX|h_arr[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[2][1]~q\,
	datab => \uart_module|u_RX|h_arr[1][0]~q\,
	datad => VCC,
	combout => \uart_module|u_RX|img_height[1]~13_combout\,
	cout => \uart_module|u_RX|img_height[1]~14\);

-- Location: LCCOMB_X24_Y9_N10
\uart_module|u_RX|img_height[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[2]~15_combout\ = (\uart_module|u_RX|h_arr[2][2]~q\ & ((\uart_module|u_RX|Add9~0_combout\ & (!\uart_module|u_RX|img_height[1]~14\)) # (!\uart_module|u_RX|Add9~0_combout\ & ((\uart_module|u_RX|img_height[1]~14\) # (GND))))) # 
-- (!\uart_module|u_RX|h_arr[2][2]~q\ & ((\uart_module|u_RX|Add9~0_combout\ & (\uart_module|u_RX|img_height[1]~14\ & VCC)) # (!\uart_module|u_RX|Add9~0_combout\ & (!\uart_module|u_RX|img_height[1]~14\))))
-- \uart_module|u_RX|img_height[2]~16\ = CARRY((\uart_module|u_RX|h_arr[2][2]~q\ & ((!\uart_module|u_RX|img_height[1]~14\) # (!\uart_module|u_RX|Add9~0_combout\))) # (!\uart_module|u_RX|h_arr[2][2]~q\ & (!\uart_module|u_RX|Add9~0_combout\ & 
-- !\uart_module|u_RX|img_height[1]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[2][2]~q\,
	datab => \uart_module|u_RX|Add9~0_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[1]~14\,
	combout => \uart_module|u_RX|img_height[2]~15_combout\,
	cout => \uart_module|u_RX|img_height[2]~16\);

-- Location: LCCOMB_X24_Y9_N12
\uart_module|u_RX|img_height[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[3]~17_combout\ = ((\uart_module|u_RX|h_arr[2][3]~q\ $ (\uart_module|u_RX|Add9~2_combout\ $ (!\uart_module|u_RX|img_height[2]~16\)))) # (GND)
-- \uart_module|u_RX|img_height[3]~18\ = CARRY((\uart_module|u_RX|h_arr[2][3]~q\ & ((\uart_module|u_RX|Add9~2_combout\) # (!\uart_module|u_RX|img_height[2]~16\))) # (!\uart_module|u_RX|h_arr[2][3]~q\ & (\uart_module|u_RX|Add9~2_combout\ & 
-- !\uart_module|u_RX|img_height[2]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|h_arr[2][3]~q\,
	datab => \uart_module|u_RX|Add9~2_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[2]~16\,
	combout => \uart_module|u_RX|img_height[3]~17_combout\,
	cout => \uart_module|u_RX|img_height[3]~18\);

-- Location: LCCOMB_X24_Y9_N14
\uart_module|u_RX|img_height[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[4]~19_combout\ = (\uart_module|u_RX|Add9~4_combout\ & (!\uart_module|u_RX|img_height[3]~18\)) # (!\uart_module|u_RX|Add9~4_combout\ & ((\uart_module|u_RX|img_height[3]~18\) # (GND)))
-- \uart_module|u_RX|img_height[4]~20\ = CARRY((!\uart_module|u_RX|img_height[3]~18\) # (!\uart_module|u_RX|Add9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add9~4_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[3]~18\,
	combout => \uart_module|u_RX|img_height[4]~19_combout\,
	cout => \uart_module|u_RX|img_height[4]~20\);

-- Location: LCCOMB_X24_Y9_N16
\uart_module|u_RX|img_height[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[5]~21_combout\ = (\uart_module|u_RX|Add9~6_combout\ & (\uart_module|u_RX|img_height[4]~20\ $ (GND))) # (!\uart_module|u_RX|Add9~6_combout\ & (!\uart_module|u_RX|img_height[4]~20\ & VCC))
-- \uart_module|u_RX|img_height[5]~22\ = CARRY((\uart_module|u_RX|Add9~6_combout\ & !\uart_module|u_RX|img_height[4]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add9~6_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[4]~20\,
	combout => \uart_module|u_RX|img_height[5]~21_combout\,
	cout => \uart_module|u_RX|img_height[5]~22\);

-- Location: LCCOMB_X24_Y9_N18
\uart_module|u_RX|img_height[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[6]~23_combout\ = (\uart_module|u_RX|Add9~8_combout\ & (!\uart_module|u_RX|img_height[5]~22\)) # (!\uart_module|u_RX|Add9~8_combout\ & ((\uart_module|u_RX|img_height[5]~22\) # (GND)))
-- \uart_module|u_RX|img_height[6]~24\ = CARRY((!\uart_module|u_RX|img_height[5]~22\) # (!\uart_module|u_RX|Add9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add9~8_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[5]~22\,
	combout => \uart_module|u_RX|img_height[6]~23_combout\,
	cout => \uart_module|u_RX|img_height[6]~24\);

-- Location: LCCOMB_X24_Y9_N20
\uart_module|u_RX|img_height[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[7]~25_combout\ = (\uart_module|u_RX|Add9~10_combout\ & (\uart_module|u_RX|img_height[6]~24\ $ (GND))) # (!\uart_module|u_RX|Add9~10_combout\ & (!\uart_module|u_RX|img_height[6]~24\ & VCC))
-- \uart_module|u_RX|img_height[7]~26\ = CARRY((\uart_module|u_RX|Add9~10_combout\ & !\uart_module|u_RX|img_height[6]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add9~10_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[6]~24\,
	combout => \uart_module|u_RX|img_height[7]~25_combout\,
	cout => \uart_module|u_RX|img_height[7]~26\);

-- Location: LCCOMB_X24_Y9_N22
\uart_module|u_RX|img_height[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[8]~27_combout\ = (\uart_module|u_RX|Add9~12_combout\ & (!\uart_module|u_RX|img_height[7]~26\)) # (!\uart_module|u_RX|Add9~12_combout\ & ((\uart_module|u_RX|img_height[7]~26\) # (GND)))
-- \uart_module|u_RX|img_height[8]~28\ = CARRY((!\uart_module|u_RX|img_height[7]~26\) # (!\uart_module|u_RX|Add9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add9~12_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[7]~26\,
	combout => \uart_module|u_RX|img_height[8]~27_combout\,
	cout => \uart_module|u_RX|img_height[8]~28\);

-- Location: LCCOMB_X24_Y9_N24
\uart_module|u_RX|img_height[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[9]~29_combout\ = (\uart_module|u_RX|Add9~14_combout\ & (\uart_module|u_RX|img_height[8]~28\ $ (GND))) # (!\uart_module|u_RX|Add9~14_combout\ & (!\uart_module|u_RX|img_height[8]~28\ & VCC))
-- \uart_module|u_RX|img_height[9]~30\ = CARRY((\uart_module|u_RX|Add9~14_combout\ & !\uart_module|u_RX|img_height[8]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add9~14_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[8]~28\,
	combout => \uart_module|u_RX|img_height[9]~29_combout\,
	cout => \uart_module|u_RX|img_height[9]~30\);

-- Location: LCCOMB_X24_Y9_N26
\uart_module|u_RX|img_height[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[10]~31_combout\ = (\uart_module|u_RX|Add9~16_combout\ & (!\uart_module|u_RX|img_height[9]~30\)) # (!\uart_module|u_RX|Add9~16_combout\ & ((\uart_module|u_RX|img_height[9]~30\) # (GND)))
-- \uart_module|u_RX|img_height[10]~32\ = CARRY((!\uart_module|u_RX|img_height[9]~30\) # (!\uart_module|u_RX|Add9~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Add9~16_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[9]~30\,
	combout => \uart_module|u_RX|img_height[10]~31_combout\,
	cout => \uart_module|u_RX|img_height[10]~32\);

-- Location: LCCOMB_X24_Y9_N28
\uart_module|u_RX|img_height[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[11]~33_combout\ = (\uart_module|u_RX|Add9~18_combout\ & (\uart_module|u_RX|img_height[10]~32\ $ (GND))) # (!\uart_module|u_RX|Add9~18_combout\ & (!\uart_module|u_RX|img_height[10]~32\ & VCC))
-- \uart_module|u_RX|img_height[11]~34\ = CARRY((\uart_module|u_RX|Add9~18_combout\ & !\uart_module|u_RX|img_height[10]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add9~18_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|img_height[10]~32\,
	combout => \uart_module|u_RX|img_height[11]~33_combout\,
	cout => \uart_module|u_RX|img_height[11]~34\);

-- Location: LCCOMB_X24_Y9_N30
\uart_module|u_RX|img_height[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[12]~35_combout\ = \uart_module|u_RX|img_height[11]~34\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|img_height[11]~34\,
	combout => \uart_module|u_RX|img_height[12]~35_combout\);

-- Location: FF_X24_Y9_N31
\uart_module|u_RX|img_height[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[12]~35_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(12));

-- Location: FF_X24_Y9_N29
\uart_module|u_RX|img_height[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[11]~33_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(11));

-- Location: FF_X24_Y9_N27
\uart_module|u_RX|img_height[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[10]~31_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(10));

-- Location: FF_X24_Y9_N25
\uart_module|u_RX|img_height[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[9]~29_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(9));

-- Location: FF_X24_Y9_N23
\uart_module|u_RX|img_height[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[8]~27_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(8));

-- Location: FF_X24_Y9_N21
\uart_module|u_RX|img_height[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[7]~25_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(7));

-- Location: FF_X24_Y9_N19
\uart_module|u_RX|img_height[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[6]~23_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(6));

-- Location: FF_X24_Y9_N17
\uart_module|u_RX|img_height[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[5]~21_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(5));

-- Location: FF_X24_Y9_N15
\uart_module|u_RX|img_height[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[4]~19_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(4));

-- Location: FF_X24_Y9_N13
\uart_module|u_RX|img_height[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_height[3]~17_combout\,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(3));

-- Location: FF_X23_Y9_N5
\uart_module|u_RX|img_height[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_height[2]~15_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(2));

-- Location: FF_X23_Y9_N3
\uart_module|u_RX|img_height[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_height[1]~13_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(1));

-- Location: LCCOMB_X25_Y12_N28
\uart_module|u_RX|h_arr[2][0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|h_arr[2][0]~10_combout\ = !\uart_module|u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|r_DATA_BUFFER\(1),
	combout => \uart_module|u_RX|h_arr[2][0]~10_combout\);

-- Location: FF_X25_Y12_N29
\uart_module|u_RX|h_arr[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|h_arr[2][0]~10_combout\,
	ena => \uart_module|u_RX|h_arr[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|h_arr[2][0]~q\);

-- Location: LCCOMB_X24_Y10_N12
\uart_module|u_RX|img_height[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_height[0]~37_combout\ = !\uart_module|u_RX|h_arr[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|h_arr[2][0]~q\,
	combout => \uart_module|u_RX|img_height[0]~37_combout\);

-- Location: FF_X23_Y9_N1
\uart_module|u_RX|img_height[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_height[0]~37_combout\,
	sload => VCC,
	ena => \uart_module|u_RX|img_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_height\(0));

-- Location: LCCOMB_X23_Y9_N0
\uart_module|u_RX|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~0_combout\ = \uart_module|u_RX|img_height\(0) $ (VCC)
-- \uart_module|u_RX|Add14~1\ = CARRY(\uart_module|u_RX|img_height\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(0),
	datad => VCC,
	combout => \uart_module|u_RX|Add14~0_combout\,
	cout => \uart_module|u_RX|Add14~1\);

-- Location: LCCOMB_X23_Y9_N2
\uart_module|u_RX|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~2_combout\ = (\uart_module|u_RX|img_height\(1) & (\uart_module|u_RX|Add14~1\ & VCC)) # (!\uart_module|u_RX|img_height\(1) & (!\uart_module|u_RX|Add14~1\))
-- \uart_module|u_RX|Add14~3\ = CARRY((!\uart_module|u_RX|img_height\(1) & !\uart_module|u_RX|Add14~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(1),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~1\,
	combout => \uart_module|u_RX|Add14~2_combout\,
	cout => \uart_module|u_RX|Add14~3\);

-- Location: LCCOMB_X23_Y9_N4
\uart_module|u_RX|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~4_combout\ = (\uart_module|u_RX|img_height\(2) & ((GND) # (!\uart_module|u_RX|Add14~3\))) # (!\uart_module|u_RX|img_height\(2) & (\uart_module|u_RX|Add14~3\ $ (GND)))
-- \uart_module|u_RX|Add14~5\ = CARRY((\uart_module|u_RX|img_height\(2)) # (!\uart_module|u_RX|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(2),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~3\,
	combout => \uart_module|u_RX|Add14~4_combout\,
	cout => \uart_module|u_RX|Add14~5\);

-- Location: LCCOMB_X23_Y9_N6
\uart_module|u_RX|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~6_combout\ = (\uart_module|u_RX|img_height\(3) & (\uart_module|u_RX|Add14~5\ & VCC)) # (!\uart_module|u_RX|img_height\(3) & (!\uart_module|u_RX|Add14~5\))
-- \uart_module|u_RX|Add14~7\ = CARRY((!\uart_module|u_RX|img_height\(3) & !\uart_module|u_RX|Add14~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(3),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~5\,
	combout => \uart_module|u_RX|Add14~6_combout\,
	cout => \uart_module|u_RX|Add14~7\);

-- Location: LCCOMB_X23_Y9_N8
\uart_module|u_RX|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~8_combout\ = (\uart_module|u_RX|img_height\(4) & ((GND) # (!\uart_module|u_RX|Add14~7\))) # (!\uart_module|u_RX|img_height\(4) & (\uart_module|u_RX|Add14~7\ $ (GND)))
-- \uart_module|u_RX|Add14~9\ = CARRY((\uart_module|u_RX|img_height\(4)) # (!\uart_module|u_RX|Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(4),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~7\,
	combout => \uart_module|u_RX|Add14~8_combout\,
	cout => \uart_module|u_RX|Add14~9\);

-- Location: LCCOMB_X23_Y9_N10
\uart_module|u_RX|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~10_combout\ = (\uart_module|u_RX|img_height\(5) & (\uart_module|u_RX|Add14~9\ & VCC)) # (!\uart_module|u_RX|img_height\(5) & (!\uart_module|u_RX|Add14~9\))
-- \uart_module|u_RX|Add14~11\ = CARRY((!\uart_module|u_RX|img_height\(5) & !\uart_module|u_RX|Add14~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(5),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~9\,
	combout => \uart_module|u_RX|Add14~10_combout\,
	cout => \uart_module|u_RX|Add14~11\);

-- Location: LCCOMB_X23_Y9_N12
\uart_module|u_RX|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~12_combout\ = (\uart_module|u_RX|img_height\(6) & ((GND) # (!\uart_module|u_RX|Add14~11\))) # (!\uart_module|u_RX|img_height\(6) & (\uart_module|u_RX|Add14~11\ $ (GND)))
-- \uart_module|u_RX|Add14~13\ = CARRY((\uart_module|u_RX|img_height\(6)) # (!\uart_module|u_RX|Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(6),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~11\,
	combout => \uart_module|u_RX|Add14~12_combout\,
	cout => \uart_module|u_RX|Add14~13\);

-- Location: LCCOMB_X23_Y9_N14
\uart_module|u_RX|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~14_combout\ = (\uart_module|u_RX|img_height\(7) & (\uart_module|u_RX|Add14~13\ & VCC)) # (!\uart_module|u_RX|img_height\(7) & (!\uart_module|u_RX|Add14~13\))
-- \uart_module|u_RX|Add14~15\ = CARRY((!\uart_module|u_RX|img_height\(7) & !\uart_module|u_RX|Add14~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_height\(7),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~13\,
	combout => \uart_module|u_RX|Add14~14_combout\,
	cout => \uart_module|u_RX|Add14~15\);

-- Location: LCCOMB_X23_Y9_N16
\uart_module|u_RX|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~16_combout\ = (\uart_module|u_RX|img_height\(8) & ((GND) # (!\uart_module|u_RX|Add14~15\))) # (!\uart_module|u_RX|img_height\(8) & (\uart_module|u_RX|Add14~15\ $ (GND)))
-- \uart_module|u_RX|Add14~17\ = CARRY((\uart_module|u_RX|img_height\(8)) # (!\uart_module|u_RX|Add14~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(8),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~15\,
	combout => \uart_module|u_RX|Add14~16_combout\,
	cout => \uart_module|u_RX|Add14~17\);

-- Location: LCCOMB_X23_Y9_N18
\uart_module|u_RX|Add14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~18_combout\ = (\uart_module|u_RX|img_height\(9) & (\uart_module|u_RX|Add14~17\ & VCC)) # (!\uart_module|u_RX|img_height\(9) & (!\uart_module|u_RX|Add14~17\))
-- \uart_module|u_RX|Add14~19\ = CARRY((!\uart_module|u_RX|img_height\(9) & !\uart_module|u_RX|Add14~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(9),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~17\,
	combout => \uart_module|u_RX|Add14~18_combout\,
	cout => \uart_module|u_RX|Add14~19\);

-- Location: LCCOMB_X23_Y9_N20
\uart_module|u_RX|Add14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~20_combout\ = (\uart_module|u_RX|img_height\(10) & ((GND) # (!\uart_module|u_RX|Add14~19\))) # (!\uart_module|u_RX|img_height\(10) & (\uart_module|u_RX|Add14~19\ $ (GND)))
-- \uart_module|u_RX|Add14~21\ = CARRY((\uart_module|u_RX|img_height\(10)) # (!\uart_module|u_RX|Add14~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(10),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~19\,
	combout => \uart_module|u_RX|Add14~20_combout\,
	cout => \uart_module|u_RX|Add14~21\);

-- Location: LCCOMB_X23_Y9_N22
\uart_module|u_RX|Add14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~22_combout\ = (\uart_module|u_RX|img_height\(11) & (\uart_module|u_RX|Add14~21\ & VCC)) # (!\uart_module|u_RX|img_height\(11) & (!\uart_module|u_RX|Add14~21\))
-- \uart_module|u_RX|Add14~23\ = CARRY((!\uart_module|u_RX|img_height\(11) & !\uart_module|u_RX|Add14~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_height\(11),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~21\,
	combout => \uart_module|u_RX|Add14~22_combout\,
	cout => \uart_module|u_RX|Add14~23\);

-- Location: LCCOMB_X23_Y9_N24
\uart_module|u_RX|Add14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~24_combout\ = (\uart_module|u_RX|img_height\(12) & ((GND) # (!\uart_module|u_RX|Add14~23\))) # (!\uart_module|u_RX|img_height\(12) & (\uart_module|u_RX|Add14~23\ $ (GND)))
-- \uart_module|u_RX|Add14~25\ = CARRY((\uart_module|u_RX|img_height\(12)) # (!\uart_module|u_RX|Add14~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_height\(12),
	datad => VCC,
	cin => \uart_module|u_RX|Add14~23\,
	combout => \uart_module|u_RX|Add14~24_combout\,
	cout => \uart_module|u_RX|Add14~25\);

-- Location: LCCOMB_X23_Y9_N26
\uart_module|u_RX|Add14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~26_combout\ = !\uart_module|u_RX|Add14~25\
-- \uart_module|u_RX|Add14~27\ = CARRY(!\uart_module|u_RX|Add14~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|u_RX|Add14~25\,
	combout => \uart_module|u_RX|Add14~26_combout\,
	cout => \uart_module|u_RX|Add14~27\);

-- Location: LCCOMB_X23_Y9_N28
\uart_module|u_RX|Add14~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~28_combout\ = \uart_module|u_RX|Add14~27\ $ (GND)
-- \uart_module|u_RX|Add14~29\ = CARRY(!\uart_module|u_RX|Add14~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|u_RX|Add14~27\,
	combout => \uart_module|u_RX|Add14~28_combout\,
	cout => \uart_module|u_RX|Add14~29\);

-- Location: LCCOMB_X23_Y9_N30
\uart_module|u_RX|Add14~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add14~30_combout\ = !\uart_module|u_RX|Add14~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Add14~29\,
	combout => \uart_module|u_RX|Add14~30_combout\);

-- Location: LCCOMB_X22_Y9_N4
\uart_module|u_RX|LessThan8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~8_combout\ = (\uart_module|u_RX|img_elcount_row\(29) & (\uart_module|u_RX|img_elcount_row\(31) & (\uart_module|u_RX|Add14~30_combout\ & \uart_module|u_RX|img_elcount_row\(30)))) # (!\uart_module|u_RX|img_elcount_row\(29) & 
-- (!\uart_module|u_RX|img_elcount_row\(31) & (!\uart_module|u_RX|Add14~30_combout\ & !\uart_module|u_RX|img_elcount_row\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(29),
	datab => \uart_module|u_RX|img_elcount_row\(31),
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|img_elcount_row\(30),
	combout => \uart_module|u_RX|LessThan8~8_combout\);

-- Location: LCCOMB_X22_Y9_N14
\uart_module|u_RX|LessThan8~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~30_combout\ = (((!\uart_module|u_RX|img_elcount_row\(25)) # (!\uart_module|u_RX|img_elcount_row\(28))) # (!\uart_module|u_RX|img_elcount_row\(26))) # (!\uart_module|u_RX|img_elcount_row\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(27),
	datab => \uart_module|u_RX|img_elcount_row\(26),
	datac => \uart_module|u_RX|img_elcount_row\(28),
	datad => \uart_module|u_RX|img_elcount_row\(25),
	combout => \uart_module|u_RX|LessThan8~30_combout\);

-- Location: LCCOMB_X22_Y9_N12
\uart_module|u_RX|LessThan8~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~31_combout\ = ((!\uart_module|u_RX|img_elcount_row\(22)) # (!\uart_module|u_RX|img_elcount_row\(24))) # (!\uart_module|u_RX|img_elcount_row\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(23),
	datac => \uart_module|u_RX|img_elcount_row\(24),
	datad => \uart_module|u_RX|img_elcount_row\(22),
	combout => \uart_module|u_RX|LessThan8~31_combout\);

-- Location: LCCOMB_X22_Y9_N22
\uart_module|u_RX|LessThan8~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~32_combout\ = (\uart_module|u_RX|Add14~30_combout\ & ((\uart_module|u_RX|LessThan8~30_combout\) # (\uart_module|u_RX|LessThan8~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|LessThan8~30_combout\,
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|LessThan8~31_combout\,
	combout => \uart_module|u_RX|LessThan8~32_combout\);

-- Location: LCCOMB_X22_Y9_N2
\uart_module|u_RX|LessThan8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~12_combout\ = (\uart_module|u_RX|img_elcount_row\(31) & (((!\uart_module|u_RX|img_elcount_row\(30)) # (!\uart_module|u_RX|Add14~30_combout\)) # (!\uart_module|u_RX|img_elcount_row\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(29),
	datab => \uart_module|u_RX|img_elcount_row\(31),
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|img_elcount_row\(30),
	combout => \uart_module|u_RX|LessThan8~12_combout\);

-- Location: LCCOMB_X22_Y9_N26
\uart_module|u_RX|LessThan8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~14_combout\ = ((!\uart_module|u_RX|img_elcount_row\(17)) # (!\uart_module|u_RX|img_elcount_row\(15))) # (!\uart_module|u_RX|img_elcount_row\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(16),
	datac => \uart_module|u_RX|img_elcount_row\(15),
	datad => \uart_module|u_RX|img_elcount_row\(17),
	combout => \uart_module|u_RX|LessThan8~14_combout\);

-- Location: LCCOMB_X22_Y9_N24
\uart_module|u_RX|LessThan8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~13_combout\ = (((!\uart_module|u_RX|img_elcount_row\(20)) # (!\uart_module|u_RX|img_elcount_row\(18))) # (!\uart_module|u_RX|img_elcount_row\(19))) # (!\uart_module|u_RX|img_elcount_row\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(21),
	datab => \uart_module|u_RX|img_elcount_row\(19),
	datac => \uart_module|u_RX|img_elcount_row\(18),
	datad => \uart_module|u_RX|img_elcount_row\(20),
	combout => \uart_module|u_RX|LessThan8~13_combout\);

-- Location: LCCOMB_X22_Y9_N0
\uart_module|u_RX|LessThan8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~15_combout\ = (\uart_module|u_RX|Add14~30_combout\ & ((\uart_module|u_RX|LessThan8~14_combout\) # (\uart_module|u_RX|LessThan8~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~14_combout\,
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|LessThan8~13_combout\,
	combout => \uart_module|u_RX|LessThan8~15_combout\);

-- Location: LCCOMB_X22_Y9_N20
\uart_module|u_RX|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal5~1_combout\ = (\uart_module|u_RX|Add14~30_combout\ & (\uart_module|u_RX|img_elcount_row\(18) & (\uart_module|u_RX|img_elcount_row\(19) & \uart_module|u_RX|img_elcount_row\(20)))) # (!\uart_module|u_RX|Add14~30_combout\ & 
-- (!\uart_module|u_RX|img_elcount_row\(18) & (!\uart_module|u_RX|img_elcount_row\(19) & !\uart_module|u_RX|img_elcount_row\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Add14~30_combout\,
	datab => \uart_module|u_RX|img_elcount_row\(18),
	datac => \uart_module|u_RX|img_elcount_row\(19),
	datad => \uart_module|u_RX|img_elcount_row\(20),
	combout => \uart_module|u_RX|Equal5~1_combout\);

-- Location: LCCOMB_X22_Y9_N18
\uart_module|u_RX|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal5~0_combout\ = (\uart_module|u_RX|img_elcount_row\(16) & (\uart_module|u_RX|img_elcount_row\(15) & (\uart_module|u_RX|Add14~30_combout\ & \uart_module|u_RX|img_elcount_row\(17)))) # (!\uart_module|u_RX|img_elcount_row\(16) & 
-- (!\uart_module|u_RX|img_elcount_row\(15) & (!\uart_module|u_RX|Add14~30_combout\ & !\uart_module|u_RX|img_elcount_row\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(16),
	datab => \uart_module|u_RX|img_elcount_row\(15),
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|img_elcount_row\(17),
	combout => \uart_module|u_RX|Equal5~0_combout\);

-- Location: LCCOMB_X22_Y9_N10
\uart_module|u_RX|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Equal5~2_combout\ = (\uart_module|u_RX|Equal5~1_combout\ & (\uart_module|u_RX|Equal5~0_combout\ & (\uart_module|u_RX|img_elcount_row\(21) $ (!\uart_module|u_RX|Add14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(21),
	datab => \uart_module|u_RX|Equal5~1_combout\,
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|Equal5~0_combout\,
	combout => \uart_module|u_RX|Equal5~2_combout\);

-- Location: LCCOMB_X22_Y10_N30
\uart_module|u_RX|LessThan8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~16_combout\ = (\uart_module|u_RX|img_elcount_row\(14) & (!\uart_module|u_RX|img_elcount_row\(13) & (\uart_module|u_RX|Add14~28_combout\ & \uart_module|u_RX|Add14~26_combout\))) # (!\uart_module|u_RX|img_elcount_row\(14) & 
-- ((\uart_module|u_RX|Add14~28_combout\) # ((!\uart_module|u_RX|img_elcount_row\(13) & \uart_module|u_RX|Add14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(13),
	datab => \uart_module|u_RX|img_elcount_row\(14),
	datac => \uart_module|u_RX|Add14~28_combout\,
	datad => \uart_module|u_RX|Add14~26_combout\,
	combout => \uart_module|u_RX|LessThan8~16_combout\);

-- Location: LCCOMB_X22_Y10_N0
\uart_module|u_RX|LessThan8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~2_combout\ = (\uart_module|u_RX|img_elcount_row\(13) & (\uart_module|u_RX|Add14~26_combout\ & (\uart_module|u_RX|img_elcount_row\(14) $ (!\uart_module|u_RX|Add14~28_combout\)))) # (!\uart_module|u_RX|img_elcount_row\(13) & 
-- (!\uart_module|u_RX|Add14~26_combout\ & (\uart_module|u_RX|img_elcount_row\(14) $ (!\uart_module|u_RX|Add14~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(13),
	datab => \uart_module|u_RX|img_elcount_row\(14),
	datac => \uart_module|u_RX|Add14~28_combout\,
	datad => \uart_module|u_RX|Add14~26_combout\,
	combout => \uart_module|u_RX|LessThan8~2_combout\);

-- Location: LCCOMB_X22_Y10_N18
\uart_module|u_RX|LessThan8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~3_combout\ = \uart_module|u_RX|img_elcount_row\(11) $ (\uart_module|u_RX|Add14~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(11),
	datad => \uart_module|u_RX|Add14~22_combout\,
	combout => \uart_module|u_RX|LessThan8~3_combout\);

-- Location: LCCOMB_X22_Y10_N24
\uart_module|u_RX|LessThan8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~4_combout\ = (\uart_module|u_RX|LessThan8~2_combout\ & (!\uart_module|u_RX|LessThan8~3_combout\ & (\uart_module|u_RX|img_elcount_row\(12) $ (!\uart_module|u_RX|Add14~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(12),
	datab => \uart_module|u_RX|LessThan8~2_combout\,
	datac => \uart_module|u_RX|Add14~24_combout\,
	datad => \uart_module|u_RX|LessThan8~3_combout\,
	combout => \uart_module|u_RX|LessThan8~4_combout\);

-- Location: LCCOMB_X22_Y10_N4
\uart_module|u_RX|LessThan8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~17_combout\ = (!\uart_module|u_RX|img_elcount_row\(11) & \uart_module|u_RX|Add14~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(11),
	datad => \uart_module|u_RX|Add14~22_combout\,
	combout => \uart_module|u_RX|LessThan8~17_combout\);

-- Location: LCCOMB_X22_Y10_N22
\uart_module|u_RX|LessThan8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~18_combout\ = (\uart_module|u_RX|LessThan8~2_combout\ & ((\uart_module|u_RX|img_elcount_row\(12) & (\uart_module|u_RX|LessThan8~17_combout\ & \uart_module|u_RX|Add14~24_combout\)) # (!\uart_module|u_RX|img_elcount_row\(12) & 
-- ((\uart_module|u_RX|LessThan8~17_combout\) # (\uart_module|u_RX|Add14~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(12),
	datab => \uart_module|u_RX|LessThan8~17_combout\,
	datac => \uart_module|u_RX|Add14~24_combout\,
	datad => \uart_module|u_RX|LessThan8~2_combout\,
	combout => \uart_module|u_RX|LessThan8~18_combout\);

-- Location: LCCOMB_X22_Y10_N20
\uart_module|u_RX|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~0_combout\ = (\uart_module|u_RX|img_elcount_row\(9) & (\uart_module|u_RX|Add14~18_combout\ & (\uart_module|u_RX|img_elcount_row\(10) $ (!\uart_module|u_RX|Add14~20_combout\)))) # (!\uart_module|u_RX|img_elcount_row\(9) & 
-- (!\uart_module|u_RX|Add14~18_combout\ & (\uart_module|u_RX|img_elcount_row\(10) $ (!\uart_module|u_RX|Add14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(9),
	datab => \uart_module|u_RX|img_elcount_row\(10),
	datac => \uart_module|u_RX|Add14~20_combout\,
	datad => \uart_module|u_RX|Add14~18_combout\,
	combout => \uart_module|u_RX|LessThan8~0_combout\);

-- Location: LCCOMB_X22_Y10_N6
\uart_module|u_RX|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~1_combout\ = (\uart_module|u_RX|LessThan8~0_combout\ & (\uart_module|u_RX|img_elcount_row\(8) $ (!\uart_module|u_RX|Add14~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(8),
	datac => \uart_module|u_RX|Add14~16_combout\,
	datad => \uart_module|u_RX|LessThan8~0_combout\,
	combout => \uart_module|u_RX|LessThan8~1_combout\);

-- Location: LCCOMB_X23_Y10_N8
\uart_module|u_RX|LessThan8~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~25_combout\ = (\uart_module|u_RX|img_elcount_row\(5) & (!\uart_module|u_RX|img_elcount_row\(4) & (\uart_module|u_RX|Add14~10_combout\ & \uart_module|u_RX|Add14~8_combout\))) # (!\uart_module|u_RX|img_elcount_row\(5) & 
-- ((\uart_module|u_RX|Add14~10_combout\) # ((!\uart_module|u_RX|img_elcount_row\(4) & \uart_module|u_RX|Add14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(4),
	datab => \uart_module|u_RX|img_elcount_row\(5),
	datac => \uart_module|u_RX|Add14~10_combout\,
	datad => \uart_module|u_RX|Add14~8_combout\,
	combout => \uart_module|u_RX|LessThan8~25_combout\);

-- Location: LCCOMB_X23_Y10_N26
\uart_module|u_RX|LessThan8~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~24_combout\ = (\uart_module|u_RX|img_elcount_row\(7) & (!\uart_module|u_RX|img_elcount_row\(6) & (\uart_module|u_RX|Add14~12_combout\ & \uart_module|u_RX|Add14~14_combout\))) # (!\uart_module|u_RX|img_elcount_row\(7) & 
-- ((\uart_module|u_RX|Add14~14_combout\) # ((!\uart_module|u_RX|img_elcount_row\(6) & \uart_module|u_RX|Add14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(6),
	datab => \uart_module|u_RX|img_elcount_row\(7),
	datac => \uart_module|u_RX|Add14~12_combout\,
	datad => \uart_module|u_RX|Add14~14_combout\,
	combout => \uart_module|u_RX|LessThan8~24_combout\);

-- Location: LCCOMB_X23_Y10_N12
\uart_module|u_RX|LessThan8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~5_combout\ = (\uart_module|u_RX|img_elcount_row\(6) & (\uart_module|u_RX|Add14~12_combout\ & (\uart_module|u_RX|img_elcount_row\(7) $ (!\uart_module|u_RX|Add14~14_combout\)))) # (!\uart_module|u_RX|img_elcount_row\(6) & 
-- (!\uart_module|u_RX|Add14~12_combout\ & (\uart_module|u_RX|img_elcount_row\(7) $ (!\uart_module|u_RX|Add14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(6),
	datab => \uart_module|u_RX|img_elcount_row\(7),
	datac => \uart_module|u_RX|Add14~12_combout\,
	datad => \uart_module|u_RX|Add14~14_combout\,
	combout => \uart_module|u_RX|LessThan8~5_combout\);

-- Location: LCCOMB_X23_Y10_N18
\uart_module|u_RX|LessThan8~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~26_combout\ = (\uart_module|u_RX|LessThan8~24_combout\) # ((\uart_module|u_RX|LessThan8~25_combout\ & \uart_module|u_RX|LessThan8~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|LessThan8~25_combout\,
	datac => \uart_module|u_RX|LessThan8~24_combout\,
	datad => \uart_module|u_RX|LessThan8~5_combout\,
	combout => \uart_module|u_RX|LessThan8~26_combout\);

-- Location: LCCOMB_X22_Y10_N8
\uart_module|u_RX|LessThan8~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~22_combout\ = (\uart_module|u_RX|img_elcount_row\(10) & (!\uart_module|u_RX|img_elcount_row\(9) & (\uart_module|u_RX|Add14~20_combout\ & \uart_module|u_RX|Add14~18_combout\))) # (!\uart_module|u_RX|img_elcount_row\(10) & 
-- ((\uart_module|u_RX|Add14~20_combout\) # ((!\uart_module|u_RX|img_elcount_row\(9) & \uart_module|u_RX|Add14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(9),
	datab => \uart_module|u_RX|img_elcount_row\(10),
	datac => \uart_module|u_RX|Add14~20_combout\,
	datad => \uart_module|u_RX|Add14~18_combout\,
	combout => \uart_module|u_RX|LessThan8~22_combout\);

-- Location: LCCOMB_X22_Y10_N26
\uart_module|u_RX|LessThan8~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~23_combout\ = (\uart_module|u_RX|LessThan8~22_combout\) # ((!\uart_module|u_RX|img_elcount_row\(8) & (\uart_module|u_RX|Add14~16_combout\ & \uart_module|u_RX|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(8),
	datab => \uart_module|u_RX|Add14~16_combout\,
	datac => \uart_module|u_RX|LessThan8~22_combout\,
	datad => \uart_module|u_RX|LessThan8~0_combout\,
	combout => \uart_module|u_RX|LessThan8~23_combout\);

-- Location: LCCOMB_X23_Y10_N28
\uart_module|u_RX|LessThan8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~19_combout\ = (\uart_module|u_RX|img_elcount_row\(1) & (!\uart_module|u_RX|img_elcount_row\(0) & (\uart_module|u_RX|Add14~0_combout\ & \uart_module|u_RX|Add14~2_combout\))) # (!\uart_module|u_RX|img_elcount_row\(1) & 
-- ((\uart_module|u_RX|Add14~2_combout\) # ((!\uart_module|u_RX|img_elcount_row\(0) & \uart_module|u_RX|Add14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(0),
	datab => \uart_module|u_RX|Add14~0_combout\,
	datac => \uart_module|u_RX|img_elcount_row\(1),
	datad => \uart_module|u_RX|Add14~2_combout\,
	combout => \uart_module|u_RX|LessThan8~19_combout\);

-- Location: LCCOMB_X23_Y10_N10
\uart_module|u_RX|LessThan8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~20_combout\ = (\uart_module|u_RX|img_elcount_row\(2) & (\uart_module|u_RX|Add14~4_combout\ & \uart_module|u_RX|LessThan8~19_combout\)) # (!\uart_module|u_RX|img_elcount_row\(2) & ((\uart_module|u_RX|Add14~4_combout\) # 
-- (\uart_module|u_RX|LessThan8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row\(2),
	datac => \uart_module|u_RX|Add14~4_combout\,
	datad => \uart_module|u_RX|LessThan8~19_combout\,
	combout => \uart_module|u_RX|LessThan8~20_combout\);

-- Location: LCCOMB_X23_Y10_N30
\uart_module|u_RX|LessThan8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~6_combout\ = \uart_module|u_RX|img_elcount_row\(4) $ (\uart_module|u_RX|Add14~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(4),
	datad => \uart_module|u_RX|Add14~8_combout\,
	combout => \uart_module|u_RX|LessThan8~6_combout\);

-- Location: LCCOMB_X23_Y10_N24
\uart_module|u_RX|LessThan8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~7_combout\ = (!\uart_module|u_RX|LessThan8~6_combout\ & (\uart_module|u_RX|LessThan8~5_combout\ & (\uart_module|u_RX|img_elcount_row\(5) $ (!\uart_module|u_RX|Add14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(5),
	datab => \uart_module|u_RX|Add14~10_combout\,
	datac => \uart_module|u_RX|LessThan8~6_combout\,
	datad => \uart_module|u_RX|LessThan8~5_combout\,
	combout => \uart_module|u_RX|LessThan8~7_combout\);

-- Location: LCCOMB_X23_Y10_N4
\uart_module|u_RX|LessThan8~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~21_combout\ = (\uart_module|u_RX|LessThan8~7_combout\ & ((\uart_module|u_RX|LessThan8~20_combout\ & ((\uart_module|u_RX|Add14~6_combout\) # (!\uart_module|u_RX|img_elcount_row\(3)))) # (!\uart_module|u_RX|LessThan8~20_combout\ 
-- & (!\uart_module|u_RX|img_elcount_row\(3) & \uart_module|u_RX|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~20_combout\,
	datab => \uart_module|u_RX|img_elcount_row\(3),
	datac => \uart_module|u_RX|Add14~6_combout\,
	datad => \uart_module|u_RX|LessThan8~7_combout\,
	combout => \uart_module|u_RX|LessThan8~21_combout\);

-- Location: LCCOMB_X22_Y10_N16
\uart_module|u_RX|LessThan8~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~27_combout\ = (\uart_module|u_RX|LessThan8~23_combout\) # ((\uart_module|u_RX|LessThan8~1_combout\ & ((\uart_module|u_RX|LessThan8~26_combout\) # (\uart_module|u_RX|LessThan8~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~1_combout\,
	datab => \uart_module|u_RX|LessThan8~26_combout\,
	datac => \uart_module|u_RX|LessThan8~23_combout\,
	datad => \uart_module|u_RX|LessThan8~21_combout\,
	combout => \uart_module|u_RX|LessThan8~27_combout\);

-- Location: LCCOMB_X22_Y10_N14
\uart_module|u_RX|LessThan8~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~28_combout\ = (\uart_module|u_RX|LessThan8~16_combout\) # ((\uart_module|u_RX|LessThan8~18_combout\) # ((\uart_module|u_RX|LessThan8~4_combout\ & \uart_module|u_RX|LessThan8~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~16_combout\,
	datab => \uart_module|u_RX|LessThan8~4_combout\,
	datac => \uart_module|u_RX|LessThan8~18_combout\,
	datad => \uart_module|u_RX|LessThan8~27_combout\,
	combout => \uart_module|u_RX|LessThan8~28_combout\);

-- Location: LCCOMB_X22_Y9_N30
\uart_module|u_RX|LessThan8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~10_combout\ = (\uart_module|u_RX|img_elcount_row\(27) & (\uart_module|u_RX|img_elcount_row\(26) & (\uart_module|u_RX|Add14~30_combout\ & \uart_module|u_RX|img_elcount_row\(25)))) # (!\uart_module|u_RX|img_elcount_row\(27) & 
-- (!\uart_module|u_RX|img_elcount_row\(26) & (!\uart_module|u_RX|Add14~30_combout\ & !\uart_module|u_RX|img_elcount_row\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(27),
	datab => \uart_module|u_RX|img_elcount_row\(26),
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|img_elcount_row\(25),
	combout => \uart_module|u_RX|LessThan8~10_combout\);

-- Location: LCCOMB_X22_Y9_N28
\uart_module|u_RX|LessThan8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~9_combout\ = (\uart_module|u_RX|img_elcount_row\(24) & (\uart_module|u_RX|img_elcount_row\(23) & (\uart_module|u_RX|Add14~30_combout\ & \uart_module|u_RX|img_elcount_row\(22)))) # (!\uart_module|u_RX|img_elcount_row\(24) & 
-- (!\uart_module|u_RX|img_elcount_row\(23) & (!\uart_module|u_RX|Add14~30_combout\ & !\uart_module|u_RX|img_elcount_row\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(24),
	datab => \uart_module|u_RX|img_elcount_row\(23),
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|img_elcount_row\(22),
	combout => \uart_module|u_RX|LessThan8~9_combout\);

-- Location: LCCOMB_X22_Y9_N16
\uart_module|u_RX|LessThan8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~11_combout\ = (\uart_module|u_RX|LessThan8~10_combout\ & (\uart_module|u_RX|LessThan8~9_combout\ & (\uart_module|u_RX|img_elcount_row\(28) $ (!\uart_module|u_RX|Add14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~10_combout\,
	datab => \uart_module|u_RX|img_elcount_row\(28),
	datac => \uart_module|u_RX|Add14~30_combout\,
	datad => \uart_module|u_RX|LessThan8~9_combout\,
	combout => \uart_module|u_RX|LessThan8~11_combout\);

-- Location: LCCOMB_X22_Y10_N28
\uart_module|u_RX|LessThan8~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~29_combout\ = (\uart_module|u_RX|LessThan8~11_combout\ & ((\uart_module|u_RX|LessThan8~15_combout\) # ((\uart_module|u_RX|Equal5~2_combout\ & \uart_module|u_RX|LessThan8~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~15_combout\,
	datab => \uart_module|u_RX|Equal5~2_combout\,
	datac => \uart_module|u_RX|LessThan8~28_combout\,
	datad => \uart_module|u_RX|LessThan8~11_combout\,
	combout => \uart_module|u_RX|LessThan8~29_combout\);

-- Location: LCCOMB_X22_Y10_N2
\uart_module|u_RX|LessThan8~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|LessThan8~33_combout\ = (\uart_module|u_RX|LessThan8~12_combout\) # ((\uart_module|u_RX|LessThan8~8_combout\ & ((\uart_module|u_RX|LessThan8~32_combout\) # (\uart_module|u_RX|LessThan8~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~8_combout\,
	datab => \uart_module|u_RX|LessThan8~32_combout\,
	datac => \uart_module|u_RX|LessThan8~12_combout\,
	datad => \uart_module|u_RX|LessThan8~29_combout\,
	combout => \uart_module|u_RX|LessThan8~33_combout\);

-- Location: LCCOMB_X22_Y10_N12
\uart_module|u_RX|img_elcount_row[31]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[31]~51_combout\ = (\uart_module|u_RX|Equal4~14_combout\ & (\uart_module|u_RX|LessThan8~33_combout\ & (\uart_module|u_RX|parser~13_combout\ & \uart_module|u_RX|LessThan7~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal4~14_combout\,
	datab => \uart_module|u_RX|LessThan8~33_combout\,
	datac => \uart_module|u_RX|parser~13_combout\,
	datad => \uart_module|u_RX|LessThan7~25_combout\,
	combout => \uart_module|u_RX|img_elcount_row[31]~51_combout\);

-- Location: LCCOMB_X21_Y10_N0
\uart_module|u_RX|img_elcount_row[0]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_elcount_row[0]~94_combout\ = \uart_module|u_RX|img_elcount_row[31]~51_combout\ $ (\uart_module|u_RX|img_elcount_row\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_row[31]~51_combout\,
	datac => \uart_module|u_RX|img_elcount_row\(0),
	combout => \uart_module|u_RX|img_elcount_row[0]~94_combout\);

-- Location: FF_X21_Y10_N1
\uart_module|u_RX|img_elcount_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_elcount_row[0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_elcount_row\(0));

-- Location: LCCOMB_X23_Y10_N22
\uart_module|u_RX|img_state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~14_combout\ = (\uart_module|u_RX|img_elcount_row\(0) & (\uart_module|u_RX|Add14~0_combout\ & (\uart_module|u_RX|img_elcount_row\(3) $ (!\uart_module|u_RX|Add14~6_combout\)))) # (!\uart_module|u_RX|img_elcount_row\(0) & 
-- (!\uart_module|u_RX|Add14~0_combout\ & (\uart_module|u_RX|img_elcount_row\(3) $ (!\uart_module|u_RX|Add14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(0),
	datab => \uart_module|u_RX|img_elcount_row\(3),
	datac => \uart_module|u_RX|Add14~6_combout\,
	datad => \uart_module|u_RX|Add14~0_combout\,
	combout => \uart_module|u_RX|img_state~14_combout\);

-- Location: LCCOMB_X23_Y10_N20
\uart_module|u_RX|img_state~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~15_combout\ = (\uart_module|u_RX|img_state~14_combout\ & (\uart_module|u_RX|LessThan8~11_combout\ & \uart_module|u_RX|Equal5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state~14_combout\,
	datac => \uart_module|u_RX|LessThan8~11_combout\,
	datad => \uart_module|u_RX|Equal5~2_combout\,
	combout => \uart_module|u_RX|img_state~15_combout\);

-- Location: LCCOMB_X23_Y10_N14
\uart_module|u_RX|img_state~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~12_combout\ = (\uart_module|u_RX|img_elcount_row\(1) & (\uart_module|u_RX|Add14~2_combout\ & (\uart_module|u_RX|Add14~4_combout\ $ (!\uart_module|u_RX|img_elcount_row\(2))))) # (!\uart_module|u_RX|img_elcount_row\(1) & 
-- (!\uart_module|u_RX|Add14~2_combout\ & (\uart_module|u_RX|Add14~4_combout\ $ (!\uart_module|u_RX|img_elcount_row\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_row\(1),
	datab => \uart_module|u_RX|Add14~4_combout\,
	datac => \uart_module|u_RX|img_elcount_row\(2),
	datad => \uart_module|u_RX|Add14~2_combout\,
	combout => \uart_module|u_RX|img_state~12_combout\);

-- Location: LCCOMB_X23_Y10_N16
\uart_module|u_RX|img_state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~13_combout\ = (\uart_module|u_RX|LessThan8~8_combout\ & (\uart_module|u_RX|LessThan8~7_combout\ & (\uart_module|u_RX|img_state~12_combout\ & \uart_module|u_RX|LessThan8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|LessThan8~8_combout\,
	datab => \uart_module|u_RX|LessThan8~7_combout\,
	datac => \uart_module|u_RX|img_state~12_combout\,
	datad => \uart_module|u_RX|LessThan8~4_combout\,
	combout => \uart_module|u_RX|img_state~13_combout\);

-- Location: LCCOMB_X23_Y10_N6
\uart_module|u_RX|img_state~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~16_combout\ = (\uart_module|u_RX|img_state~15_combout\ & (\uart_module|u_RX|LessThan8~1_combout\ & \uart_module|u_RX|img_state~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_state~15_combout\,
	datac => \uart_module|u_RX|LessThan8~1_combout\,
	datad => \uart_module|u_RX|img_state~13_combout\,
	combout => \uart_module|u_RX|img_state~16_combout\);

-- Location: LCCOMB_X18_Y11_N12
\uart_module|u_RX|img_state~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~17_combout\ = (\uart_module|u_RX|Equal4~14_combout\ & (\uart_module|u_RX|img_state~16_combout\ & (!\uart_module|u_RX|LessThan8~33_combout\ & \uart_module|u_RX|LessThan7~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal4~14_combout\,
	datab => \uart_module|u_RX|img_state~16_combout\,
	datac => \uart_module|u_RX|LessThan8~33_combout\,
	datad => \uart_module|u_RX|LessThan7~25_combout\,
	combout => \uart_module|u_RX|img_state~17_combout\);

-- Location: LCCOMB_X18_Y11_N4
\uart_module|u_RX|img_state.initial~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state.initial~5_combout\ = (\uart_module|u_RX|img_state.initial~4_combout\) # ((\uart_module|u_RX|parser~11_combout\ & (\uart_module|u_RX|parser~12_combout\ & \uart_module|u_RX|img_state~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.initial~4_combout\,
	datab => \uart_module|u_RX|parser~11_combout\,
	datac => \uart_module|u_RX|parser~12_combout\,
	datad => \uart_module|u_RX|img_state~17_combout\,
	combout => \uart_module|u_RX|img_state.initial~5_combout\);

-- Location: FF_X18_Y11_N5
\uart_module|u_RX|img_state.initial\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_state.initial~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_state.initial~q\);

-- Location: LCCOMB_X18_Y11_N16
\uart_module|u_RX|img_state~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state~19_combout\ = ((\uart_module|u_RX|img_state.initial~q\) # ((!\uart_module|u_RX|Equal2~1_combout\) # (!\uart_module|u_RX|img_state~18_combout\))) # (!\uart_module|u_RX|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Equal2~0_combout\,
	datab => \uart_module|u_RX|img_state.initial~q\,
	datac => \uart_module|u_RX|img_state~18_combout\,
	datad => \uart_module|u_RX|Equal2~1_combout\,
	combout => \uart_module|u_RX|img_state~19_combout\);

-- Location: LCCOMB_X18_Y11_N18
\uart_module|u_RX|img_state.running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state.running~0_combout\ = (\uart_module|u_RX|parser~13_combout\ & (!\uart_module|u_RX|img_state~17_combout\ & ((\uart_module|u_RX|img_state.running~q\) # (!\uart_module|u_RX|img_state~19_combout\)))) # 
-- (!\uart_module|u_RX|parser~13_combout\ & (((\uart_module|u_RX|img_state.running~q\)) # (!\uart_module|u_RX|img_state~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~13_combout\,
	datab => \uart_module|u_RX|img_state~19_combout\,
	datac => \uart_module|u_RX|img_state.running~q\,
	datad => \uart_module|u_RX|img_state~17_combout\,
	combout => \uart_module|u_RX|img_state.running~0_combout\);

-- Location: FF_X18_Y11_N19
\uart_module|u_RX|img_state.running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_state.running~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_state.running~q\);

-- Location: LCCOMB_X18_Y11_N28
\uart_module|u_RX|rgb_firstrun~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb_firstrun~2_combout\ = (\uart_module|u_RX|rgb_firstrun~q\) # ((\uart_module|u_RX|img_state.running~q\ & (\uart_module|u_RX|img_state~18_combout\ & !\uart_module|u_RX|rgb_elcount[15]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.running~q\,
	datab => \uart_module|u_RX|img_state~18_combout\,
	datac => \uart_module|u_RX|rgb_firstrun~q\,
	datad => \uart_module|u_RX|rgb_elcount[15]~36_combout\,
	combout => \uart_module|u_RX|rgb_firstrun~2_combout\);

-- Location: FF_X18_Y11_N29
\uart_module|u_RX|rgb_firstrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb_firstrun~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb_firstrun~q\);

-- Location: LCCOMB_X19_Y11_N2
\uart_module|u_RX|parser~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~12_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & (\uart_module|u_RX|rgb_firstrun~q\ & (!\uart_module|u_RX|rgb_elcount\(0) & !\uart_module|u_RX|rgb_elcount\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.finished~q\,
	datab => \uart_module|u_RX|rgb_firstrun~q\,
	datac => \uart_module|u_RX|rgb_elcount\(0),
	datad => \uart_module|u_RX|rgb_elcount\(31),
	combout => \uart_module|u_RX|parser~12_combout\);

-- Location: LCCOMB_X24_Y12_N22
\uart_module|u_RX|parser~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|parser~13_combout\ = (\uart_module|u_RX|parser~12_combout\ & \uart_module|u_RX|parser~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~12_combout\,
	datad => \uart_module|u_RX|parser~11_combout\,
	combout => \uart_module|u_RX|parser~13_combout\);

-- Location: LCCOMB_X18_Y11_N14
\uart_module|u_RX|img_state.finished~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_state.finished~0_combout\ = (\uart_module|u_RX|parser~13_combout\ & ((\uart_module|u_RX|img_state~17_combout\) # ((\uart_module|u_RX|img_state~19_combout\ & \uart_module|u_RX|img_state.finished~q\)))) # 
-- (!\uart_module|u_RX|parser~13_combout\ & (\uart_module|u_RX|img_state~19_combout\ & (\uart_module|u_RX|img_state.finished~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~13_combout\,
	datab => \uart_module|u_RX|img_state~19_combout\,
	datac => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|img_state~17_combout\,
	combout => \uart_module|u_RX|img_state.finished~0_combout\);

-- Location: FF_X18_Y11_N15
\uart_module|u_RX|img_state.finished\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_state.finished~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_state.finished~q\);

-- Location: DSPMULT_X20_Y10_N0
\uart_module|u_RX|Mult2|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \i_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => \uart_module|u_RX|img_state~18_combout\,
	dataa => \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uart_module|u_RX|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y10_N2
\uart_module|u_RX|Mult2|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \uart_module|u_RX|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y10_N2
\uart_module|u_RX|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~0_combout\ = (\uart_module|u_RX|Mult2|auto_generated|mac_out2~dataout\ & (\uart_module|u_RX|img_elcount_col\(0) $ (VCC))) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~dataout\ & (\uart_module|u_RX|img_elcount_col\(0) & VCC))
-- \uart_module|u_RX|Add15~1\ = CARRY((\uart_module|u_RX|Mult2|auto_generated|mac_out2~dataout\ & \uart_module|u_RX|img_elcount_col\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult2|auto_generated|mac_out2~dataout\,
	datab => \uart_module|u_RX|img_elcount_col\(0),
	datad => VCC,
	combout => \uart_module|u_RX|Add15~0_combout\,
	cout => \uart_module|u_RX|Add15~1\);

-- Location: LCCOMB_X19_Y10_N4
\uart_module|u_RX|Add15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~3_combout\ = (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\uart_module|u_RX|img_elcount_col\(1) & (\uart_module|u_RX|Add15~1\ & VCC)) # (!\uart_module|u_RX|img_elcount_col\(1) & (!\uart_module|u_RX|Add15~1\)))) # 
-- (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((\uart_module|u_RX|img_elcount_col\(1) & (!\uart_module|u_RX|Add15~1\)) # (!\uart_module|u_RX|img_elcount_col\(1) & ((\uart_module|u_RX|Add15~1\) # (GND)))))
-- \uart_module|u_RX|Add15~4\ = CARRY((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\uart_module|u_RX|img_elcount_col\(1) & !\uart_module|u_RX|Add15~1\)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT1\ & 
-- ((!\uart_module|u_RX|Add15~1\) # (!\uart_module|u_RX|img_elcount_col\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT1\,
	datab => \uart_module|u_RX|img_elcount_col\(1),
	datad => VCC,
	cin => \uart_module|u_RX|Add15~1\,
	combout => \uart_module|u_RX|Add15~3_combout\,
	cout => \uart_module|u_RX|Add15~4\);

-- Location: LCCOMB_X19_Y10_N6
\uart_module|u_RX|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~6_combout\ = ((\uart_module|u_RX|img_elcount_col\(2) $ (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT2\ $ (!\uart_module|u_RX|Add15~4\)))) # (GND)
-- \uart_module|u_RX|Add15~7\ = CARRY((\uart_module|u_RX|img_elcount_col\(2) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT2\) # (!\uart_module|u_RX|Add15~4\))) # (!\uart_module|u_RX|img_elcount_col\(2) & 
-- (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT2\ & !\uart_module|u_RX|Add15~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(2),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~4\,
	combout => \uart_module|u_RX|Add15~6_combout\,
	cout => \uart_module|u_RX|Add15~7\);

-- Location: LCCOMB_X18_Y10_N14
\uart_module|u_RX|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~8_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~6_combout\,
	combout => \uart_module|u_RX|Add15~8_combout\);

-- Location: FF_X18_Y10_N15
\uart_module|u_RX|img_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(2));

-- Location: LCCOMB_X18_Y10_N28
\uart_module|u_RX|img_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[5]~feeder_combout\ = \uart_module|u_RX|img_addr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|img_addr\(2),
	combout => \uart_module|u_RX|img_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X18_Y10_N29
\uart_module|u_RX|img_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(5));

-- Location: LCCOMB_X19_Y10_N8
\uart_module|u_RX|Add15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~9_combout\ = (\uart_module|u_RX|img_elcount_col\(3) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\ & (\uart_module|u_RX|Add15~7\ & VCC)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\uart_module|u_RX|Add15~7\)))) # (!\uart_module|u_RX|img_elcount_col\(3) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\ & (!\uart_module|u_RX|Add15~7\)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\ & 
-- ((\uart_module|u_RX|Add15~7\) # (GND)))))
-- \uart_module|u_RX|Add15~10\ = CARRY((\uart_module|u_RX|img_elcount_col\(3) & (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\ & !\uart_module|u_RX|Add15~7\)) # (!\uart_module|u_RX|img_elcount_col\(3) & ((!\uart_module|u_RX|Add15~7\) # 
-- (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(3),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~7\,
	combout => \uart_module|u_RX|Add15~9_combout\,
	cout => \uart_module|u_RX|Add15~10\);

-- Location: LCCOMB_X18_Y10_N0
\uart_module|u_RX|Add15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~11_combout\ = (\uart_module|u_RX|Add15~9_combout\ & !\uart_module|u_RX|img_state.finished~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add15~9_combout\,
	datad => \uart_module|u_RX|img_state.finished~q\,
	combout => \uart_module|u_RX|Add15~11_combout\);

-- Location: FF_X18_Y10_N1
\uart_module|u_RX|img_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(3));

-- Location: FF_X18_Y10_N19
\uart_module|u_RX|img_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(7));

-- Location: FF_X18_Y10_N3
\uart_module|u_RX|img_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|Add15~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(6));

-- Location: LCCOMB_X18_Y10_N24
\uart_module|u_RX|img_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[8]~feeder_combout\ = \uart_module|u_RX|Add15~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Add15~11_combout\,
	combout => \uart_module|u_RX|img_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X18_Y10_N25
\uart_module|u_RX|img_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(8));

-- Location: LCCOMB_X18_Y10_N2
\uart_module|u_RX|img~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~40_combout\ = (\uart_module|u_RX|img_rtl_0_bypass\(5) & (\uart_module|u_RX|img_rtl_0_bypass\(6) & (\uart_module|u_RX|img_rtl_0_bypass\(7) $ (!\uart_module|u_RX|img_rtl_0_bypass\(8))))) # (!\uart_module|u_RX|img_rtl_0_bypass\(5) & 
-- (!\uart_module|u_RX|img_rtl_0_bypass\(6) & (\uart_module|u_RX|img_rtl_0_bypass\(7) $ (!\uart_module|u_RX|img_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0_bypass\(5),
	datab => \uart_module|u_RX|img_rtl_0_bypass\(7),
	datac => \uart_module|u_RX|img_rtl_0_bypass\(6),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(8),
	combout => \uart_module|u_RX|img~40_combout\);

-- Location: LCCOMB_X19_Y11_N14
\uart_module|u_RX|Add15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~5_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~3_combout\,
	combout => \uart_module|u_RX|Add15~5_combout\);

-- Location: LCCOMB_X19_Y11_N22
\uart_module|u_RX|img_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[4]~feeder_combout\ = \uart_module|u_RX|Add15~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add15~5_combout\,
	combout => \uart_module|u_RX|img_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X19_Y11_N23
\uart_module|u_RX|img_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(4));

-- Location: FF_X19_Y11_N15
\uart_module|u_RX|img_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(1));

-- Location: FF_X19_Y11_N21
\uart_module|u_RX|img_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(3));

-- Location: LCCOMB_X19_Y11_N0
\uart_module|u_RX|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~2_combout\ = (\uart_module|u_RX|img_state.finished~q\) # (\uart_module|u_RX|Add15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~0_combout\,
	combout => \uart_module|u_RX|Add15~2_combout\);

-- Location: FF_X19_Y11_N1
\uart_module|u_RX|img_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(0));

-- Location: FF_X19_Y11_N27
\uart_module|u_RX|img_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(1));

-- Location: LCCOMB_X19_Y11_N12
\uart_module|u_RX|img_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[2]~feeder_combout\ = \uart_module|u_RX|Add15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Add15~2_combout\,
	combout => \uart_module|u_RX|img_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X19_Y11_N13
\uart_module|u_RX|img_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(2));

-- Location: LCCOMB_X19_Y11_N26
\uart_module|u_RX|img~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~39_combout\ = (\uart_module|u_RX|img_rtl_0_bypass\(4) & (\uart_module|u_RX|img_rtl_0_bypass\(3) & (\uart_module|u_RX|img_rtl_0_bypass\(1) $ (!\uart_module|u_RX|img_rtl_0_bypass\(2))))) # (!\uart_module|u_RX|img_rtl_0_bypass\(4) & 
-- (!\uart_module|u_RX|img_rtl_0_bypass\(3) & (\uart_module|u_RX|img_rtl_0_bypass\(1) $ (!\uart_module|u_RX|img_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0_bypass\(4),
	datab => \uart_module|u_RX|img_rtl_0_bypass\(3),
	datac => \uart_module|u_RX|img_rtl_0_bypass\(1),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(2),
	combout => \uart_module|u_RX|img~39_combout\);

-- Location: LCCOMB_X19_Y10_N10
\uart_module|u_RX|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~12_combout\ = ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT4\ $ (\uart_module|u_RX|img_elcount_col\(4) $ (!\uart_module|u_RX|Add15~10\)))) # (GND)
-- \uart_module|u_RX|Add15~13\ = CARRY((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT4\ & ((\uart_module|u_RX|img_elcount_col\(4)) # (!\uart_module|u_RX|Add15~10\))) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT4\ & 
-- (\uart_module|u_RX|img_elcount_col\(4) & !\uart_module|u_RX|Add15~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT4\,
	datab => \uart_module|u_RX|img_elcount_col\(4),
	datad => VCC,
	cin => \uart_module|u_RX|Add15~10\,
	combout => \uart_module|u_RX|Add15~12_combout\,
	cout => \uart_module|u_RX|Add15~13\);

-- Location: LCCOMB_X19_Y10_N12
\uart_module|u_RX|Add15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~15_combout\ = (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((\uart_module|u_RX|img_elcount_col\(5) & (\uart_module|u_RX|Add15~13\ & VCC)) # (!\uart_module|u_RX|img_elcount_col\(5) & (!\uart_module|u_RX|Add15~13\)))) 
-- # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((\uart_module|u_RX|img_elcount_col\(5) & (!\uart_module|u_RX|Add15~13\)) # (!\uart_module|u_RX|img_elcount_col\(5) & ((\uart_module|u_RX|Add15~13\) # (GND)))))
-- \uart_module|u_RX|Add15~16\ = CARRY((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT5\ & (!\uart_module|u_RX|img_elcount_col\(5) & !\uart_module|u_RX|Add15~13\)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT5\ & 
-- ((!\uart_module|u_RX|Add15~13\) # (!\uart_module|u_RX|img_elcount_col\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT5\,
	datab => \uart_module|u_RX|img_elcount_col\(5),
	datad => VCC,
	cin => \uart_module|u_RX|Add15~13\,
	combout => \uart_module|u_RX|Add15~15_combout\,
	cout => \uart_module|u_RX|Add15~16\);

-- Location: LCCOMB_X19_Y10_N14
\uart_module|u_RX|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~18_combout\ = ((\uart_module|u_RX|img_elcount_col\(6) $ (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT6\ $ (!\uart_module|u_RX|Add15~16\)))) # (GND)
-- \uart_module|u_RX|Add15~19\ = CARRY((\uart_module|u_RX|img_elcount_col\(6) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT6\) # (!\uart_module|u_RX|Add15~16\))) # (!\uart_module|u_RX|img_elcount_col\(6) & 
-- (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT6\ & !\uart_module|u_RX|Add15~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(6),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~16\,
	combout => \uart_module|u_RX|Add15~18_combout\,
	cout => \uart_module|u_RX|Add15~19\);

-- Location: LCCOMB_X19_Y10_N16
\uart_module|u_RX|Add15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~21_combout\ = (\uart_module|u_RX|img_elcount_col\(7) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\ & (\uart_module|u_RX|Add15~19\ & VCC)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\uart_module|u_RX|Add15~19\)))) # (!\uart_module|u_RX|img_elcount_col\(7) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\ & (!\uart_module|u_RX|Add15~19\)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\uart_module|u_RX|Add15~19\) # (GND)))))
-- \uart_module|u_RX|Add15~22\ = CARRY((\uart_module|u_RX|img_elcount_col\(7) & (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\ & !\uart_module|u_RX|Add15~19\)) # (!\uart_module|u_RX|img_elcount_col\(7) & ((!\uart_module|u_RX|Add15~19\) # 
-- (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(7),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~19\,
	combout => \uart_module|u_RX|Add15~21_combout\,
	cout => \uart_module|u_RX|Add15~22\);

-- Location: LCCOMB_X19_Y10_N0
\uart_module|u_RX|Add15~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~23_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~21_combout\,
	combout => \uart_module|u_RX|Add15~23_combout\);

-- Location: FF_X19_Y10_N1
\uart_module|u_RX|img_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(7));

-- Location: FF_X18_Y10_N27
\uart_module|u_RX|img_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(15));

-- Location: FF_X19_Y10_N21
\uart_module|u_RX|img_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|Add15~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(16));

-- Location: LCCOMB_X18_Y10_N30
\uart_module|u_RX|Add15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~20_combout\ = (\uart_module|u_RX|Add15~18_combout\ & !\uart_module|u_RX|img_state.finished~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add15~18_combout\,
	datad => \uart_module|u_RX|img_state.finished~q\,
	combout => \uart_module|u_RX|Add15~20_combout\);

-- Location: FF_X18_Y10_N9
\uart_module|u_RX|img_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|Add15~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(14));

-- Location: FF_X18_Y10_N31
\uart_module|u_RX|img_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(6));

-- Location: LCCOMB_X18_Y10_N16
\uart_module|u_RX|img_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[13]~feeder_combout\ = \uart_module|u_RX|img_addr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|img_addr\(6),
	combout => \uart_module|u_RX|img_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X18_Y10_N17
\uart_module|u_RX|img_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(13));

-- Location: LCCOMB_X18_Y10_N8
\uart_module|u_RX|img~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~42_combout\ = (\uart_module|u_RX|img_rtl_0_bypass\(15) & (\uart_module|u_RX|img_rtl_0_bypass\(16) & (\uart_module|u_RX|img_rtl_0_bypass\(14) $ (!\uart_module|u_RX|img_rtl_0_bypass\(13))))) # (!\uart_module|u_RX|img_rtl_0_bypass\(15) 
-- & (!\uart_module|u_RX|img_rtl_0_bypass\(16) & (\uart_module|u_RX|img_rtl_0_bypass\(14) $ (!\uart_module|u_RX|img_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0_bypass\(15),
	datab => \uart_module|u_RX|img_rtl_0_bypass\(16),
	datac => \uart_module|u_RX|img_rtl_0_bypass\(14),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(13),
	combout => \uart_module|u_RX|img~42_combout\);

-- Location: LCCOMB_X19_Y11_N24
\uart_module|u_RX|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~14_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~12_combout\,
	combout => \uart_module|u_RX|Add15~14_combout\);

-- Location: FF_X19_Y11_N25
\uart_module|u_RX|img_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(4));

-- Location: LCCOMB_X19_Y11_N30
\uart_module|u_RX|img_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[9]~feeder_combout\ = \uart_module|u_RX|img_addr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|img_addr\(4),
	combout => \uart_module|u_RX|img_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X19_Y11_N31
\uart_module|u_RX|img_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(9));

-- Location: LCCOMB_X19_Y11_N10
\uart_module|u_RX|Add15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~17_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_state.finished~q\,
	datac => \uart_module|u_RX|Add15~15_combout\,
	combout => \uart_module|u_RX|Add15~17_combout\);

-- Location: LCCOMB_X19_Y11_N18
\uart_module|u_RX|img_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[12]~feeder_combout\ = \uart_module|u_RX|Add15~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Add15~17_combout\,
	combout => \uart_module|u_RX|img_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X19_Y11_N19
\uart_module|u_RX|img_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(12));

-- Location: FF_X19_Y11_N29
\uart_module|u_RX|img_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|Add15~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(10));

-- Location: FF_X19_Y11_N11
\uart_module|u_RX|img_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(5));

-- Location: FF_X19_Y11_N17
\uart_module|u_RX|img_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(11));

-- Location: LCCOMB_X19_Y11_N28
\uart_module|u_RX|img~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~41_combout\ = (\uart_module|u_RX|img_rtl_0_bypass\(9) & (\uart_module|u_RX|img_rtl_0_bypass\(10) & (\uart_module|u_RX|img_rtl_0_bypass\(12) $ (!\uart_module|u_RX|img_rtl_0_bypass\(11))))) # (!\uart_module|u_RX|img_rtl_0_bypass\(9) & 
-- (!\uart_module|u_RX|img_rtl_0_bypass\(10) & (\uart_module|u_RX|img_rtl_0_bypass\(12) $ (!\uart_module|u_RX|img_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0_bypass\(9),
	datab => \uart_module|u_RX|img_rtl_0_bypass\(12),
	datac => \uart_module|u_RX|img_rtl_0_bypass\(10),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(11),
	combout => \uart_module|u_RX|img~41_combout\);

-- Location: LCCOMB_X18_Y11_N2
\uart_module|u_RX|img~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~43_combout\ = (\uart_module|u_RX|img~40_combout\ & (\uart_module|u_RX|img~39_combout\ & (\uart_module|u_RX|img~42_combout\ & \uart_module|u_RX|img~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~40_combout\,
	datab => \uart_module|u_RX|img~39_combout\,
	datac => \uart_module|u_RX|img~42_combout\,
	datad => \uart_module|u_RX|img~41_combout\,
	combout => \uart_module|u_RX|img~43_combout\);

-- Location: LCCOMB_X19_Y10_N18
\uart_module|u_RX|Add15~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~24_combout\ = ((\uart_module|u_RX|img_elcount_col\(8) $ (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT8\ $ (!\uart_module|u_RX|Add15~22\)))) # (GND)
-- \uart_module|u_RX|Add15~25\ = CARRY((\uart_module|u_RX|img_elcount_col\(8) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT8\) # (!\uart_module|u_RX|Add15~22\))) # (!\uart_module|u_RX|img_elcount_col\(8) & 
-- (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT8\ & !\uart_module|u_RX|Add15~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(8),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~22\,
	combout => \uart_module|u_RX|Add15~24_combout\,
	cout => \uart_module|u_RX|Add15~25\);

-- Location: LCCOMB_X19_Y10_N20
\uart_module|u_RX|Add15~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~27_combout\ = (\uart_module|u_RX|img_elcount_col\(9) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\ & (\uart_module|u_RX|Add15~25\ & VCC)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\ & 
-- (!\uart_module|u_RX|Add15~25\)))) # (!\uart_module|u_RX|img_elcount_col\(9) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\ & (!\uart_module|u_RX|Add15~25\)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\uart_module|u_RX|Add15~25\) # (GND)))))
-- \uart_module|u_RX|Add15~28\ = CARRY((\uart_module|u_RX|img_elcount_col\(9) & (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\ & !\uart_module|u_RX|Add15~25\)) # (!\uart_module|u_RX|img_elcount_col\(9) & ((!\uart_module|u_RX|Add15~25\) # 
-- (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(9),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~25\,
	combout => \uart_module|u_RX|Add15~27_combout\,
	cout => \uart_module|u_RX|Add15~28\);

-- Location: LCCOMB_X19_Y10_N22
\uart_module|u_RX|Add15~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~30_combout\ = ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT10\ $ (\uart_module|u_RX|img_elcount_col\(10) $ (!\uart_module|u_RX|Add15~28\)))) # (GND)
-- \uart_module|u_RX|Add15~31\ = CARRY((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT10\ & ((\uart_module|u_RX|img_elcount_col\(10)) # (!\uart_module|u_RX|Add15~28\))) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT10\ & 
-- (\uart_module|u_RX|img_elcount_col\(10) & !\uart_module|u_RX|Add15~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT10\,
	datab => \uart_module|u_RX|img_elcount_col\(10),
	datad => VCC,
	cin => \uart_module|u_RX|Add15~28\,
	combout => \uart_module|u_RX|Add15~30_combout\,
	cout => \uart_module|u_RX|Add15~31\);

-- Location: LCCOMB_X19_Y10_N30
\uart_module|u_RX|Add15~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~32_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_state.finished~q\,
	datac => \uart_module|u_RX|Add15~30_combout\,
	combout => \uart_module|u_RX|Add15~32_combout\);

-- Location: FF_X19_Y10_N3
\uart_module|u_RX|img_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|Add15~32_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(22));

-- Location: LCCOMB_X19_Y10_N24
\uart_module|u_RX|Add15~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~33_combout\ = (\uart_module|u_RX|img_elcount_col\(11) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\ & (\uart_module|u_RX|Add15~31\ & VCC)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\uart_module|u_RX|Add15~31\)))) # (!\uart_module|u_RX|img_elcount_col\(11) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\ & (!\uart_module|u_RX|Add15~31\)) # (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\ & 
-- ((\uart_module|u_RX|Add15~31\) # (GND)))))
-- \uart_module|u_RX|Add15~34\ = CARRY((\uart_module|u_RX|img_elcount_col\(11) & (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\ & !\uart_module|u_RX|Add15~31\)) # (!\uart_module|u_RX|img_elcount_col\(11) & ((!\uart_module|u_RX|Add15~31\) # 
-- (!\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(11),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~31\,
	combout => \uart_module|u_RX|Add15~33_combout\,
	cout => \uart_module|u_RX|Add15~34\);

-- Location: LCCOMB_X19_Y12_N4
\uart_module|u_RX|Add15~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~35_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~33_combout\,
	combout => \uart_module|u_RX|Add15~35_combout\);

-- Location: FF_X19_Y12_N5
\uart_module|u_RX|img_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(24));

-- Location: FF_X19_Y10_N31
\uart_module|u_RX|img_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(10));

-- Location: FF_X19_Y12_N19
\uart_module|u_RX|img_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(21));

-- Location: LCCOMB_X19_Y12_N16
\uart_module|u_RX|img_addr[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_addr[11]~feeder_combout\ = \uart_module|u_RX|Add15~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add15~35_combout\,
	combout => \uart_module|u_RX|img_addr[11]~feeder_combout\);

-- Location: FF_X19_Y12_N17
\uart_module|u_RX|img_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_addr[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(11));

-- Location: LCCOMB_X19_Y12_N6
\uart_module|u_RX|img_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[23]~feeder_combout\ = \uart_module|u_RX|img_addr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|img_addr\(11),
	combout => \uart_module|u_RX|img_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X19_Y12_N7
\uart_module|u_RX|img_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(23));

-- Location: LCCOMB_X19_Y12_N18
\uart_module|u_RX|img~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~45_combout\ = (\uart_module|u_RX|img_rtl_0_bypass\(22) & (\uart_module|u_RX|img_rtl_0_bypass\(21) & (\uart_module|u_RX|img_rtl_0_bypass\(24) $ (!\uart_module|u_RX|img_rtl_0_bypass\(23))))) # (!\uart_module|u_RX|img_rtl_0_bypass\(22) 
-- & (!\uart_module|u_RX|img_rtl_0_bypass\(21) & (\uart_module|u_RX|img_rtl_0_bypass\(24) $ (!\uart_module|u_RX|img_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0_bypass\(22),
	datab => \uart_module|u_RX|img_rtl_0_bypass\(24),
	datac => \uart_module|u_RX|img_rtl_0_bypass\(21),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(23),
	combout => \uart_module|u_RX|img~45_combout\);

-- Location: LCCOMB_X18_Y10_N4
\uart_module|u_RX|Add15~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~26_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~24_combout\,
	combout => \uart_module|u_RX|Add15~26_combout\);

-- Location: FF_X18_Y10_N5
\uart_module|u_RX|img_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(8));

-- Location: FF_X18_Y12_N25
\uart_module|u_RX|img_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(17));

-- Location: LCCOMB_X18_Y10_N10
\uart_module|u_RX|Add15~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~29_combout\ = (\uart_module|u_RX|Add15~27_combout\ & !\uart_module|u_RX|img_state.finished~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add15~27_combout\,
	datad => \uart_module|u_RX|img_state.finished~q\,
	combout => \uart_module|u_RX|Add15~29_combout\);

-- Location: FF_X18_Y10_N11
\uart_module|u_RX|img_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(9));

-- Location: FF_X18_Y12_N7
\uart_module|u_RX|img_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(19));

-- Location: FF_X18_Y10_N21
\uart_module|u_RX|img_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|Add15~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(18));

-- Location: LCCOMB_X18_Y10_N6
\uart_module|u_RX|img_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[20]~feeder_combout\ = \uart_module|u_RX|Add15~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Add15~29_combout\,
	combout => \uart_module|u_RX|img_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X18_Y10_N7
\uart_module|u_RX|img_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(20));

-- Location: LCCOMB_X18_Y10_N20
\uart_module|u_RX|img~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~44_combout\ = (\uart_module|u_RX|img_rtl_0_bypass\(17) & (\uart_module|u_RX|img_rtl_0_bypass\(18) & (\uart_module|u_RX|img_rtl_0_bypass\(19) $ (!\uart_module|u_RX|img_rtl_0_bypass\(20))))) # (!\uart_module|u_RX|img_rtl_0_bypass\(17) 
-- & (!\uart_module|u_RX|img_rtl_0_bypass\(18) & (\uart_module|u_RX|img_rtl_0_bypass\(19) $ (!\uart_module|u_RX|img_rtl_0_bypass\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0_bypass\(17),
	datab => \uart_module|u_RX|img_rtl_0_bypass\(19),
	datac => \uart_module|u_RX|img_rtl_0_bypass\(18),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(20),
	combout => \uart_module|u_RX|img~44_combout\);

-- Location: LCCOMB_X19_Y10_N26
\uart_module|u_RX|Add15~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~36_combout\ = ((\uart_module|u_RX|img_elcount_col\(12) $ (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT12\ $ (!\uart_module|u_RX|Add15~34\)))) # (GND)
-- \uart_module|u_RX|Add15~37\ = CARRY((\uart_module|u_RX|img_elcount_col\(12) & ((\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT12\) # (!\uart_module|u_RX|Add15~34\))) # (!\uart_module|u_RX|img_elcount_col\(12) & 
-- (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT12\ & !\uart_module|u_RX|Add15~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_elcount_col\(12),
	datab => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \uart_module|u_RX|Add15~34\,
	combout => \uart_module|u_RX|Add15~36_combout\,
	cout => \uart_module|u_RX|Add15~37\);

-- Location: LCCOMB_X19_Y12_N8
\uart_module|u_RX|Add15~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~38_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_state.finished~q\,
	datad => \uart_module|u_RX|Add15~36_combout\,
	combout => \uart_module|u_RX|Add15~38_combout\);

-- Location: FF_X19_Y12_N9
\uart_module|u_RX|img_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(12));

-- Location: FF_X19_Y12_N13
\uart_module|u_RX|img_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(25));

-- Location: LCCOMB_X19_Y12_N2
\uart_module|u_RX|img_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[26]~feeder_combout\ = \uart_module|u_RX|Add15~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add15~38_combout\,
	combout => \uart_module|u_RX|img_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X19_Y12_N3
\uart_module|u_RX|img_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(26));

-- Location: LCCOMB_X19_Y12_N12
\uart_module|u_RX|img~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~46_combout\ = \uart_module|u_RX|img_rtl_0_bypass\(25) $ (\uart_module|u_RX|img_rtl_0_bypass\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_rtl_0_bypass\(25),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(26),
	combout => \uart_module|u_RX|img~46_combout\);

-- Location: LCCOMB_X18_Y11_N6
\uart_module|u_RX|img_wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_wren~0_combout\ = (\uart_module|u_RX|parser~13_combout\ & (((\uart_module|u_RX|img_state~17_combout\)))) # (!\uart_module|u_RX|parser~13_combout\ & ((\uart_module|u_RX|img_state.finished~q\) # ((\uart_module|u_RX|img_wren~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~13_combout\,
	datab => \uart_module|u_RX|img_state.finished~q\,
	datac => \uart_module|u_RX|img_wren~q\,
	datad => \uart_module|u_RX|img_state~17_combout\,
	combout => \uart_module|u_RX|img_wren~0_combout\);

-- Location: FF_X18_Y11_N7
\uart_module|u_RX|img_wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_wren~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_wren~q\);

-- Location: LCCOMB_X19_Y12_N14
\uart_module|u_RX|img_rtl_0_bypass[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[0]~0_combout\ = !\uart_module|u_RX|img_wren~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|img_wren~q\,
	combout => \uart_module|u_RX|img_rtl_0_bypass[0]~0_combout\);

-- Location: FF_X19_Y12_N15
\uart_module|u_RX|img_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(0));

-- Location: LCCOMB_X19_Y10_N28
\uart_module|u_RX|Add15~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~39_combout\ = \uart_module|u_RX|img_elcount_col\(13) $ (\uart_module|u_RX|Add15~37\ $ (\uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_elcount_col\(13),
	datad => \uart_module|u_RX|Mult2|auto_generated|mac_out2~DATAOUT13\,
	cin => \uart_module|u_RX|Add15~37\,
	combout => \uart_module|u_RX|Add15~39_combout\);

-- Location: LCCOMB_X19_Y12_N22
\uart_module|u_RX|Add15~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Add15~41_combout\ = (!\uart_module|u_RX|img_state.finished~q\ & \uart_module|u_RX|Add15~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_state.finished~q\,
	datac => \uart_module|u_RX|Add15~39_combout\,
	combout => \uart_module|u_RX|Add15~41_combout\);

-- Location: FF_X19_Y12_N29
\uart_module|u_RX|img_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|Add15~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(28));

-- Location: FF_X19_Y12_N23
\uart_module|u_RX|img_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|Add15~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_addr\(13));

-- Location: FF_X19_Y12_N11
\uart_module|u_RX|img_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_addr\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(27));

-- Location: LCCOMB_X19_Y12_N28
\uart_module|u_RX|img~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~47_combout\ = (!\uart_module|u_RX|img~46_combout\ & (\uart_module|u_RX|img_rtl_0_bypass\(0) & (\uart_module|u_RX|img_rtl_0_bypass\(28) $ (!\uart_module|u_RX|img_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~46_combout\,
	datab => \uart_module|u_RX|img_rtl_0_bypass\(0),
	datac => \uart_module|u_RX|img_rtl_0_bypass\(28),
	datad => \uart_module|u_RX|img_rtl_0_bypass\(27),
	combout => \uart_module|u_RX|img~47_combout\);

-- Location: LCCOMB_X18_Y12_N0
\uart_module|u_RX|img~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img~48_combout\ = (\uart_module|u_RX|img~43_combout\ & (\uart_module|u_RX|img~45_combout\ & (\uart_module|u_RX|img~44_combout\ & \uart_module|u_RX|img~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~43_combout\,
	datab => \uart_module|u_RX|img~45_combout\,
	datac => \uart_module|u_RX|img~44_combout\,
	datad => \uart_module|u_RX|img~47_combout\,
	combout => \uart_module|u_RX|img~48_combout\);

-- Location: LCCOMB_X18_Y11_N20
\uart_module|u_RX|img_rden~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rden~0_combout\ = (\uart_module|u_RX|parser~13_combout\ & (((\uart_module|u_RX|img_state~17_combout\)))) # (!\uart_module|u_RX|parser~13_combout\ & ((\uart_module|u_RX|img_state.finished~q\) # ((\uart_module|u_RX|img_rden~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parser~13_combout\,
	datab => \uart_module|u_RX|img_state.finished~q\,
	datac => \uart_module|u_RX|img_rden~q\,
	datad => \uart_module|u_RX|img_state~17_combout\,
	combout => \uart_module|u_RX|img_rden~0_combout\);

-- Location: FF_X18_Y11_N21
\uart_module|u_RX|img_rden\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rden~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rden~q\);

-- Location: LCCOMB_X24_Y12_N12
\uart_module|u_RX|rgb[1][1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][1][7]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(8),
	combout => \uart_module|u_RX|rgb[1][1][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N22
\uart_module|u_RX|rgb[1][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][1][0]~0_combout\ = (\uart_module|u_RX|parse.rgbparse~q\ & (!\uart_module|u_RX|rgb_elcount\(1) & (\uart_module|u_RX|rgb_elcount\(0) & \uart_module|u_RX|parse~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|parse.rgbparse~q\,
	datab => \uart_module|u_RX|rgb_elcount\(1),
	datac => \uart_module|u_RX|rgb_elcount\(0),
	datad => \uart_module|u_RX|parse~6_combout\,
	combout => \uart_module|u_RX|rgb[1][1][0]~0_combout\);

-- Location: FF_X24_Y12_N13
\uart_module|u_RX|rgb[1][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][1][7]~feeder_combout\,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][7]~q\);

-- Location: LCCOMB_X24_Y12_N20
\uart_module|u_RX|img_din[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_din[15]~feeder_combout\ = \uart_module|u_RX|rgb[1][1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1][7]~q\,
	combout => \uart_module|u_RX|img_din[15]~feeder_combout\);

-- Location: FF_X24_Y12_N21
\uart_module|u_RX|img_din[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_din[15]~feeder_combout\,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(15));

-- Location: FF_X18_Y14_N27
\uart_module|u_RX|img_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_din\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(36));

-- Location: LCCOMB_X19_Y12_N20
\uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(1) = (\uart_module|u_RX|img_addr\(13) & !\uart_module|u_RX|img_wren~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_addr\(13),
	datad => \uart_module|u_RX|img_wren~q\,
	combout => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(1));

-- Location: FF_X22_Y12_N19
\uart_module|u_RX|rgb[1][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][4]~q\);

-- Location: LCCOMB_X18_Y12_N8
\uart_module|u_RX|img_din[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_din[12]~feeder_combout\ = \uart_module|u_RX|rgb[1][1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1][4]~q\,
	combout => \uart_module|u_RX|img_din[12]~feeder_combout\);

-- Location: FF_X18_Y12_N9
\uart_module|u_RX|img_din[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_din[12]~feeder_combout\,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(12));

-- Location: FF_X22_Y12_N1
\uart_module|u_RX|rgb[1][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][5]~q\);

-- Location: LCCOMB_X18_Y12_N14
\uart_module|u_RX|img_din[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_din[13]~feeder_combout\ = \uart_module|u_RX|rgb[1][1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1][5]~q\,
	combout => \uart_module|u_RX|img_din[13]~feeder_combout\);

-- Location: FF_X18_Y12_N15
\uart_module|u_RX|img_din[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_din[13]~feeder_combout\,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(13));

-- Location: FF_X24_Y12_N7
\uart_module|u_RX|rgb[1][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][6]~q\);

-- Location: LCCOMB_X24_Y12_N26
\uart_module|u_RX|img_din[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_din[14]~feeder_combout\ = \uart_module|u_RX|rgb[1][1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1][6]~q\,
	combout => \uart_module|u_RX|img_din[14]~feeder_combout\);

-- Location: FF_X24_Y12_N27
\uart_module|u_RX|img_din[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_din[14]~feeder_combout\,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(14));

-- Location: M9K_X15_Y11_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y12_N26
\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\ = \uart_module|u_RX|Add15~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Add15~41_combout\,
	combout => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X19_Y12_N27
\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X19_Y12_N30
\uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0) = (!\uart_module|u_RX|img_addr\(13) & !\uart_module|u_RX|img_wren~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_addr\(13),
	datad => \uart_module|u_RX|img_wren~q\,
	combout => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0));

-- Location: M9K_X27_Y11_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y11_N4
\uart_module|u_RX|img_dout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~0_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a15\)) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a15\,
	datac => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	combout => \uart_module|u_RX|img_dout~0_combout\);

-- Location: LCCOMB_X18_Y14_N12
\uart_module|u_RX|img_dout~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~1_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_rtl_0_bypass\(36))) # (!\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_dout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~48_combout\,
	datab => \uart_module|u_RX|img_rden~q\,
	datac => \uart_module|u_RX|img_rtl_0_bypass\(36),
	datad => \uart_module|u_RX|img_dout~0_combout\,
	combout => \uart_module|u_RX|img_dout~1_combout\);

-- Location: FF_X18_Y14_N13
\uart_module|u_RX|img_dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(15));

-- Location: FF_X18_Y14_N15
\uart_module|u_RX|img_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_din\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(35));

-- Location: M9K_X27_Y12_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y12_N0
\uart_module|u_RX|img_dout~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~2_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a14\)) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datac => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a14\,
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	combout => \uart_module|u_RX|img_dout~2_combout\);

-- Location: LCCOMB_X18_Y14_N2
\uart_module|u_RX|img_dout~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~3_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_rtl_0_bypass\(35))) # (!\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_dout~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~48_combout\,
	datab => \uart_module|u_RX|img_rden~q\,
	datac => \uart_module|u_RX|img_rtl_0_bypass\(35),
	datad => \uart_module|u_RX|img_dout~2_combout\,
	combout => \uart_module|u_RX|img_dout~3_combout\);

-- Location: FF_X18_Y14_N3
\uart_module|u_RX|img_dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(14));

-- Location: FF_X18_Y14_N31
\uart_module|u_RX|img_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_din\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(34));

-- Location: M9K_X15_Y12_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y12_N0
\uart_module|u_RX|img_dout~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~4_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a13\)) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datac => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a13\,
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	combout => \uart_module|u_RX|img_dout~4_combout\);

-- Location: LCCOMB_X18_Y14_N16
\uart_module|u_RX|img_dout~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~5_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_rtl_0_bypass\(34))) # (!\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_dout~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~48_combout\,
	datab => \uart_module|u_RX|img_rden~q\,
	datac => \uart_module|u_RX|img_rtl_0_bypass\(34),
	datad => \uart_module|u_RX|img_dout~4_combout\,
	combout => \uart_module|u_RX|img_dout~5_combout\);

-- Location: FF_X18_Y14_N17
\uart_module|u_RX|img_dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(13));

-- Location: LCCOMB_X18_Y14_N18
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \uart_module|u_RX|img_dout\(13) $ (VCC)
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\uart_module|u_RX|img_dout\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(13),
	datad => VCC,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X18_Y14_N20
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\uart_module|u_RX|img_dout\(14) & (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\uart_module|u_RX|img_dout\(14) & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\uart_module|u_RX|img_dout\(14) & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(14),
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X18_Y14_N22
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\uart_module|u_RX|img_dout\(15) & (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\uart_module|u_RX|img_dout\(15) & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\uart_module|u_RX|img_dout\(15) & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(15),
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X18_Y14_N24
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X18_Y14_N26
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\uart_module|u_RX|img_dout\(15) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(15),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X18_Y14_N4
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X18_Y14_N0
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X18_Y14_N30
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\uart_module|u_RX|img_dout\(14) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(14),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X18_Y14_N14
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\uart_module|u_RX|img_dout\(13) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(13),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X18_Y14_N28
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X16_Y14_N4
\uart_module|u_RX|img_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[33]~feeder_combout\ = \uart_module|u_RX|img_din\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_din\(12),
	combout => \uart_module|u_RX|img_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X16_Y14_N5
\uart_module|u_RX|img_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(33));

-- Location: M9K_X15_Y14_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y14_N18
\uart_module|u_RX|img_dout~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~6_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12~portbdataout\)) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	datac => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \uart_module|u_RX|img_dout~6_combout\);

-- Location: LCCOMB_X16_Y14_N24
\uart_module|u_RX|img_dout~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~7_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_rtl_0_bypass\(33))) # (!\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_dout~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rden~q\,
	datab => \uart_module|u_RX|img~48_combout\,
	datac => \uart_module|u_RX|img_rtl_0_bypass\(33),
	datad => \uart_module|u_RX|img_dout~6_combout\,
	combout => \uart_module|u_RX|img_dout~7_combout\);

-- Location: FF_X16_Y14_N25
\uart_module|u_RX|img_dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(12));

-- Location: LCCOMB_X18_Y14_N8
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\uart_module|u_RX|img_dout\(12) & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(12),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X18_Y14_N6
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\uart_module|u_RX|img_dout\(12) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(12),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X19_Y14_N18
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\) # 
-- (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X19_Y14_N20
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X19_Y14_N22
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\) 
-- # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X19_Y14_N24
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y14_N26
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y14_N30
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|u_RX|img_dout\(14))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(14),
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X19_Y14_N28
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X18_Y14_N10
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\uart_module|u_RX|img_dout\(13)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \uart_module|u_RX|img_dout\(13),
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X19_Y14_N2
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X19_Y14_N4
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X19_Y14_N0
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|img_dout\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|img_dout\(12),
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: FF_X22_Y12_N25
\uart_module|u_RX|rgb[1][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][3]~q\);

-- Location: FF_X24_Y12_N23
\uart_module|u_RX|img_din[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1][3]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(11));

-- Location: LCCOMB_X19_Y13_N30
\uart_module|u_RX|img_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[32]~feeder_combout\ = \uart_module|u_RX|img_din\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_din\(11),
	combout => \uart_module|u_RX|img_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X19_Y13_N31
\uart_module|u_RX|img_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(32));

-- Location: M9K_X27_Y10_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: FF_X22_Y12_N21
\uart_module|u_RX|rgb[1][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][0]~q\);

-- Location: LCCOMB_X18_Y12_N22
\uart_module|u_RX|img_din[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_din[8]~feeder_combout\ = \uart_module|u_RX|rgb[1][1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1][0]~q\,
	combout => \uart_module|u_RX|img_din[8]~feeder_combout\);

-- Location: FF_X18_Y12_N23
\uart_module|u_RX|img_din[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_din[8]~feeder_combout\,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(8));

-- Location: LCCOMB_X22_Y12_N30
\uart_module|u_RX|rgb[1][1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|rgb[1][1][1]~feeder_combout\ = \uart_module|u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|r_DATA_BUFFER\(2),
	combout => \uart_module|u_RX|rgb[1][1][1]~feeder_combout\);

-- Location: FF_X22_Y12_N31
\uart_module|u_RX|rgb[1][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|rgb[1][1][1]~feeder_combout\,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][1]~q\);

-- Location: LCCOMB_X18_Y12_N12
\uart_module|u_RX|img_din[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_din[9]~feeder_combout\ = \uart_module|u_RX|rgb[1][1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|rgb[1][1][1]~q\,
	combout => \uart_module|u_RX|img_din[9]~feeder_combout\);

-- Location: FF_X18_Y12_N13
\uart_module|u_RX|img_din[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_din[9]~feeder_combout\,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(9));

-- Location: FF_X22_Y12_N27
\uart_module|u_RX|rgb[1][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \uart_module|u_RX|rgb[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|rgb[1][1][2]~q\);

-- Location: FF_X18_Y12_N27
\uart_module|u_RX|img_din[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|rgb[1][1][2]~q\,
	sload => VCC,
	ena => \uart_module|u_RX|parser~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_din\(10));

-- Location: M9K_X15_Y10_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(1),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y13_N28
\uart_module|u_RX|img_dout~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~8_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a11\))) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datac => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a11\,
	combout => \uart_module|u_RX|img_dout~8_combout\);

-- Location: LCCOMB_X19_Y13_N0
\uart_module|u_RX|img_dout~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~9_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_rtl_0_bypass\(32))) # (!\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_dout~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~48_combout\,
	datab => \uart_module|u_RX|img_rden~q\,
	datac => \uart_module|u_RX|img_rtl_0_bypass\(32),
	datad => \uart_module|u_RX|img_dout~8_combout\,
	combout => \uart_module|u_RX|img_dout~9_combout\);

-- Location: FF_X19_Y13_N1
\uart_module|u_RX|img_dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(11));

-- Location: LCCOMB_X19_Y14_N16
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|img_dout\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|img_dout\(11),
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X21_Y14_N0
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\uart_module|u_RX|img_dout\(11) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(11),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X19_Y14_N6
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # 
-- (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X19_Y14_N8
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X19_Y14_N10
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) 
-- # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X19_Y14_N12
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y14_N14
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y18_N0
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y18_N2
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y18_N4
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y18_N6
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X18_Y18_N8
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X18_Y18_N10
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X18_Y18_N12
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X18_Y18_N20
\sevs_module|curr_val~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~19_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \sevs_module|curr_val~19_combout\);

-- Location: LCCOMB_X21_Y18_N26
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ = (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\);

-- Location: LCCOMB_X18_Y18_N24
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\);

-- Location: LCCOMB_X24_Y14_N20
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) 
-- # ((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X24_Y14_N28
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X24_Y14_N22
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X24_Y14_N16
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\uart_module|u_RX|img_dout\(12)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \uart_module|u_RX|img_dout\(12),
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X24_Y14_N30
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\uart_module|u_RX|img_dout\(11) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(11),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X24_Y14_N0
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: M9K_X15_Y13_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y13_N24
\uart_module|u_RX|img_dout~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~10_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a10\)) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a10\,
	datac => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	combout => \uart_module|u_RX|img_dout~10_combout\);

-- Location: FF_X18_Y13_N15
\uart_module|u_RX|img_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_din\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(31));

-- Location: LCCOMB_X19_Y13_N6
\uart_module|u_RX|img_dout~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~11_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_rtl_0_bypass\(31)))) # (!\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_dout~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~48_combout\,
	datab => \uart_module|u_RX|img_rden~q\,
	datac => \uart_module|u_RX|img_dout~10_combout\,
	datad => \uart_module|u_RX|img_rtl_0_bypass\(31),
	combout => \uart_module|u_RX|img_dout~11_combout\);

-- Location: FF_X19_Y13_N7
\uart_module|u_RX|img_dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(10));

-- Location: LCCOMB_X24_Y14_N26
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\uart_module|u_RX|img_dout\(10) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(10),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X24_Y14_N24
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\uart_module|u_RX|img_dout\(10) & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(10),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X24_Y14_N4
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\) # 
-- (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X24_Y14_N6
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X24_Y14_N8
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) 
-- # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X24_Y14_N10
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y14_N12
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y17_N20
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X22_Y17_N10
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\ = (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\);

-- Location: LCCOMB_X21_Y18_N28
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\);

-- Location: LCCOMB_X21_Y18_N10
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\) # 
-- (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\)))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\) # (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~7_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[48]~6_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X21_Y18_N12
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\) # (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\)))) # (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ & (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\)))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\ & (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~4_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[49]~5_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X18_Y18_N14
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\);

-- Location: LCCOMB_X18_Y18_N28
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\);

-- Location: LCCOMB_X18_Y18_N30
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\);

-- Location: LCCOMB_X18_Y18_N18
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\);

-- Location: LCCOMB_X21_Y18_N8
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\);

-- Location: LCCOMB_X18_Y18_N16
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\ = (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\);

-- Location: LCCOMB_X18_Y18_N22
\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\ = (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\);

-- Location: LCCOMB_X21_Y18_N14
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\) # (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\)))) # (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\) # (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\)))))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\) 
-- # (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~2_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[50]~3_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X21_Y18_N16
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & 
-- (((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\) # (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\)))) # (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ & (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\)))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\ & (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\ & 
-- !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~1_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[51]~0_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X21_Y18_N18
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ & ((GND) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))) # (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ $ 
-- (GND)))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X21_Y18_N20
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ 
-- & VCC)) # (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ & (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\ & !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X21_Y18_N22
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ & ((GND) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))) # (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ $ 
-- (GND)))
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X21_Y18_N24
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X23_Y18_N8
\sevs_module|curr_val~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~20_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\sevs_module|curr_val~19_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val~19_combout\,
	datab => \sevs_module|Equal1~0_combout\,
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~20_combout\);

-- Location: LCCOMB_X17_Y14_N18
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \uart_module|u_RX|img_dout\(13) $ (VCC)
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\uart_module|u_RX|img_dout\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(13),
	datad => VCC,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y14_N20
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\uart_module|u_RX|img_dout\(14) & (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\uart_module|u_RX|img_dout\(14) & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\uart_module|u_RX|img_dout\(14) & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(14),
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y14_N22
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\uart_module|u_RX|img_dout\(15) & (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\uart_module|u_RX|img_dout\(15) & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\uart_module|u_RX|img_dout\(15) & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(15),
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y14_N24
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X17_Y14_N12
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X17_Y14_N14
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\uart_module|u_RX|img_dout\(15) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(15),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X17_Y14_N30
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\uart_module|u_RX|img_dout\(14) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(14),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X17_Y14_N28
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X17_Y14_N10
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X16_Y14_N6
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\uart_module|u_RX|img_dout\(13) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(13),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X17_Y14_N26
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\uart_module|u_RX|img_dout\(12) & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(12),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X17_Y14_N16
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\uart_module|u_RX|img_dout\(12) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(12),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X17_Y14_N0
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\) # 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X17_Y14_N2
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X17_Y14_N4
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\)))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\) 
-- # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X17_Y14_N6
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X17_Y14_N8
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y14_N20
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X22_Y14_N24
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|u_RX|img_dout\(15))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(15),
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\);

-- Location: LCCOMB_X22_Y14_N30
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X22_Y14_N18
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|u_RX|img_dout\(14))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(14),
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\);

-- Location: LCCOMB_X21_Y14_N16
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\uart_module|u_RX|img_dout\(13))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(13),
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\);

-- Location: LCCOMB_X22_Y14_N0
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X21_Y14_N10
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\uart_module|u_RX|img_dout\(12) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(12),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X21_Y14_N20
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X21_Y14_N12
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ = (\uart_module|u_RX|img_dout\(11) & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(11),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X21_Y14_N6
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\uart_module|u_RX|img_dout\(11) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(11),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X22_Y14_N2
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y14_N4
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X22_Y14_N6
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\)))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) 
-- # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X22_Y14_N8
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X22_Y14_N10
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\))))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ 
-- & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # (GND))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X22_Y14_N12
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X21_Y14_N14
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \uart_module|u_RX|img_dout\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \uart_module|u_RX|img_dout\(10),
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X23_Y14_N0
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\ = (\uart_module|u_RX|img_dout\(10) & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(10),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X23_Y14_N10
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\) # 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X22_Y14_N26
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ = (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X23_Y14_N24
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) 
-- # ((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\);

-- Location: LCCOMB_X23_Y14_N26
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\) 
-- # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\);

-- Location: LCCOMB_X22_Y14_N28
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X22_Y14_N14
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X21_Y14_N26
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) 
-- # ((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\);

-- Location: LCCOMB_X22_Y14_N16
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X21_Y14_N2
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\uart_module|u_RX|img_dout\(12))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(12),
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\);

-- Location: LCCOMB_X24_Y14_N2
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X22_Y14_N22
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\uart_module|u_RX|img_dout\(11) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(11),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X23_Y14_N12
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X23_Y14_N14
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\)))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\) 
-- # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X23_Y14_N16
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X23_Y14_N18
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\))))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ 
-- & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\) # (GND))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X23_Y14_N20
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X23_Y14_N22
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X24_Y18_N20
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\);

-- Location: LCCOMB_X21_Y18_N0
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\ = (\uart_module|u_RX|img_dout\(10) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(10),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\);

-- Location: FF_X19_Y13_N23
\uart_module|u_RX|img_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|u_RX|img_din\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(30));

-- Location: M9K_X15_Y9_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y13_N22
\uart_module|u_RX|img_dout~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~12_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a9\)) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a9\,
	datab => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	combout => \uart_module|u_RX|img_dout~12_combout\);

-- Location: LCCOMB_X19_Y13_N20
\uart_module|u_RX|img_dout~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~13_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_rtl_0_bypass\(30))) # (!\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_dout~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img~48_combout\,
	datab => \uart_module|u_RX|img_rden~q\,
	datac => \uart_module|u_RX|img_rtl_0_bypass\(30),
	datad => \uart_module|u_RX|img_dout~12_combout\,
	combout => \uart_module|u_RX|img_dout~13_combout\);

-- Location: FF_X19_Y13_N21
\uart_module|u_RX|img_dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(9));

-- Location: LCCOMB_X23_Y18_N20
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\ = (\uart_module|u_RX|img_dout\(9) & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(9),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\);

-- Location: LCCOMB_X21_Y14_N28
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\ = (\uart_module|u_RX|img_dout\(9) & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(9),
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\);

-- Location: LCCOMB_X22_Y18_N4
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\) # 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~82_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[48]~81_combout\,
	datad => VCC,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X22_Y18_N6
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X23_Y14_N4
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\ = (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\);

-- Location: LCCOMB_X23_Y14_N28
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\) 
-- # ((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\);

-- Location: LCCOMB_X23_Y14_N30
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) 
-- # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\);

-- Location: LCCOMB_X23_Y14_N6
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\ = (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\);

-- Location: LCCOMB_X21_Y14_N18
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\) 
-- # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\);

-- Location: LCCOMB_X23_Y14_N8
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\ = (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\);

-- Location: LCCOMB_X21_Y14_N24
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\) 
-- # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\);

-- Location: LCCOMB_X23_Y14_N2
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ = (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\);

-- Location: LCCOMB_X22_Y15_N4
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\uart_module|u_RX|img_dout\(11))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \uart_module|u_RX|img_dout\(11),
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\);

-- Location: LCCOMB_X23_Y18_N22
\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\);

-- Location: LCCOMB_X22_Y18_N8
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\)))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\) 
-- # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X22_Y18_N10
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X22_Y18_N12
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\))))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ 
-- & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\) # (GND))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\) # 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X22_Y18_N14
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\)))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\ & (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\ & 
-- !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X22_Y18_N16
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & 
-- ((((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\) # (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\))))) # 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\) # 
-- (GND))))
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\) # ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\) 
-- # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X22_Y18_N18
\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X23_Y18_N2
\sevs_module|curr_val~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~21_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\) # 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~80_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[49]~79_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~21_combout\);

-- Location: LCCOMB_X23_Y18_N28
\sevs_module|curr_val~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~22_combout\ = (\sevs_module|curr_val~20_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~20_combout\,
	datad => \sevs_module|curr_val~21_combout\,
	combout => \sevs_module|curr_val~22_combout\);

-- Location: FF_X23_Y18_N29
\sevs_module|curr_val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~22_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(2));

-- Location: LCCOMB_X18_Y18_N26
\sevs_module|curr_val~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~26_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \sevs_module|curr_val~26_combout\);

-- Location: LCCOMB_X23_Y18_N4
\sevs_module|curr_val~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~27_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\sevs_module|curr_val~26_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val~26_combout\,
	datab => \sevs_module|Equal1~0_combout\,
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~27_combout\);

-- Location: LCCOMB_X23_Y18_N10
\sevs_module|curr_val~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~28_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\) # 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[50]~78_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~28_combout\);

-- Location: LCCOMB_X23_Y18_N12
\sevs_module|curr_val~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~29_combout\ = (\sevs_module|curr_val~27_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~27_combout\,
	datad => \sevs_module|curr_val~28_combout\,
	combout => \sevs_module|curr_val~29_combout\);

-- Location: FF_X23_Y18_N13
\sevs_module|curr_val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~29_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(3));

-- Location: M9K_X15_Y8_N0
\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "uart:uart_module|uart_rx:u_RX|altsyncram:img_rtl_0|altsyncram_91j1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 10000,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \uart_module|u_RX|img_rtl_0|auto_generated|decode2|eq_node\(0),
	portbre => VCC,
	clk0 => \i_clk~inputclkctrl_outclk\,
	portadatain => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y13_N26
\uart_module|u_RX|img_dout~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~14_combout\ = (\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & ((\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8~portbdataout\))) # (!\uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0) & 
-- (\uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \uart_module|u_RX|img_rtl_0|auto_generated|address_reg_b\(0),
	datad => \uart_module|u_RX|img_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \uart_module|u_RX|img_dout~14_combout\);

-- Location: LCCOMB_X18_Y13_N8
\uart_module|u_RX|img_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_rtl_0_bypass[29]~feeder_combout\ = \uart_module|u_RX|img_din\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|img_din\(8),
	combout => \uart_module|u_RX|img_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X18_Y13_N9
\uart_module|u_RX|img_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_rtl_0_bypass\(29));

-- Location: LCCOMB_X18_Y13_N0
\uart_module|u_RX|img_dout~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|img_dout~15_combout\ = (\uart_module|u_RX|img_rden~q\ & ((\uart_module|u_RX|img~48_combout\ & ((\uart_module|u_RX|img_rtl_0_bypass\(29)))) # (!\uart_module|u_RX|img~48_combout\ & (\uart_module|u_RX|img_dout~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout~14_combout\,
	datab => \uart_module|u_RX|img_rden~q\,
	datac => \uart_module|u_RX|img_rtl_0_bypass\(29),
	datad => \uart_module|u_RX|img~48_combout\,
	combout => \uart_module|u_RX|img_dout~15_combout\);

-- Location: FF_X18_Y13_N1
\uart_module|u_RX|img_dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_RX|img_dout~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_RX|img_dout\(8));

-- Location: LCCOMB_X23_Y18_N30
\sevs_module|curr_val~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~24_combout\ = (!\sevs_module|counter\(1) & (\uart_module|u_RX|img_dout\(8) & \sevs_module|Equal0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|counter\(1),
	datac => \uart_module|u_RX|img_dout\(8),
	datad => \sevs_module|Equal0~11_combout\,
	combout => \sevs_module|curr_val~24_combout\);

-- Location: LCCOMB_X21_Y16_N0
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \uart_module|u_RX|img_dout\(11) $ (VCC)
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\uart_module|u_RX|img_dout\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(11),
	datad => VCC,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X21_Y16_N2
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\uart_module|u_RX|img_dout\(12) & (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\uart_module|u_RX|img_dout\(12) & 
-- (!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\uart_module|u_RX|img_dout\(12) & !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(12),
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X21_Y16_N4
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\uart_module|u_RX|img_dout\(13) & ((GND) # (!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\uart_module|u_RX|img_dout\(13) & (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\uart_module|u_RX|img_dout\(13)) # (!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(13),
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X21_Y16_N6
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\uart_module|u_RX|img_dout\(14) & (!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\uart_module|u_RX|img_dout\(14) & 
-- ((\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\uart_module|u_RX|img_dout\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(14),
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X21_Y16_N8
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\uart_module|u_RX|img_dout\(15) & (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\uart_module|u_RX|img_dout\(15) & 
-- (!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\uart_module|u_RX|img_dout\(15) & !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(15),
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X21_Y16_N10
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X21_Y16_N12
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ = (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & 
-- !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X22_Y16_N4
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\uart_module|u_RX|img_dout\(15) & \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(15),
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X21_Y16_N14
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\uart_module|u_RX|img_dout\(14) & \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(14),
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X21_Y16_N24
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ = (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X21_Y16_N26
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\uart_module|u_RX|img_dout\(13) & \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(13),
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X21_Y16_N20
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ = (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X21_Y16_N16
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ = (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X21_Y16_N22
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\uart_module|u_RX|img_dout\(12) & \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(12),
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X22_Y16_N10
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ = (\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X21_Y16_N18
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\uart_module|u_RX|img_dout\(11) & \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(11),
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X22_Y16_N12
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\uart_module|u_RX|img_dout\(10) & \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(10),
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X22_Y16_N2
\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ = (\uart_module|u_RX|img_dout\(10) & !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|img_dout\(10),
	datad => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X22_Y16_N16
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\) # 
-- (\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datad => VCC,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X22_Y16_N18
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ & (!\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ 
-- & !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X22_Y16_N20
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\) # 
-- ((\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\) # (!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X22_Y16_N22
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ & 
-- !\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\)) # (!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X22_Y16_N24
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & 
-- ((\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\) # (\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X22_Y16_N26
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ & 
-- (!\uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ & !\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X22_Y16_N28
\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y18_N14
\sevs_module|curr_val~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~17_combout\ = (!\sevs_module|counter\(2) & (!\sevs_module|counter\(0) & (\sevs_module|Equal0~9_combout\ & \sevs_module|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|counter\(2),
	datab => \sevs_module|counter\(0),
	datac => \sevs_module|Equal0~9_combout\,
	datad => \sevs_module|counter\(1),
	combout => \sevs_module|curr_val~17_combout\);

-- Location: LCCOMB_X24_Y18_N30
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X24_Y14_N14
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\) 
-- # ((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X24_Y18_N28
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X24_Y14_N18
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\uart_module|u_RX|img_dout\(11)))) # (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \uart_module|u_RX|img_dout\(11),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X24_Y18_N22
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X24_Y18_N16
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\uart_module|u_RX|img_dout\(10) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|u_RX|img_dout\(10),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X24_Y18_N26
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\uart_module|u_RX|img_dout\(9) & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(9),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X24_Y18_N24
\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\uart_module|u_RX|img_dout\(9) & \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|img_dout\(9),
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X24_Y18_N6
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\) # 
-- (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X24_Y18_N8
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X24_Y18_N10
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\) # (\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X24_Y18_N12
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ & !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X24_Y18_N14
\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X23_Y18_N24
\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = !\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X23_Y18_N0
\sevs_module|curr_val~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~23_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \sevs_module|Equal1~0_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~23_combout\);

-- Location: LCCOMB_X23_Y18_N6
\sevs_module|curr_val~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~25_combout\ = (\sevs_module|curr_val~24_combout\) # ((\sevs_module|curr_val~23_combout\) # ((!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \sevs_module|curr_val~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val~24_combout\,
	datab => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \sevs_module|curr_val~17_combout\,
	datad => \sevs_module|curr_val~23_combout\,
	combout => \sevs_module|curr_val~25_combout\);

-- Location: FF_X23_Y18_N7
\sevs_module|curr_val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~25_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(0));

-- Location: LCCOMB_X21_Y18_N4
\sevs_module|curr_val~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~9_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[53]~9_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \sevs_module|Equal1~0_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~9_combout\);

-- Location: LCCOMB_X22_Y18_N20
\sevs_module|curr_val~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~10_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\) # 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~91_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[53]~84_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~10_combout\);

-- Location: LCCOMB_X22_Y18_N28
\sevs_module|curr_val~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~11_combout\ = (\sevs_module|curr_val~9_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~9_combout\,
	datad => \sevs_module|curr_val~10_combout\,
	combout => \sevs_module|curr_val~11_combout\);

-- Location: FF_X22_Y18_N29
\sevs_module|curr_val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~11_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(6));

-- Location: LCCOMB_X22_Y18_N22
\sevs_module|curr_val~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~13_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\) # 
-- ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~83_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[54]~90_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~13_combout\);

-- Location: LCCOMB_X21_Y18_N2
\sevs_module|curr_val~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~12_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\))) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[54]~8_combout\,
	datac => \sevs_module|Equal1~0_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~12_combout\);

-- Location: LCCOMB_X22_Y18_N2
\sevs_module|curr_val~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~14_combout\ = (\sevs_module|curr_val~12_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~13_combout\,
	datad => \sevs_module|curr_val~12_combout\,
	combout => \sevs_module|curr_val~14_combout\);

-- Location: FF_X22_Y18_N3
\sevs_module|curr_val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~14_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(7));

-- Location: LCCOMB_X22_Y18_N30
\sevs_module|curr_val~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~7_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\) # 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~85_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[52]~92_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~7_combout\);

-- Location: LCCOMB_X21_Y18_N30
\sevs_module|curr_val~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~6_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|StageOut[52]~10_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \sevs_module|Equal1~0_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~6_combout\);

-- Location: LCCOMB_X22_Y18_N26
\sevs_module|curr_val~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~8_combout\ = (\sevs_module|curr_val~6_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~7_combout\,
	datad => \sevs_module|curr_val~6_combout\,
	combout => \sevs_module|curr_val~8_combout\);

-- Location: FF_X22_Y18_N27
\sevs_module|curr_val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~8_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(5));

-- Location: LCCOMB_X19_Y18_N10
\sevs_module|curr_val~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~2_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \sevs_module|curr_val~2_combout\);

-- Location: LCCOMB_X21_Y18_N6
\sevs_module|curr_val~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~3_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\sevs_module|curr_val~2_combout\)) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val~2_combout\,
	datab => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \sevs_module|Equal1~0_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~3_combout\);

-- Location: LCCOMB_X22_Y18_N0
\sevs_module|curr_val~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~4_combout\ = (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\) # 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\)))) # (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datac => \uart_module|u_RX|Mod2|auto_generated|divider|divider|StageOut[51]~89_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~4_combout\);

-- Location: LCCOMB_X22_Y18_N24
\sevs_module|curr_val~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~5_combout\ = (\sevs_module|curr_val~3_combout\) # ((\sevs_module|Equal0~10_combout\ & \sevs_module|curr_val~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal0~10_combout\,
	datac => \sevs_module|curr_val~3_combout\,
	datad => \sevs_module|curr_val~4_combout\,
	combout => \sevs_module|curr_val~5_combout\);

-- Location: FF_X22_Y18_N25
\sevs_module|curr_val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~5_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(4));

-- Location: LCCOMB_X19_Y21_N24
\sevs_module|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal12~0_combout\ = (!\sevs_module|curr_val\(6) & (!\sevs_module|curr_val\(7) & (!\sevs_module|curr_val\(5) & !\sevs_module|curr_val\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(6),
	datab => \sevs_module|curr_val\(7),
	datac => \sevs_module|curr_val\(5),
	datad => \sevs_module|curr_val\(4),
	combout => \sevs_module|Equal12~0_combout\);

-- Location: LCCOMB_X22_Y17_N16
\sevs_module|curr_val~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~30_combout\ = (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((!\uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \uart_module|u_RX|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \sevs_module|curr_val~30_combout\);

-- Location: LCCOMB_X23_Y18_N26
\sevs_module|curr_val~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~15_combout\ = (\sevs_module|Equal1~0_combout\ & ((\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\sevs_module|curr_val~30_combout\))) # 
-- (!\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \sevs_module|curr_val~30_combout\,
	datac => \sevs_module|Equal1~0_combout\,
	datad => \uart_module|u_RX|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~15_combout\);

-- Location: LCCOMB_X23_Y18_N16
\sevs_module|curr_val~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~16_combout\ = (\sevs_module|Equal0~10_combout\ & ((\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\uart_module|u_RX|img_dout\(9)))) # 
-- (!\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \uart_module|u_RX|img_dout\(9),
	datac => \sevs_module|Equal0~10_combout\,
	datad => \uart_module|u_RX|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \sevs_module|curr_val~16_combout\);

-- Location: LCCOMB_X23_Y18_N18
\sevs_module|curr_val~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|curr_val~18_combout\ = (\sevs_module|curr_val~15_combout\) # ((\sevs_module|curr_val~16_combout\) # ((!\uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \sevs_module|curr_val~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_RX|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \sevs_module|curr_val~17_combout\,
	datac => \sevs_module|curr_val~15_combout\,
	datad => \sevs_module|curr_val~16_combout\,
	combout => \sevs_module|curr_val~18_combout\);

-- Location: FF_X23_Y18_N19
\sevs_module|curr_val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockmodifier_module|clk_out_intem~clkctrl_outclk\,
	d => \sevs_module|curr_val~18_combout\,
	ena => \sevs_module|dig[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sevs_module|curr_val\(1));

-- Location: LCCOMB_X18_Y21_N16
\sevs_module|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal7~0_combout\ = (!\sevs_module|curr_val\(3) & (\sevs_module|curr_val\(0) & (\sevs_module|Equal12~0_combout\ & \sevs_module|curr_val\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|curr_val\(0),
	datac => \sevs_module|Equal12~0_combout\,
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|Equal7~0_combout\);

-- Location: LCCOMB_X18_Y21_N8
\sevs_module|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal4~0_combout\ = (!\sevs_module|curr_val\(2) & !\sevs_module|curr_val\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|Equal4~0_combout\);

-- Location: LCCOMB_X18_Y21_N30
\sevs_module|WideOr2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~10_combout\ = (\sevs_module|Equal12~0_combout\ & ((\sevs_module|curr_val\(3) & (\sevs_module|Equal4~0_combout\)) # (!\sevs_module|curr_val\(3) & ((!\sevs_module|curr_val\(0)) # (!\sevs_module|Equal4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|Equal12~0_combout\,
	datac => \sevs_module|Equal4~0_combout\,
	datad => \sevs_module|curr_val\(0),
	combout => \sevs_module|WideOr2~10_combout\);

-- Location: LCCOMB_X18_Y21_N18
\sevs_module|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal4~1_combout\ = (!\sevs_module|curr_val\(3) & (\sevs_module|Equal12~0_combout\ & (\sevs_module|Equal4~0_combout\ & !\sevs_module|curr_val\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|Equal12~0_combout\,
	datac => \sevs_module|Equal4~0_combout\,
	datad => \sevs_module|curr_val\(0),
	combout => \sevs_module|Equal4~1_combout\);

-- Location: LCCOMB_X18_Y21_N0
\sevs_module|WideOr5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr5~combout\ = ((\sevs_module|Equal4~1_combout\) # ((\sevs_module|curr_val\(2) & \sevs_module|Equal7~0_combout\))) # (!\sevs_module|WideOr2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(2),
	datab => \sevs_module|Equal7~0_combout\,
	datac => \sevs_module|WideOr2~10_combout\,
	datad => \sevs_module|Equal4~1_combout\,
	combout => \sevs_module|WideOr5~combout\);

-- Location: LCCOMB_X18_Y21_N22
\sevs_module|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal4~2_combout\ = (\sevs_module|Equal12~0_combout\ & (!\sevs_module|curr_val\(3) & !\sevs_module|curr_val\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|Equal12~0_combout\,
	datac => \sevs_module|curr_val\(3),
	datad => \sevs_module|curr_val\(0),
	combout => \sevs_module|Equal4~2_combout\);

-- Location: LCCOMB_X18_Y21_N20
\sevs_module|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|Equal6~0_combout\ = (!\sevs_module|curr_val\(2) & (\sevs_module|Equal4~2_combout\ & \sevs_module|curr_val\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(2),
	datac => \sevs_module|Equal4~2_combout\,
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|Equal6~0_combout\);

-- Location: LCCOMB_X18_Y21_N10
\sevs_module|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr4~0_combout\ = (\sevs_module|Equal7~0_combout\) # ((\sevs_module|Equal6~0_combout\) # (!\sevs_module|WideOr2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|Equal7~0_combout\,
	datac => \sevs_module|WideOr2~10_combout\,
	datad => \sevs_module|Equal6~0_combout\,
	combout => \sevs_module|WideOr4~0_combout\);

-- Location: LCCOMB_X18_Y21_N12
\sevs_module|WideOr3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr3~3_combout\ = (\sevs_module|Equal12~0_combout\ & (!\sevs_module|curr_val\(0) & (!\sevs_module|curr_val\(2) & !\sevs_module|curr_val\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|Equal12~0_combout\,
	datab => \sevs_module|curr_val\(0),
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|WideOr3~3_combout\);

-- Location: LCCOMB_X18_Y21_N24
\sevs_module|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr3~2_combout\ = (\sevs_module|WideOr3~3_combout\) # ((\sevs_module|Equal4~2_combout\ & \sevs_module|curr_val\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|WideOr3~3_combout\,
	datac => \sevs_module|Equal4~2_combout\,
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|WideOr3~2_combout\);

-- Location: LCCOMB_X18_Y21_N28
\sevs_module|WideOr2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~5_combout\ = (\sevs_module|curr_val\(1) & ((\sevs_module|curr_val\(3)) # ((\sevs_module|curr_val\(0) & \sevs_module|curr_val\(2))))) # (!\sevs_module|curr_val\(1) & (\sevs_module|curr_val\(2) $ (((!\sevs_module|curr_val\(3) & 
-- \sevs_module|curr_val\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|curr_val\(0),
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|WideOr2~5_combout\);

-- Location: LCCOMB_X19_Y21_N10
\sevs_module|WideOr2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~3_combout\ = (\sevs_module|WideOr2~5_combout\) # (\sevs_module|curr_val\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sevs_module|WideOr2~5_combout\,
	datac => \sevs_module|curr_val\(7),
	combout => \sevs_module|WideOr2~3_combout\);

-- Location: LCCOMB_X19_Y21_N12
\sevs_module|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr2~combout\ = (\sevs_module|curr_val\(6)) # ((\sevs_module|curr_val\(4)) # ((\sevs_module|curr_val\(5)) # (\sevs_module|WideOr2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(6),
	datab => \sevs_module|curr_val\(4),
	datac => \sevs_module|curr_val\(5),
	datad => \sevs_module|WideOr2~3_combout\,
	combout => \sevs_module|WideOr2~combout\);

-- Location: LCCOMB_X18_Y21_N2
\sevs_module|sevseg[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|sevseg\(4) = (\sevs_module|Equal6~0_combout\) # (((\sevs_module|curr_val\(3) & !\sevs_module|Equal4~0_combout\)) # (!\sevs_module|Equal12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|Equal6~0_combout\,
	datac => \sevs_module|Equal4~0_combout\,
	datad => \sevs_module|Equal12~0_combout\,
	combout => \sevs_module|sevseg\(4));

-- Location: LCCOMB_X18_Y21_N14
\sevs_module|WideOr1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr1~5_combout\ = (\sevs_module|curr_val\(3) & (((\sevs_module|curr_val\(2)) # (\sevs_module|curr_val\(1))))) # (!\sevs_module|curr_val\(3) & (\sevs_module|curr_val\(2) & (\sevs_module|curr_val\(0) $ (\sevs_module|curr_val\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(3),
	datab => \sevs_module|curr_val\(0),
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|WideOr1~5_combout\);

-- Location: LCCOMB_X19_Y21_N18
\sevs_module|WideOr1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr1~3_combout\ = (\sevs_module|WideOr1~5_combout\) # (\sevs_module|curr_val\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|WideOr1~5_combout\,
	datac => \sevs_module|curr_val\(7),
	combout => \sevs_module|WideOr1~3_combout\);

-- Location: LCCOMB_X19_Y21_N4
\sevs_module|WideOr1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr1~10_combout\ = (\sevs_module|curr_val\(5)) # ((\sevs_module|WideOr1~3_combout\) # ((\sevs_module|curr_val\(6)) # (\sevs_module|curr_val\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|curr_val\(5),
	datab => \sevs_module|WideOr1~3_combout\,
	datac => \sevs_module|curr_val\(6),
	datad => \sevs_module|curr_val\(4),
	combout => \sevs_module|WideOr1~10_combout\);

-- Location: LCCOMB_X18_Y21_N26
\sevs_module|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sevs_module|WideOr0~2_combout\ = (\sevs_module|WideOr2~10_combout\ & (((\sevs_module|curr_val\(1)) # (!\sevs_module|curr_val\(2))) # (!\sevs_module|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sevs_module|WideOr2~10_combout\,
	datab => \sevs_module|Equal4~2_combout\,
	datac => \sevs_module|curr_val\(2),
	datad => \sevs_module|curr_val\(1),
	combout => \sevs_module|WideOr0~2_combout\);

-- Location: LCCOMB_X25_Y20_N8
\uart_module|u_TX|r_INDEX~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_INDEX~4_combout\ = (!\uart_module|u_TX|r_INDEX\(3) & (\uart_module|u_TX|r_INDEX\(2) $ (((\uart_module|u_TX|r_INDEX\(1) & \uart_module|u_TX|r_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_INDEX\(1),
	datab => \uart_module|u_TX|r_INDEX\(0),
	datac => \uart_module|u_TX|r_INDEX\(2),
	datad => \uart_module|u_TX|r_INDEX\(3),
	combout => \uart_module|u_TX|r_INDEX~4_combout\);

-- Location: LCCOMB_X26_Y20_N4
\uart_module|u_TX|r_PRESCALER[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[0]~9_combout\ = \uart_module|u_TX|r_PRESCALER\(0) $ (VCC)
-- \uart_module|u_TX|r_PRESCALER[0]~10\ = CARRY(\uart_module|u_TX|r_PRESCALER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_TX|r_PRESCALER\(0),
	datad => VCC,
	combout => \uart_module|u_TX|r_PRESCALER[0]~9_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[0]~10\);

-- Location: LCCOMB_X26_Y20_N2
\uart_module|u_TX|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|LessThan0~0_combout\ = (!\uart_module|u_TX|r_PRESCALER\(3) & (!\uart_module|u_TX|r_PRESCALER\(2) & (!\uart_module|u_TX|r_PRESCALER\(0) & !\uart_module|u_TX|r_PRESCALER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(3),
	datab => \uart_module|u_TX|r_PRESCALER\(2),
	datac => \uart_module|u_TX|r_PRESCALER\(0),
	datad => \uart_module|u_TX|r_PRESCALER\(1),
	combout => \uart_module|u_TX|LessThan0~0_combout\);

-- Location: LCCOMB_X26_Y20_N28
\uart_module|u_TX|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|LessThan0~1_combout\ = (!\uart_module|u_TX|r_PRESCALER\(6) & (((\uart_module|u_TX|LessThan0~0_combout\) # (!\uart_module|u_TX|r_PRESCALER\(5))) # (!\uart_module|u_TX|r_PRESCALER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(4),
	datab => \uart_module|u_TX|r_PRESCALER\(6),
	datac => \uart_module|u_TX|r_PRESCALER\(5),
	datad => \uart_module|u_TX|LessThan0~0_combout\,
	combout => \uart_module|u_TX|LessThan0~1_combout\);

-- Location: LCCOMB_X26_Y20_N30
\uart_module|u_TX|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|LessThan0~2_combout\ = (\uart_module|u_TX|r_PRESCALER\(8) & (\uart_module|u_TX|r_PRESCALER\(7) & !\uart_module|u_TX|LessThan0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_TX|r_PRESCALER\(8),
	datac => \uart_module|u_TX|r_PRESCALER\(7),
	datad => \uart_module|u_TX|LessThan0~1_combout\,
	combout => \uart_module|u_TX|LessThan0~2_combout\);

-- Location: LCCOMB_X24_Y20_N24
\uart_module|s_TX_START~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|s_TX_START~0_combout\ = !\uart_module|u_TX|o_BUSY~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart_module|u_TX|o_BUSY~q\,
	combout => \uart_module|s_TX_START~0_combout\);

-- Location: FF_X24_Y20_N25
\uart_module|s_TX_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|s_TX_START~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|s_TX_START~q\);

-- Location: LCCOMB_X26_Y20_N0
\uart_module|u_TX|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|Equal0~0_combout\ = (!\uart_module|u_TX|r_PRESCALER\(1) & (!\uart_module|u_TX|r_PRESCALER\(0) & (\uart_module|u_TX|r_PRESCALER\(2) & \uart_module|u_TX|r_PRESCALER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(1),
	datab => \uart_module|u_TX|r_PRESCALER\(0),
	datac => \uart_module|u_TX|r_PRESCALER\(2),
	datad => \uart_module|u_TX|r_PRESCALER\(3),
	combout => \uart_module|u_TX|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y20_N4
\uart_module|u_TX|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|LessThan1~0_combout\ = (\uart_module|u_TX|r_INDEX\(3) & ((\uart_module|u_TX|r_INDEX\(0)) # ((\uart_module|u_TX|r_INDEX\(2)) # (\uart_module|u_TX|r_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_INDEX\(3),
	datab => \uart_module|u_TX|r_INDEX\(0),
	datac => \uart_module|u_TX|r_INDEX\(2),
	datad => \uart_module|u_TX|r_INDEX\(1),
	combout => \uart_module|u_TX|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y20_N26
\uart_module|u_TX|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|Equal0~1_combout\ = (\uart_module|u_TX|r_PRESCALER\(4) & (\uart_module|u_TX|r_PRESCALER\(6) & (!\uart_module|u_TX|r_PRESCALER\(5) & \uart_module|u_TX|r_PRESCALER\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(4),
	datab => \uart_module|u_TX|r_PRESCALER\(6),
	datac => \uart_module|u_TX|r_PRESCALER\(5),
	datad => \uart_module|u_TX|r_PRESCALER\(7),
	combout => \uart_module|u_TX|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y20_N2
\uart_module|u_TX|s_TRANSMITING_FLAG~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|s_TRANSMITING_FLAG~0_combout\ = (\uart_module|u_TX|r_PRESCALER\(8)) # (((!\uart_module|u_TX|Equal0~1_combout\) # (!\uart_module|u_TX|LessThan1~0_combout\)) # (!\uart_module|u_TX|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(8),
	datab => \uart_module|u_TX|Equal0~0_combout\,
	datac => \uart_module|u_TX|LessThan1~0_combout\,
	datad => \uart_module|u_TX|Equal0~1_combout\,
	combout => \uart_module|u_TX|s_TRANSMITING_FLAG~0_combout\);

-- Location: LCCOMB_X25_Y20_N16
\uart_module|u_TX|s_TRANSMITING_FLAG~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|s_TRANSMITING_FLAG~1_combout\ = (\uart_module|u_TX|o_BUSY~q\ & ((\uart_module|u_TX|s_TRANSMITING_FLAG~0_combout\))) # (!\uart_module|u_TX|o_BUSY~q\ & (\uart_module|s_TX_START~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|s_TX_START~q\,
	datac => \uart_module|u_TX|o_BUSY~q\,
	datad => \uart_module|u_TX|s_TRANSMITING_FLAG~0_combout\,
	combout => \uart_module|u_TX|s_TRANSMITING_FLAG~1_combout\);

-- Location: FF_X25_Y20_N17
\uart_module|u_TX|o_BUSY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|s_TRANSMITING_FLAG~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|o_BUSY~q\);

-- Location: FF_X26_Y20_N5
\uart_module|u_TX|r_PRESCALER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[0]~9_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(0));

-- Location: LCCOMB_X26_Y20_N6
\uart_module|u_TX|r_PRESCALER[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[1]~11_combout\ = (\uart_module|u_TX|r_PRESCALER\(1) & (!\uart_module|u_TX|r_PRESCALER[0]~10\)) # (!\uart_module|u_TX|r_PRESCALER\(1) & ((\uart_module|u_TX|r_PRESCALER[0]~10\) # (GND)))
-- \uart_module|u_TX|r_PRESCALER[1]~12\ = CARRY((!\uart_module|u_TX|r_PRESCALER[0]~10\) # (!\uart_module|u_TX|r_PRESCALER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(1),
	datad => VCC,
	cin => \uart_module|u_TX|r_PRESCALER[0]~10\,
	combout => \uart_module|u_TX|r_PRESCALER[1]~11_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[1]~12\);

-- Location: FF_X26_Y20_N7
\uart_module|u_TX|r_PRESCALER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[1]~11_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(1));

-- Location: LCCOMB_X26_Y20_N8
\uart_module|u_TX|r_PRESCALER[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[2]~13_combout\ = (\uart_module|u_TX|r_PRESCALER\(2) & (\uart_module|u_TX|r_PRESCALER[1]~12\ $ (GND))) # (!\uart_module|u_TX|r_PRESCALER\(2) & (!\uart_module|u_TX|r_PRESCALER[1]~12\ & VCC))
-- \uart_module|u_TX|r_PRESCALER[2]~14\ = CARRY((\uart_module|u_TX|r_PRESCALER\(2) & !\uart_module|u_TX|r_PRESCALER[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_TX|r_PRESCALER\(2),
	datad => VCC,
	cin => \uart_module|u_TX|r_PRESCALER[1]~12\,
	combout => \uart_module|u_TX|r_PRESCALER[2]~13_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[2]~14\);

-- Location: FF_X26_Y20_N9
\uart_module|u_TX|r_PRESCALER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[2]~13_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(2));

-- Location: LCCOMB_X26_Y20_N10
\uart_module|u_TX|r_PRESCALER[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[3]~15_combout\ = (\uart_module|u_TX|r_PRESCALER\(3) & (!\uart_module|u_TX|r_PRESCALER[2]~14\)) # (!\uart_module|u_TX|r_PRESCALER\(3) & ((\uart_module|u_TX|r_PRESCALER[2]~14\) # (GND)))
-- \uart_module|u_TX|r_PRESCALER[3]~16\ = CARRY((!\uart_module|u_TX|r_PRESCALER[2]~14\) # (!\uart_module|u_TX|r_PRESCALER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(3),
	datad => VCC,
	cin => \uart_module|u_TX|r_PRESCALER[2]~14\,
	combout => \uart_module|u_TX|r_PRESCALER[3]~15_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[3]~16\);

-- Location: FF_X26_Y20_N11
\uart_module|u_TX|r_PRESCALER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[3]~15_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(3));

-- Location: LCCOMB_X26_Y20_N12
\uart_module|u_TX|r_PRESCALER[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[4]~17_combout\ = (\uart_module|u_TX|r_PRESCALER\(4) & (\uart_module|u_TX|r_PRESCALER[3]~16\ $ (GND))) # (!\uart_module|u_TX|r_PRESCALER\(4) & (!\uart_module|u_TX|r_PRESCALER[3]~16\ & VCC))
-- \uart_module|u_TX|r_PRESCALER[4]~18\ = CARRY((\uart_module|u_TX|r_PRESCALER\(4) & !\uart_module|u_TX|r_PRESCALER[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(4),
	datad => VCC,
	cin => \uart_module|u_TX|r_PRESCALER[3]~16\,
	combout => \uart_module|u_TX|r_PRESCALER[4]~17_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[4]~18\);

-- Location: FF_X26_Y20_N13
\uart_module|u_TX|r_PRESCALER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[4]~17_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(4));

-- Location: LCCOMB_X26_Y20_N14
\uart_module|u_TX|r_PRESCALER[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[5]~19_combout\ = (\uart_module|u_TX|r_PRESCALER\(5) & (!\uart_module|u_TX|r_PRESCALER[4]~18\)) # (!\uart_module|u_TX|r_PRESCALER\(5) & ((\uart_module|u_TX|r_PRESCALER[4]~18\) # (GND)))
-- \uart_module|u_TX|r_PRESCALER[5]~20\ = CARRY((!\uart_module|u_TX|r_PRESCALER[4]~18\) # (!\uart_module|u_TX|r_PRESCALER\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_TX|r_PRESCALER\(5),
	datad => VCC,
	cin => \uart_module|u_TX|r_PRESCALER[4]~18\,
	combout => \uart_module|u_TX|r_PRESCALER[5]~19_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[5]~20\);

-- Location: FF_X26_Y20_N15
\uart_module|u_TX|r_PRESCALER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[5]~19_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(5));

-- Location: LCCOMB_X26_Y20_N16
\uart_module|u_TX|r_PRESCALER[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[6]~21_combout\ = (\uart_module|u_TX|r_PRESCALER\(6) & (\uart_module|u_TX|r_PRESCALER[5]~20\ $ (GND))) # (!\uart_module|u_TX|r_PRESCALER\(6) & (!\uart_module|u_TX|r_PRESCALER[5]~20\ & VCC))
-- \uart_module|u_TX|r_PRESCALER[6]~22\ = CARRY((\uart_module|u_TX|r_PRESCALER\(6) & !\uart_module|u_TX|r_PRESCALER[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_TX|r_PRESCALER\(6),
	datad => VCC,
	cin => \uart_module|u_TX|r_PRESCALER[5]~20\,
	combout => \uart_module|u_TX|r_PRESCALER[6]~21_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[6]~22\);

-- Location: FF_X26_Y20_N17
\uart_module|u_TX|r_PRESCALER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[6]~21_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(6));

-- Location: LCCOMB_X26_Y20_N18
\uart_module|u_TX|r_PRESCALER[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[7]~23_combout\ = (\uart_module|u_TX|r_PRESCALER\(7) & (!\uart_module|u_TX|r_PRESCALER[6]~22\)) # (!\uart_module|u_TX|r_PRESCALER\(7) & ((\uart_module|u_TX|r_PRESCALER[6]~22\) # (GND)))
-- \uart_module|u_TX|r_PRESCALER[7]~24\ = CARRY((!\uart_module|u_TX|r_PRESCALER[6]~22\) # (!\uart_module|u_TX|r_PRESCALER\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_TX|r_PRESCALER\(7),
	datad => VCC,
	cin => \uart_module|u_TX|r_PRESCALER[6]~22\,
	combout => \uart_module|u_TX|r_PRESCALER[7]~23_combout\,
	cout => \uart_module|u_TX|r_PRESCALER[7]~24\);

-- Location: FF_X26_Y20_N19
\uart_module|u_TX|r_PRESCALER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[7]~23_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(7));

-- Location: LCCOMB_X26_Y20_N20
\uart_module|u_TX|r_PRESCALER[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_PRESCALER[8]~25_combout\ = \uart_module|u_TX|r_PRESCALER\(8) $ (!\uart_module|u_TX|r_PRESCALER[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|u_TX|r_PRESCALER\(8),
	cin => \uart_module|u_TX|r_PRESCALER[7]~24\,
	combout => \uart_module|u_TX|r_PRESCALER[8]~25_combout\);

-- Location: FF_X26_Y20_N21
\uart_module|u_TX|r_PRESCALER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_PRESCALER[8]~25_combout\,
	sclr => \uart_module|u_TX|LessThan0~2_combout\,
	ena => \uart_module|u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_PRESCALER\(8));

-- Location: LCCOMB_X25_Y20_N26
\uart_module|u_TX|r_INDEX[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_INDEX[1]~0_combout\ = (!\uart_module|u_TX|r_PRESCALER\(8) & (\uart_module|u_TX|o_BUSY~q\ & (\uart_module|u_TX|Equal0~0_combout\ & \uart_module|u_TX|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_PRESCALER\(8),
	datab => \uart_module|u_TX|o_BUSY~q\,
	datac => \uart_module|u_TX|Equal0~0_combout\,
	datad => \uart_module|u_TX|Equal0~1_combout\,
	combout => \uart_module|u_TX|r_INDEX[1]~0_combout\);

-- Location: FF_X25_Y20_N9
\uart_module|u_TX|r_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_INDEX~4_combout\,
	ena => \uart_module|u_TX|r_INDEX[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_INDEX\(2));

-- Location: LCCOMB_X25_Y20_N28
\uart_module|u_TX|r_INDEX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_INDEX~2_combout\ = (!\uart_module|u_TX|r_INDEX\(0) & (((!\uart_module|u_TX|r_INDEX\(1) & !\uart_module|u_TX|r_INDEX\(2))) # (!\uart_module|u_TX|r_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_INDEX\(1),
	datab => \uart_module|u_TX|r_INDEX\(2),
	datac => \uart_module|u_TX|r_INDEX\(0),
	datad => \uart_module|u_TX|r_INDEX\(3),
	combout => \uart_module|u_TX|r_INDEX~2_combout\);

-- Location: FF_X25_Y20_N29
\uart_module|u_TX|r_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_INDEX~2_combout\,
	ena => \uart_module|u_TX|r_INDEX[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_INDEX\(0));

-- Location: LCCOMB_X25_Y20_N10
\uart_module|u_TX|r_INDEX~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_INDEX~3_combout\ = (!\uart_module|u_TX|r_INDEX\(3) & (\uart_module|u_TX|r_INDEX\(1) $ (\uart_module|u_TX|r_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_INDEX\(3),
	datac => \uart_module|u_TX|r_INDEX\(1),
	datad => \uart_module|u_TX|r_INDEX\(0),
	combout => \uart_module|u_TX|r_INDEX~3_combout\);

-- Location: FF_X25_Y20_N11
\uart_module|u_TX|r_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_INDEX~3_combout\,
	ena => \uart_module|u_TX|r_INDEX[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_INDEX\(1));

-- Location: LCCOMB_X25_Y20_N6
\uart_module|u_TX|r_INDEX~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_INDEX~1_combout\ = (\uart_module|u_TX|r_INDEX\(1) & (\uart_module|u_TX|r_INDEX\(2) & (!\uart_module|u_TX|r_INDEX\(3) & \uart_module|u_TX|r_INDEX\(0)))) # (!\uart_module|u_TX|r_INDEX\(1) & (!\uart_module|u_TX|r_INDEX\(2) & 
-- (\uart_module|u_TX|r_INDEX\(3) & !\uart_module|u_TX|r_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_INDEX\(1),
	datab => \uart_module|u_TX|r_INDEX\(2),
	datac => \uart_module|u_TX|r_INDEX\(3),
	datad => \uart_module|u_TX|r_INDEX\(0),
	combout => \uart_module|u_TX|r_INDEX~1_combout\);

-- Location: FF_X25_Y20_N7
\uart_module|u_TX|r_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_INDEX~1_combout\,
	ena => \uart_module|u_TX|r_INDEX[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_INDEX\(3));

-- Location: LCCOMB_X25_Y20_N18
\uart_module|u_TX|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|Mux0~0_combout\ = (!\uart_module|u_TX|r_INDEX\(2) & (!\uart_module|u_TX|r_INDEX\(1) & (\uart_module|u_TX|r_INDEX\(3) $ (!\uart_module|u_TX|r_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_INDEX\(3),
	datab => \uart_module|u_TX|r_INDEX\(0),
	datac => \uart_module|u_TX|r_INDEX\(2),
	datad => \uart_module|u_TX|r_INDEX\(1),
	combout => \uart_module|u_TX|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y20_N16
\uart_module|u_TX|r_DATA_BUFFER[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|r_DATA_BUFFER[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \uart_module|u_TX|r_DATA_BUFFER[0]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N14
\uart_module|u_TX|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|process_0~0_combout\ = (\uart_module|s_TX_START~q\ & !\uart_module|u_TX|o_BUSY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_module|s_TX_START~q\,
	datad => \uart_module|u_TX|o_BUSY~q\,
	combout => \uart_module|u_TX|process_0~0_combout\);

-- Location: FF_X24_Y20_N17
\uart_module|u_TX|r_DATA_BUFFER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|r_DATA_BUFFER[0]~feeder_combout\,
	ena => \uart_module|u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_DATA_BUFFER\(0));

-- Location: LCCOMB_X24_Y20_N22
\uart_module|r_TX_DATA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|r_TX_DATA[0]~0_combout\ = (\uart_module|r_TX_DATA\(0)) # (!\uart_module|u_TX|o_BUSY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart_module|r_TX_DATA\(0),
	datad => \uart_module|u_TX|o_BUSY~q\,
	combout => \uart_module|r_TX_DATA[0]~0_combout\);

-- Location: FF_X24_Y20_N23
\uart_module|r_TX_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|r_TX_DATA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|r_TX_DATA\(0));

-- Location: FF_X24_Y20_N15
\uart_module|u_TX|r_DATA_BUFFER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \uart_module|r_TX_DATA\(0),
	sload => VCC,
	ena => \uart_module|u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|r_DATA_BUFFER\(1));

-- Location: LCCOMB_X25_Y20_N24
\uart_module|u_TX|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart_module|u_TX|Mux0~1_combout\ = (\uart_module|u_TX|Mux0~0_combout\ & (!\uart_module|u_TX|r_INDEX\(3) & (\uart_module|u_TX|r_DATA_BUFFER\(0)))) # (!\uart_module|u_TX|Mux0~0_combout\ & (((\uart_module|u_TX|r_DATA_BUFFER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_module|u_TX|r_INDEX\(3),
	datab => \uart_module|u_TX|Mux0~0_combout\,
	datac => \uart_module|u_TX|r_DATA_BUFFER\(0),
	datad => \uart_module|u_TX|r_DATA_BUFFER\(1),
	combout => \uart_module|u_TX|Mux0~1_combout\);

-- Location: FF_X25_Y20_N25
\uart_module|u_TX|o_TX_LINE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \uart_module|u_TX|Mux0~1_combout\,
	ena => \uart_module|u_TX|r_INDEX[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart_module|u_TX|o_TX_LINE~q\);

-- Location: IOIBUF_X34_Y17_N1
\i_IR~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_IR,
	o => \i_IR~input_o\);

ww_dig(0) <= \dig[0]~output_o\;

ww_dig(1) <= \dig[1]~output_o\;

ww_dig(2) <= \dig[2]~output_o\;

ww_dig(3) <= \dig[3]~output_o\;

ww_sevseg(0) <= \sevseg[0]~output_o\;

ww_sevseg(1) <= \sevseg[1]~output_o\;

ww_sevseg(2) <= \sevseg[2]~output_o\;

ww_sevseg(3) <= \sevseg[3]~output_o\;

ww_sevseg(4) <= \sevseg[4]~output_o\;

ww_sevseg(5) <= \sevseg[5]~output_o\;

ww_sevseg(6) <= \sevseg[6]~output_o\;

ww_o_led1 <= \o_led1~output_o\;

ww_o_led2 <= \o_led2~output_o\;

ww_o_led3 <= \o_led3~output_o\;

ww_o_led4 <= \o_led4~output_o\;

ww_o_r0 <= \o_r0~output_o\;

ww_o_r1 <= \o_r1~output_o\;

ww_o_r2 <= \o_r2~output_o\;

ww_o_r3 <= \o_r3~output_o\;

ww_o_r4 <= \o_r4~output_o\;

ww_o_r5 <= \o_r5~output_o\;

ww_o_r6 <= \o_r6~output_o\;

ww_o_r7 <= \o_r7~output_o\;

ww_o_g0 <= \o_g0~output_o\;

ww_o_g1 <= \o_g1~output_o\;

ww_o_g2 <= \o_g2~output_o\;

ww_o_g3 <= \o_g3~output_o\;

ww_o_g4 <= \o_g4~output_o\;

ww_o_g5 <= \o_g5~output_o\;

ww_o_g6 <= \o_g6~output_o\;

ww_o_g7 <= \o_g7~output_o\;

ww_o_b0 <= \o_b0~output_o\;

ww_o_b1 <= \o_b1~output_o\;

ww_o_b2 <= \o_b2~output_o\;

ww_o_b3 <= \o_b3~output_o\;

ww_o_b4 <= \o_b4~output_o\;

ww_o_b5 <= \o_b5~output_o\;

ww_o_b6 <= \o_b6~output_o\;

ww_o_b7 <= \o_b7~output_o\;

ww_o_vga_hs <= \o_vga_hs~output_o\;

ww_o_vga_vs <= \o_vga_vs~output_o\;

ww_o_buzz <= \o_buzz~output_o\;

ww_o_Tx <= \o_Tx~output_o\;
END structure;


