// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/27/2019 19:20:47"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module oled_i2c (
	clk,
	data,
	SCL,
	SDA,
	dataReady,
	rst,
	debug_leds);
input 	clk;
input 	[7:0] data;
output 	SCL;
output 	SDA;
input 	dataReady;
input 	rst;
output 	[8:0] debug_leds;

// Design Ports Information
// data[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCL	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataReady	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_leds[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDA	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \data[0]~input_o ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \dataReady~input_o ;
wire \rst~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \div|Add0~29_sumout ;
wire \div|count[0]~DUPLICATE_q ;
wire \div|Add0~30 ;
wire \div|Add0~33_sumout ;
wire \div|Add0~34 ;
wire \div|Add0~1_sumout ;
wire \div|Add0~2 ;
wire \div|Add0~5_sumout ;
wire \div|Add0~6 ;
wire \div|Add0~9_sumout ;
wire \div|Add0~10 ;
wire \div|Add0~61_sumout ;
wire \div|Add0~62 ;
wire \div|Add0~81_sumout ;
wire \div|Add0~82 ;
wire \div|Add0~37_sumout ;
wire \div|Add0~38 ;
wire \div|Add0~25_sumout ;
wire \div|count[8]~DUPLICATE_q ;
wire \div|Add0~26 ;
wire \div|Add0~21_sumout ;
wire \div|Add0~22 ;
wire \div|Add0~17_sumout ;
wire \div|Add0~18 ;
wire \div|Add0~13_sumout ;
wire \div|Add0~14 ;
wire \div|Add0~57_sumout ;
wire \div|Add0~58 ;
wire \div|Add0~45_sumout ;
wire \div|count[13]~DUPLICATE_q ;
wire \div|Add0~46 ;
wire \div|Add0~77_sumout ;
wire \div|Add0~78 ;
wire \div|Add0~73_sumout ;
wire \div|Add0~74 ;
wire \div|Add0~69_sumout ;
wire \div|count[16]~DUPLICATE_q ;
wire \div|Add0~70 ;
wire \div|Add0~65_sumout ;
wire \div|Equal0~3_combout ;
wire \div|count[2]~DUPLICATE_q ;
wire \div|count[3]~DUPLICATE_q ;
wire \div|Equal0~0_combout ;
wire \div|Add0~66 ;
wire \div|Add0~129_sumout ;
wire \div|count[18]~DUPLICATE_q ;
wire \div|Add0~130 ;
wire \div|Add0~125_sumout ;
wire \div|Add0~126 ;
wire \div|Add0~121_sumout ;
wire \div|Add0~122 ;
wire \div|Add0~117_sumout ;
wire \div|Add0~118 ;
wire \div|Add0~113_sumout ;
wire \div|Add0~114 ;
wire \div|Add0~109_sumout ;
wire \div|Add0~110 ;
wire \div|Add0~105_sumout ;
wire \div|Add0~106 ;
wire \div|Add0~101_sumout ;
wire \div|count[25]~DUPLICATE_q ;
wire \div|Add0~102 ;
wire \div|Add0~97_sumout ;
wire \div|count[28]~DUPLICATE_q ;
wire \div|Add0~98 ;
wire \div|Add0~93_sumout ;
wire \div|Add0~94 ;
wire \div|Add0~89_sumout ;
wire \div|Add0~90 ;
wire \div|Add0~85_sumout ;
wire \div|Equal0~4_combout ;
wire \div|Equal0~1_combout ;
wire \div|Equal0~5_combout ;
wire \div|Add0~86 ;
wire \div|Add0~49_sumout ;
wire \div|Add0~50 ;
wire \div|Add0~53_sumout ;
wire \div|count[31]~DUPLICATE_q ;
wire \div|Add0~54 ;
wire \div|Add0~41_sumout ;
wire \div|Equal0~2_combout ;
wire \div|Equal0~6_combout ;
wire \div|en~0_combout ;
wire \div|en~feeder_combout ;
wire \div|en~q ;
wire \U1|data_in_ready_reg~q ;
wire \U1|Add2~13_sumout ;
wire \U1|Add2~42 ;
wire \U1|Add2~45_sumout ;
wire \U1|Add2~46 ;
wire \U1|Add2~49_sumout ;
wire \U1|Add2~50 ;
wire \U1|Add2~57_sumout ;
wire \U1|Add2~58 ;
wire \U1|Add2~61_sumout ;
wire \U1|delay_reg[13]~DUPLICATE_q ;
wire \U1|Add2~62 ;
wire \U1|Add2~65_sumout ;
wire \U1|LessThan2~2_combout ;
wire \U1|scl_i_reg~DUPLICATE_q ;
wire \U1|cmd_ready_reg~DUPLICATE_q ;
wire \U1|Mux6~0_combout ;
wire \U1|Mux9~0_combout ;
wire \U1|bit_count_reg[3]~0_combout ;
wire \U1|data_out_valid_reg~0_combout ;
wire \U1|bit_count_reg[3]~1_combout ;
wire \U1|bit_count_reg[0]~DUPLICATE_q ;
wire \U1|Add1~1_combout ;
wire \U1|Mux8~0_combout ;
wire \U1|bit_count_reg[1]~DUPLICATE_q ;
wire \U1|Add1~0_combout ;
wire \U1|Mux7~0_combout ;
wire \U1|bit_count_reg[2]~DUPLICATE_q ;
wire \U1|Mux6~1_combout ;
wire \U1|LessThan1~1_combout ;
wire \U1|Selector10~0_combout ;
wire \U1|state_reg[1]~DUPLICATE_q ;
wire \U1|Decoder0~1_combout ;
wire \U1|phy_state_reg.PHY_STATE_ACTIVE~q ;
wire \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ;
wire \U1|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ;
wire \U1|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ;
wire \U1|phy_state_next~1_combout ;
wire \U1|phy_state_reg.PHY_STATE_REPEATED_START_1~DUPLICATE_q ;
wire \U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q ;
wire \U1|Selector46~0_combout ;
wire \U1|phy_state_reg.PHY_STATE_START_1~q ;
wire \U1|phy_state_reg.PHY_STATE_START_2~q ;
wire \U1|Selector9~0_combout ;
wire \U1|phy_state_next~3_combout ;
wire \U1|phy_state_reg.PHY_STATE_READ_BIT_1~q ;
wire \U1|phy_state_reg.PHY_STATE_READ_BIT_2~q ;
wire \U1|phy_state_reg.PHY_STATE_READ_BIT_3~q ;
wire \U1|phy_state_reg.PHY_STATE_READ_BIT_4~q ;
wire \U1|WideOr10~0_combout ;
wire \U1|Selector45~0_combout ;
wire \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ;
wire \U1|phy_state_next~2_combout ;
wire \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~DUPLICATE_q ;
wire \U1|phy_state_reg.PHY_STATE_REPEATED_START_1~q ;
wire \U1|phy_state_reg.PHY_STATE_STOP_1~q ;
wire \U1|Selector26~0_combout ;
wire \U1|delay_scl_next~1_combout ;
wire \U1|delay_scl_reg~q ;
wire \U1|delay_reg[1]~0_combout ;
wire \U1|delay_reg[1]~1_combout ;
wire \U1|Add2~66 ;
wire \U1|Add2~1_sumout ;
wire \U1|Add2~2 ;
wire \U1|Add2~17_sumout ;
wire \U1|LessThan2~0_combout ;
wire \U1|LessThan2~3_combout ;
wire \U1|delay_reg[0]~DUPLICATE_q ;
wire \U1|Add2~14 ;
wire \U1|Add2~9_sumout ;
wire \U1|delay_reg[1]~DUPLICATE_q ;
wire \U1|Add2~10 ;
wire \U1|Add2~53_sumout ;
wire \U1|Add2~54 ;
wire \U1|Add2~5_sumout ;
wire \U1|Add2~6 ;
wire \U1|Add2~21_sumout ;
wire \U1|Add2~22 ;
wire \U1|Add2~25_sumout ;
wire \U1|Add2~26 ;
wire \U1|Add2~29_sumout ;
wire \U1|delay_reg[6]~DUPLICATE_q ;
wire \U1|Add2~30 ;
wire \U1|Add2~33_sumout ;
wire \U1|Add2~34 ;
wire \U1|Add2~37_sumout ;
wire \U1|Add2~38 ;
wire \U1|Add2~41_sumout ;
wire \U1|delay_reg[8]~DUPLICATE_q ;
wire \U1|LessThan2~1_combout ;
wire \U1|delay_scl_reg~DUPLICATE_q ;
wire \U1|delay_scl_next~0_combout ;
wire \U1|scl_o_reg~q ;
wire \U1|WideOr10~1_combout ;
wire \U1|Selector26~1_combout ;
wire \U1|scl_o_reg~DUPLICATE_q ;
wire \U1|scl_i_reg~q ;
wire \SDA~input_o ;
wire \U1|sda_i_reg~0_combout ;
wire \U1|sda_i_reg~q ;
wire \U1|last_sda_i_reg~q ;
wire \U1|bus_active_reg~0_combout ;
wire \U1|bus_active_reg~q ;
wire \U1|Selector13~4_combout ;
wire \U1|phy_state_next~4_combout ;
wire \U1|phy_state_reg.PHY_STATE_STOP_1~DUPLICATE_q ;
wire \U1|phy_state_reg.PHY_STATE_STOP_2~q ;
wire \U1|phy_state_reg.PHY_STATE_STOP_3~q ;
wire \U1|phy_state_next~0_combout ;
wire \U1|phy_state_reg.PHY_STATE_IDLE~feeder_combout ;
wire \U1|phy_state_reg.PHY_STATE_IDLE~q ;
wire \U1|Selector25~0_combout ;
wire \U1|data_in_ready_next~0_combout ;
wire \U1|data_in_ready_reg~DUPLICATE_q ;
wire \U1|Mux3~3_combout ;
wire \U1|WideOr7~0_combout ;
wire \U1|addr_reg[1]~0_combout ;
wire \U1|addr_reg[1]~DUPLICATE_q ;
wire \U1|Mux3~4_combout ;
wire \U1|Mux3~5_combout ;
wire \U1|Decoder0~0_combout ;
wire \U1|LessThan1~0_combout ;
wire \U1|Mux3~1_combout ;
wire \U1|Mux3~0_combout ;
wire \U1|Mux3~2_combout ;
wire \U1|Mux2~0_combout ;
wire \U1|state_reg[3]~DUPLICATE_q ;
wire \U1|data_out_valid_reg~1_combout ;
wire \U1|data_out_valid_reg~q ;
wire \U1|cmd_ready_next~0_combout ;
wire \U1|cmd_ready_next~1_combout ;
wire \U1|cmd_ready_reg~q ;
wire \U1|Selector13~2_combout ;
wire \U1|Selector13~0_combout ;
wire \U1|Selector13~3_combout ;
wire \U1|Selector13~1_combout ;
wire \U1|Mux4~0_combout ;
wire \U1|Selector25~3_combout ;
wire \U1|Selector25~4_combout ;
wire \U1|Selector25~1_combout ;
wire \U1|Selector25~2_combout ;
wire \U1|Selector25~5_combout ;
wire \U1|Selector25~6_combout ;
wire \U1|phy_rx_data_reg~0_combout ;
wire \U1|phy_rx_data_reg~q ;
wire \U1|data_reg[0]~feeder_combout ;
wire \U1|data_reg[6]~0_combout ;
wire \U1|data_reg[4]~feeder_combout ;
wire \U1|Mux1~4_combout ;
wire \U1|Mux1~0_combout ;
wire \U1|Selector25~7_combout ;
wire \U1|sda_o_reg~q ;
wire \U1|Decoder0~2_combout ;
wire [16:0] \U1|delay_reg ;
wire [32:0] \div|count ;
wire [7:0] \U1|data_reg ;
wire [4:0] \U1|state_reg ;
wire [3:0] \U1|bit_count_reg ;
wire [6:0] \U1|addr_reg ;


// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \SCL~output (
	.i(!\U1|scl_o_reg~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCL),
	.obar());
// synopsys translate_off
defparam \SCL~output .bus_hold = "false";
defparam \SCL~output .open_drain_output = "false";
defparam \SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \debug_leds[0]~output (
	.i(\U1|state_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[0]),
	.obar());
// synopsys translate_off
defparam \debug_leds[0]~output .bus_hold = "false";
defparam \debug_leds[0]~output .open_drain_output = "false";
defparam \debug_leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \debug_leds[1]~output (
	.i(\U1|state_reg[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[1]),
	.obar());
// synopsys translate_off
defparam \debug_leds[1]~output .bus_hold = "false";
defparam \debug_leds[1]~output .open_drain_output = "false";
defparam \debug_leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \debug_leds[2]~output (
	.i(\U1|state_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[2]),
	.obar());
// synopsys translate_off
defparam \debug_leds[2]~output .bus_hold = "false";
defparam \debug_leds[2]~output .open_drain_output = "false";
defparam \debug_leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \debug_leds[3]~output (
	.i(\U1|state_reg[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[3]),
	.obar());
// synopsys translate_off
defparam \debug_leds[3]~output .bus_hold = "false";
defparam \debug_leds[3]~output .open_drain_output = "false";
defparam \debug_leds[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \debug_leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[4]),
	.obar());
// synopsys translate_off
defparam \debug_leds[4]~output .bus_hold = "false";
defparam \debug_leds[4]~output .open_drain_output = "false";
defparam \debug_leds[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \debug_leds[5]~output (
	.i(!\U1|scl_o_reg~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[5]),
	.obar());
// synopsys translate_off
defparam \debug_leds[5]~output .bus_hold = "false";
defparam \debug_leds[5]~output .open_drain_output = "false";
defparam \debug_leds[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \debug_leds[6]~output (
	.i(!\U1|sda_o_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[6]),
	.obar());
// synopsys translate_off
defparam \debug_leds[6]~output .bus_hold = "false";
defparam \debug_leds[6]~output .open_drain_output = "false";
defparam \debug_leds[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \debug_leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[7]),
	.obar());
// synopsys translate_off
defparam \debug_leds[7]~output .bus_hold = "false";
defparam \debug_leds[7]~output .open_drain_output = "false";
defparam \debug_leds[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \debug_leds[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_leds[8]),
	.obar());
// synopsys translate_off
defparam \debug_leds[8]~output .bus_hold = "false";
defparam \debug_leds[8]~output .open_drain_output = "false";
defparam \debug_leds[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \SDA~output (
	.i(!\U1|sda_o_reg~q ),
	.oe(\U1|Decoder0~2_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDA),
	.obar());
// synopsys translate_off
defparam \SDA~output .bus_hold = "false";
defparam \SDA~output .open_drain_output = "false";
defparam \SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \div|Add0~29 (
// Equation(s):
// \div|Add0~29_sumout  = SUM(( \div|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \div|Add0~30  = CARRY(( \div|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~29_sumout ),
	.cout(\div|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~29 .extended_lut = "off";
defparam \div|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \div|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \div|count[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \div|Add0~33 (
// Equation(s):
// \div|Add0~33_sumout  = SUM(( \div|count [1] ) + ( GND ) + ( \div|Add0~30  ))
// \div|Add0~34  = CARRY(( \div|count [1] ) + ( GND ) + ( \div|Add0~30  ))

	.dataa(!\div|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~33_sumout ),
	.cout(\div|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~33 .extended_lut = "off";
defparam \div|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \div|count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[1] .is_wysiwyg = "true";
defparam \div|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \div|Add0~1 (
// Equation(s):
// \div|Add0~1_sumout  = SUM(( \div|count [2] ) + ( GND ) + ( \div|Add0~34  ))
// \div|Add0~2  = CARRY(( \div|count [2] ) + ( GND ) + ( \div|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~1_sumout ),
	.cout(\div|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~1 .extended_lut = "off";
defparam \div|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N7
dffeas \div|count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[2] .is_wysiwyg = "true";
defparam \div|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \div|Add0~5 (
// Equation(s):
// \div|Add0~5_sumout  = SUM(( \div|count [3] ) + ( GND ) + ( \div|Add0~2  ))
// \div|Add0~6  = CARRY(( \div|count [3] ) + ( GND ) + ( \div|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~5_sumout ),
	.cout(\div|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~5 .extended_lut = "off";
defparam \div|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N10
dffeas \div|count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[3] .is_wysiwyg = "true";
defparam \div|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \div|Add0~9 (
// Equation(s):
// \div|Add0~9_sumout  = SUM(( \div|count [4] ) + ( GND ) + ( \div|Add0~6  ))
// \div|Add0~10  = CARRY(( \div|count [4] ) + ( GND ) + ( \div|Add0~6  ))

	.dataa(gnd),
	.datab(!\div|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~9_sumout ),
	.cout(\div|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~9 .extended_lut = "off";
defparam \div|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N14
dffeas \div|count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[4] .is_wysiwyg = "true";
defparam \div|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \div|Add0~61 (
// Equation(s):
// \div|Add0~61_sumout  = SUM(( \div|count [5] ) + ( GND ) + ( \div|Add0~10  ))
// \div|Add0~62  = CARRY(( \div|count [5] ) + ( GND ) + ( \div|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~61_sumout ),
	.cout(\div|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~61 .extended_lut = "off";
defparam \div|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N16
dffeas \div|count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[5] .is_wysiwyg = "true";
defparam \div|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \div|Add0~81 (
// Equation(s):
// \div|Add0~81_sumout  = SUM(( \div|count [6] ) + ( GND ) + ( \div|Add0~62  ))
// \div|Add0~82  = CARRY(( \div|count [6] ) + ( GND ) + ( \div|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~81_sumout ),
	.cout(\div|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~81 .extended_lut = "off";
defparam \div|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N19
dffeas \div|count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[6] .is_wysiwyg = "true";
defparam \div|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \div|Add0~37 (
// Equation(s):
// \div|Add0~37_sumout  = SUM(( \div|count [7] ) + ( GND ) + ( \div|Add0~82  ))
// \div|Add0~38  = CARRY(( \div|count [7] ) + ( GND ) + ( \div|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~37_sumout ),
	.cout(\div|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~37 .extended_lut = "off";
defparam \div|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N22
dffeas \div|count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[7] .is_wysiwyg = "true";
defparam \div|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \div|Add0~25 (
// Equation(s):
// \div|Add0~25_sumout  = SUM(( \div|count[8]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~38  ))
// \div|Add0~26  = CARRY(( \div|count[8]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~38  ))

	.dataa(gnd),
	.datab(!\div|count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~25_sumout ),
	.cout(\div|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~25 .extended_lut = "off";
defparam \div|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N25
dffeas \div|count[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \div|Add0~21 (
// Equation(s):
// \div|Add0~21_sumout  = SUM(( \div|count [9] ) + ( GND ) + ( \div|Add0~26  ))
// \div|Add0~22  = CARRY(( \div|count [9] ) + ( GND ) + ( \div|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~21_sumout ),
	.cout(\div|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~21 .extended_lut = "off";
defparam \div|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N28
dffeas \div|count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[9] .is_wysiwyg = "true";
defparam \div|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \div|Add0~17 (
// Equation(s):
// \div|Add0~17_sumout  = SUM(( \div|count [10] ) + ( GND ) + ( \div|Add0~22  ))
// \div|Add0~18  = CARRY(( \div|count [10] ) + ( GND ) + ( \div|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~17_sumout ),
	.cout(\div|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~17 .extended_lut = "off";
defparam \div|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N31
dffeas \div|count[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[10] .is_wysiwyg = "true";
defparam \div|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N33
cyclonev_lcell_comb \div|Add0~13 (
// Equation(s):
// \div|Add0~13_sumout  = SUM(( \div|count [11] ) + ( GND ) + ( \div|Add0~18  ))
// \div|Add0~14  = CARRY(( \div|count [11] ) + ( GND ) + ( \div|Add0~18  ))

	.dataa(!\div|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~13_sumout ),
	.cout(\div|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~13 .extended_lut = "off";
defparam \div|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N35
dffeas \div|count[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[11] .is_wysiwyg = "true";
defparam \div|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \div|Add0~57 (
// Equation(s):
// \div|Add0~57_sumout  = SUM(( \div|count [12] ) + ( GND ) + ( \div|Add0~14  ))
// \div|Add0~58  = CARRY(( \div|count [12] ) + ( GND ) + ( \div|Add0~14  ))

	.dataa(!\div|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~57_sumout ),
	.cout(\div|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~57 .extended_lut = "off";
defparam \div|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \div|count[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[12] .is_wysiwyg = "true";
defparam \div|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \div|Add0~45 (
// Equation(s):
// \div|Add0~45_sumout  = SUM(( \div|count[13]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~58  ))
// \div|Add0~46  = CARRY(( \div|count[13]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~45_sumout ),
	.cout(\div|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~45 .extended_lut = "off";
defparam \div|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N40
dffeas \div|count[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \div|Add0~77 (
// Equation(s):
// \div|Add0~77_sumout  = SUM(( \div|count [14] ) + ( GND ) + ( \div|Add0~46  ))
// \div|Add0~78  = CARRY(( \div|count [14] ) + ( GND ) + ( \div|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~77_sumout ),
	.cout(\div|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~77 .extended_lut = "off";
defparam \div|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N43
dffeas \div|count[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[14] .is_wysiwyg = "true";
defparam \div|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \div|Add0~73 (
// Equation(s):
// \div|Add0~73_sumout  = SUM(( \div|count [15] ) + ( GND ) + ( \div|Add0~78  ))
// \div|Add0~74  = CARRY(( \div|count [15] ) + ( GND ) + ( \div|Add0~78  ))

	.dataa(gnd),
	.datab(!\div|count [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~73_sumout ),
	.cout(\div|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~73 .extended_lut = "off";
defparam \div|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N47
dffeas \div|count[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[15] .is_wysiwyg = "true";
defparam \div|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \div|Add0~69 (
// Equation(s):
// \div|Add0~69_sumout  = SUM(( \div|count[16]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~74  ))
// \div|Add0~70  = CARRY(( \div|count[16]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~69_sumout ),
	.cout(\div|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~69 .extended_lut = "off";
defparam \div|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N49
dffeas \div|count[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \div|Add0~65 (
// Equation(s):
// \div|Add0~65_sumout  = SUM(( \div|count [17] ) + ( GND ) + ( \div|Add0~70  ))
// \div|Add0~66  = CARRY(( \div|count [17] ) + ( GND ) + ( \div|Add0~70  ))

	.dataa(!\div|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~65_sumout ),
	.cout(\div|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~65 .extended_lut = "off";
defparam \div|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N53
dffeas \div|count[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[17] .is_wysiwyg = "true";
defparam \div|count[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \div|count[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[16] .is_wysiwyg = "true";
defparam \div|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \div|Equal0~3 (
// Equation(s):
// \div|Equal0~3_combout  = ( \div|count [6] & ( \div|count [14] & ( (\div|count [17] & (\div|count [16] & (!\div|count [15] & !\div|count [5]))) ) ) )

	.dataa(!\div|count [17]),
	.datab(!\div|count [16]),
	.datac(!\div|count [15]),
	.datad(!\div|count [5]),
	.datae(!\div|count [6]),
	.dataf(!\div|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~3 .extended_lut = "off";
defparam \div|Equal0~3 .lut_mask = 64'h0000000000001000;
defparam \div|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N8
dffeas \div|count[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \div|count[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N15
cyclonev_lcell_comb \div|Equal0~0 (
// Equation(s):
// \div|Equal0~0_combout  = ( !\div|count[3]~DUPLICATE_q  & ( !\div|count [4] & ( !\div|count[2]~DUPLICATE_q  ) ) )

	.dataa(!\div|count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\div|count[3]~DUPLICATE_q ),
	.dataf(!\div|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~0 .extended_lut = "off";
defparam \div|Equal0~0 .lut_mask = 64'hAAAA000000000000;
defparam \div|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \div|Add0~129 (
// Equation(s):
// \div|Add0~129_sumout  = SUM(( \div|count[18]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~66  ))
// \div|Add0~130  = CARRY(( \div|count[18]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~129_sumout ),
	.cout(\div|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~129 .extended_lut = "off";
defparam \div|Add0~129 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N55
dffeas \div|count[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~129_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[18]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \div|Add0~125 (
// Equation(s):
// \div|Add0~125_sumout  = SUM(( \div|count [19] ) + ( GND ) + ( \div|Add0~130  ))
// \div|Add0~126  = CARRY(( \div|count [19] ) + ( GND ) + ( \div|Add0~130  ))

	.dataa(gnd),
	.datab(!\div|count [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~125_sumout ),
	.cout(\div|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~125 .extended_lut = "off";
defparam \div|Add0~125 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N59
dffeas \div|count[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[19] .is_wysiwyg = "true";
defparam \div|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \div|Add0~121 (
// Equation(s):
// \div|Add0~121_sumout  = SUM(( \div|count [20] ) + ( GND ) + ( \div|Add0~126  ))
// \div|Add0~122  = CARRY(( \div|count [20] ) + ( GND ) + ( \div|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~121_sumout ),
	.cout(\div|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~121 .extended_lut = "off";
defparam \div|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N1
dffeas \div|count[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[20] .is_wysiwyg = "true";
defparam \div|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \div|Add0~117 (
// Equation(s):
// \div|Add0~117_sumout  = SUM(( \div|count [21] ) + ( GND ) + ( \div|Add0~122  ))
// \div|Add0~118  = CARRY(( \div|count [21] ) + ( GND ) + ( \div|Add0~122  ))

	.dataa(!\div|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~117_sumout ),
	.cout(\div|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~117 .extended_lut = "off";
defparam \div|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N5
dffeas \div|count[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[21] .is_wysiwyg = "true";
defparam \div|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \div|Add0~113 (
// Equation(s):
// \div|Add0~113_sumout  = SUM(( \div|count [22] ) + ( GND ) + ( \div|Add0~118  ))
// \div|Add0~114  = CARRY(( \div|count [22] ) + ( GND ) + ( \div|Add0~118  ))

	.dataa(gnd),
	.datab(!\div|count [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~113_sumout ),
	.cout(\div|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~113 .extended_lut = "off";
defparam \div|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N8
dffeas \div|count[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[22] .is_wysiwyg = "true";
defparam \div|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \div|Add0~109 (
// Equation(s):
// \div|Add0~109_sumout  = SUM(( \div|count [23] ) + ( GND ) + ( \div|Add0~114  ))
// \div|Add0~110  = CARRY(( \div|count [23] ) + ( GND ) + ( \div|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|count [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~109_sumout ),
	.cout(\div|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~109 .extended_lut = "off";
defparam \div|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N10
dffeas \div|count[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[23] .is_wysiwyg = "true";
defparam \div|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \div|Add0~105 (
// Equation(s):
// \div|Add0~105_sumout  = SUM(( \div|count [24] ) + ( GND ) + ( \div|Add0~110  ))
// \div|Add0~106  = CARRY(( \div|count [24] ) + ( GND ) + ( \div|Add0~110  ))

	.dataa(gnd),
	.datab(!\div|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~105_sumout ),
	.cout(\div|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~105 .extended_lut = "off";
defparam \div|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \div|count[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[24] .is_wysiwyg = "true";
defparam \div|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \div|Add0~101 (
// Equation(s):
// \div|Add0~101_sumout  = SUM(( \div|count[25]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~106  ))
// \div|Add0~102  = CARRY(( \div|count[25]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~101_sumout ),
	.cout(\div|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~101 .extended_lut = "off";
defparam \div|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N16
dffeas \div|count[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[25]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \div|Add0~97 (
// Equation(s):
// \div|Add0~97_sumout  = SUM(( \div|count [26] ) + ( GND ) + ( \div|Add0~102  ))
// \div|Add0~98  = CARRY(( \div|count [26] ) + ( GND ) + ( \div|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~97_sumout ),
	.cout(\div|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~97 .extended_lut = "off";
defparam \div|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N20
dffeas \div|count[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[26] .is_wysiwyg = "true";
defparam \div|count[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N17
dffeas \div|count[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[25] .is_wysiwyg = "true";
defparam \div|count[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N25
dffeas \div|count[28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[28]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N21
cyclonev_lcell_comb \div|Add0~93 (
// Equation(s):
// \div|Add0~93_sumout  = SUM(( \div|count [27] ) + ( GND ) + ( \div|Add0~98  ))
// \div|Add0~94  = CARRY(( \div|count [27] ) + ( GND ) + ( \div|Add0~98  ))

	.dataa(!\div|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~93_sumout ),
	.cout(\div|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~93 .extended_lut = "off";
defparam \div|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N23
dffeas \div|count[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[27] .is_wysiwyg = "true";
defparam \div|count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \div|Add0~89 (
// Equation(s):
// \div|Add0~89_sumout  = SUM(( \div|count[28]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~94  ))
// \div|Add0~90  = CARRY(( \div|count[28]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~94  ))

	.dataa(gnd),
	.datab(!\div|count[28]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~89_sumout ),
	.cout(\div|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~89 .extended_lut = "off";
defparam \div|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N26
dffeas \div|count[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[28] .is_wysiwyg = "true";
defparam \div|count[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N27
cyclonev_lcell_comb \div|Add0~85 (
// Equation(s):
// \div|Add0~85_sumout  = SUM(( \div|count [29] ) + ( GND ) + ( \div|Add0~90  ))
// \div|Add0~86  = CARRY(( \div|count [29] ) + ( GND ) + ( \div|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|count [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~85_sumout ),
	.cout(\div|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~85 .extended_lut = "off";
defparam \div|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N28
dffeas \div|count[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[29] .is_wysiwyg = "true";
defparam \div|count[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \div|Equal0~4 (
// Equation(s):
// \div|Equal0~4_combout  = ( !\div|count [27] & ( !\div|count [29] & ( (!\div|count [26] & (!\div|count [25] & (!\div|count [28] & !\div|count [24]))) ) ) )

	.dataa(!\div|count [26]),
	.datab(!\div|count [25]),
	.datac(!\div|count [28]),
	.datad(!\div|count [24]),
	.datae(!\div|count [27]),
	.dataf(!\div|count [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~4 .extended_lut = "off";
defparam \div|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \div|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \div|count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[8] .is_wysiwyg = "true";
defparam \div|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \div|count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[0] .is_wysiwyg = "true";
defparam \div|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \div|Equal0~1 (
// Equation(s):
// \div|Equal0~1_combout  = ( !\div|count [10] & ( !\div|count [1] & ( (!\div|count [11] & (!\div|count [8] & (!\div|count [0] & \div|count [9]))) ) ) )

	.dataa(!\div|count [11]),
	.datab(!\div|count [8]),
	.datac(!\div|count [0]),
	.datad(!\div|count [9]),
	.datae(!\div|count [10]),
	.dataf(!\div|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~1 .extended_lut = "off";
defparam \div|Equal0~1 .lut_mask = 64'h0080000000000000;
defparam \div|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \div|count[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~129_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[18] .is_wysiwyg = "true";
defparam \div|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \div|Equal0~5 (
// Equation(s):
// \div|Equal0~5_combout  = ( !\div|count [23] & ( !\div|count [22] & ( (!\div|count [21] & (\div|count [18] & (!\div|count [20] & \div|count [19]))) ) ) )

	.dataa(!\div|count [21]),
	.datab(!\div|count [18]),
	.datac(!\div|count [20]),
	.datad(!\div|count [19]),
	.datae(!\div|count [23]),
	.dataf(!\div|count [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~5 .extended_lut = "off";
defparam \div|Equal0~5 .lut_mask = 64'h0020000000000000;
defparam \div|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N41
dffeas \div|count[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[13] .is_wysiwyg = "true";
defparam \div|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \div|Add0~49 (
// Equation(s):
// \div|Add0~49_sumout  = SUM(( \div|count [30] ) + ( GND ) + ( \div|Add0~86  ))
// \div|Add0~50  = CARRY(( \div|count [30] ) + ( GND ) + ( \div|Add0~86  ))

	.dataa(gnd),
	.datab(!\div|count [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~49_sumout ),
	.cout(\div|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~49 .extended_lut = "off";
defparam \div|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N32
dffeas \div|count[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[30] .is_wysiwyg = "true";
defparam \div|count[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N35
dffeas \div|count[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[31] .is_wysiwyg = "true";
defparam \div|count[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \div|Add0~53 (
// Equation(s):
// \div|Add0~53_sumout  = SUM(( \div|count [31] ) + ( GND ) + ( \div|Add0~50  ))
// \div|Add0~54  = CARRY(( \div|count [31] ) + ( GND ) + ( \div|Add0~50  ))

	.dataa(!\div|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~53_sumout ),
	.cout(\div|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~53 .extended_lut = "off";
defparam \div|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N34
dffeas \div|count[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[31]~DUPLICATE .is_wysiwyg = "true";
defparam \div|count[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \div|Add0~41 (
// Equation(s):
// \div|Add0~41_sumout  = SUM(( \div|count [32] ) + ( GND ) + ( \div|Add0~54  ))

	.dataa(gnd),
	.datab(!\div|count [32]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Add0~41 .extended_lut = "off";
defparam \div|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N37
dffeas \div|count[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|count [32]),
	.prn(vcc));
// synopsys translate_off
defparam \div|count[32] .is_wysiwyg = "true";
defparam \div|count[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \div|Equal0~2 (
// Equation(s):
// \div|Equal0~2_combout  = ( !\div|count[31]~DUPLICATE_q  & ( !\div|count [32] & ( (!\div|count [13] & (!\div|count [12] & (!\div|count [30] & !\div|count [7]))) ) ) )

	.dataa(!\div|count [13]),
	.datab(!\div|count [12]),
	.datac(!\div|count [30]),
	.datad(!\div|count [7]),
	.datae(!\div|count[31]~DUPLICATE_q ),
	.dataf(!\div|count [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~2 .extended_lut = "off";
defparam \div|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \div|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \div|Equal0~6 (
// Equation(s):
// \div|Equal0~6_combout  = ( \div|Equal0~5_combout  & ( \div|Equal0~2_combout  & ( (\div|Equal0~3_combout  & (\div|Equal0~0_combout  & (\div|Equal0~4_combout  & \div|Equal0~1_combout ))) ) ) )

	.dataa(!\div|Equal0~3_combout ),
	.datab(!\div|Equal0~0_combout ),
	.datac(!\div|Equal0~4_combout ),
	.datad(!\div|Equal0~1_combout ),
	.datae(!\div|Equal0~5_combout ),
	.dataf(!\div|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~6 .extended_lut = "off";
defparam \div|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \div|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \div|en~0 (
// Equation(s):
// \div|en~0_combout  = ( \div|Equal0~6_combout  & ( !\div|en~q  ) ) # ( !\div|Equal0~6_combout  & ( \div|en~q  ) )

	.dataa(!\div|en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\div|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|en~0 .extended_lut = "off";
defparam \div|en~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \div|en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \div|en~feeder (
// Equation(s):
// \div|en~feeder_combout  = \div|en~0_combout 

	.dataa(!\div|en~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|en~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|en~feeder .extended_lut = "off";
defparam \div|en~feeder .lut_mask = 64'h5555555555555555;
defparam \div|en~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N50
dffeas \div|en (
	.clk(\clk~input_o ),
	.d(\div|en~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|en .is_wysiwyg = "true";
defparam \div|en .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N59
dffeas \U1|data_in_ready_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_in_ready_next~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_in_ready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_in_ready_reg .is_wysiwyg = "true";
defparam \U1|data_in_ready_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N0
cyclonev_lcell_comb \U1|Add2~13 (
// Equation(s):
// \U1|Add2~13_sumout  = SUM(( \U1|delay_reg[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \U1|Add2~14  = CARRY(( \U1|delay_reg[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\U1|delay_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~13_sumout ),
	.cout(\U1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~13 .extended_lut = "off";
defparam \U1|Add2~13 .lut_mask = 64'h0000000000005555;
defparam \U1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N40
dffeas \U1|delay_reg[13] (
	.clk(\div|en~q ),
	.d(\U1|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[13] .is_wysiwyg = "true";
defparam \U1|delay_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \U1|Add2~41 (
// Equation(s):
// \U1|Add2~41_sumout  = SUM(( \U1|delay_reg [9] ) + ( VCC ) + ( \U1|Add2~38  ))
// \U1|Add2~42  = CARRY(( \U1|delay_reg [9] ) + ( VCC ) + ( \U1|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|delay_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~41_sumout ),
	.cout(\U1|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~41 .extended_lut = "off";
defparam \U1|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \U1|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \U1|Add2~45 (
// Equation(s):
// \U1|Add2~45_sumout  = SUM(( \U1|delay_reg [10] ) + ( VCC ) + ( \U1|Add2~42  ))
// \U1|Add2~46  = CARRY(( \U1|delay_reg [10] ) + ( VCC ) + ( \U1|Add2~42  ))

	.dataa(gnd),
	.datab(!\U1|delay_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~45_sumout ),
	.cout(\U1|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~45 .extended_lut = "off";
defparam \U1|Add2~45 .lut_mask = 64'h0000000000003333;
defparam \U1|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N32
dffeas \U1|delay_reg[10] (
	.clk(\div|en~q ),
	.d(\U1|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[10] .is_wysiwyg = "true";
defparam \U1|delay_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N33
cyclonev_lcell_comb \U1|Add2~49 (
// Equation(s):
// \U1|Add2~49_sumout  = SUM(( \U1|delay_reg [11] ) + ( VCC ) + ( \U1|Add2~46  ))
// \U1|Add2~50  = CARRY(( \U1|delay_reg [11] ) + ( VCC ) + ( \U1|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|delay_reg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~49_sumout ),
	.cout(\U1|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~49 .extended_lut = "off";
defparam \U1|Add2~49 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N34
dffeas \U1|delay_reg[11] (
	.clk(\div|en~q ),
	.d(\U1|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[11] .is_wysiwyg = "true";
defparam \U1|delay_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \U1|Add2~57 (
// Equation(s):
// \U1|Add2~57_sumout  = SUM(( \U1|delay_reg [12] ) + ( VCC ) + ( \U1|Add2~50  ))
// \U1|Add2~58  = CARRY(( \U1|delay_reg [12] ) + ( VCC ) + ( \U1|Add2~50  ))

	.dataa(!\U1|delay_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~57_sumout ),
	.cout(\U1|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~57 .extended_lut = "off";
defparam \U1|Add2~57 .lut_mask = 64'h0000000000005555;
defparam \U1|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N38
dffeas \U1|delay_reg[12] (
	.clk(\div|en~q ),
	.d(\U1|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[12] .is_wysiwyg = "true";
defparam \U1|delay_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N39
cyclonev_lcell_comb \U1|Add2~61 (
// Equation(s):
// \U1|Add2~61_sumout  = SUM(( \U1|delay_reg [13] ) + ( VCC ) + ( \U1|Add2~58  ))
// \U1|Add2~62  = CARRY(( \U1|delay_reg [13] ) + ( VCC ) + ( \U1|Add2~58  ))

	.dataa(gnd),
	.datab(!\U1|delay_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~61_sumout ),
	.cout(\U1|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~61 .extended_lut = "off";
defparam \U1|Add2~61 .lut_mask = 64'h0000000000003333;
defparam \U1|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N41
dffeas \U1|delay_reg[13]~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|delay_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N42
cyclonev_lcell_comb \U1|Add2~65 (
// Equation(s):
// \U1|Add2~65_sumout  = SUM(( \U1|delay_reg [14] ) + ( VCC ) + ( \U1|Add2~62  ))
// \U1|Add2~66  = CARRY(( \U1|delay_reg [14] ) + ( VCC ) + ( \U1|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|delay_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~65_sumout ),
	.cout(\U1|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~65 .extended_lut = "off";
defparam \U1|Add2~65 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N44
dffeas \U1|delay_reg[14] (
	.clk(\div|en~q ),
	.d(\U1|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[14] .is_wysiwyg = "true";
defparam \U1|delay_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \U1|LessThan2~2 (
// Equation(s):
// \U1|LessThan2~2_combout  = ( \U1|delay_reg [11] & ( \U1|delay_reg [10] ) ) # ( !\U1|delay_reg [11] & ( \U1|delay_reg [10] ) ) # ( \U1|delay_reg [11] & ( !\U1|delay_reg [10] ) ) # ( !\U1|delay_reg [11] & ( !\U1|delay_reg [10] & ( (((\U1|delay_reg [14]) # 
// (\U1|delay_reg [2])) # (\U1|delay_reg [12])) # (\U1|delay_reg[13]~DUPLICATE_q ) ) ) )

	.dataa(!\U1|delay_reg[13]~DUPLICATE_q ),
	.datab(!\U1|delay_reg [12]),
	.datac(!\U1|delay_reg [2]),
	.datad(!\U1|delay_reg [14]),
	.datae(!\U1|delay_reg [11]),
	.dataf(!\U1|delay_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan2~2 .extended_lut = "off";
defparam \U1|LessThan2~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \U1|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N28
dffeas \U1|scl_i_reg~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|scl_o_reg~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scl_i_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scl_i_reg~DUPLICATE .is_wysiwyg = "true";
defparam \U1|scl_i_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N35
dffeas \U1|state_reg[3] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Selector25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|state_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|state_reg[3] .is_wysiwyg = "true";
defparam \U1|state_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N28
dffeas \U1|cmd_ready_reg~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|cmd_ready_next~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cmd_ready_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cmd_ready_reg~DUPLICATE .is_wysiwyg = "true";
defparam \U1|cmd_ready_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N27
cyclonev_lcell_comb \U1|Mux6~0 (
// Equation(s):
// \U1|Mux6~0_combout  = ( \U1|state_reg [1] & ( !\U1|state_reg[3]~DUPLICATE_q  ) ) # ( !\U1|state_reg [1] & ( (!\U1|state_reg[3]~DUPLICATE_q  & ((!\U1|state_reg [2]) # (!\U1|state_reg [0]))) ) )

	.dataa(!\U1|state_reg[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U1|state_reg [2]),
	.datad(!\U1|state_reg [0]),
	.datae(gnd),
	.dataf(!\U1|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux6~0 .extended_lut = "off";
defparam \U1|Mux6~0 .lut_mask = 64'hAAA0AAA0AAAAAAAA;
defparam \U1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \U1|Mux9~0 (
// Equation(s):
// \U1|Mux9~0_combout  = ( !\U1|Mux6~0_combout  & ( !\U1|bit_count_reg[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux9~0 .extended_lut = "off";
defparam \U1|Mux9~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \U1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N33
cyclonev_lcell_comb \U1|bit_count_reg[3]~0 (
// Equation(s):
// \U1|bit_count_reg[3]~0_combout  = ( \U1|cmd_ready_reg~DUPLICATE_q  & ( \U1|data_in_ready_reg~DUPLICATE_q  & ( (!\U1|state_reg [1] & ((!\U1|bus_active_reg~q ) # ((\U1|state_reg [2]) # (\U1|state_reg [0])))) # (\U1|state_reg [1] & (\U1|state_reg [0] & 
// ((!\U1|bus_active_reg~q ) # (\U1|state_reg [2])))) ) ) ) # ( !\U1|cmd_ready_reg~DUPLICATE_q  & ( \U1|data_in_ready_reg~DUPLICATE_q  & ( (!\U1|state_reg [1] & (((\U1|state_reg [2])))) # (\U1|state_reg [1] & (\U1|state_reg [0] & ((!\U1|bus_active_reg~q ) # 
// (\U1|state_reg [2])))) ) ) ) # ( \U1|cmd_ready_reg~DUPLICATE_q  & ( !\U1|data_in_ready_reg~DUPLICATE_q  & ( (!\U1|state_reg [1] & ((!\U1|bus_active_reg~q ) # ((\U1|state_reg [2]) # (\U1|state_reg [0])))) # (\U1|state_reg [1] & (!\U1|bus_active_reg~q  & 
// (\U1|state_reg [0] & !\U1|state_reg [2]))) ) ) ) # ( !\U1|cmd_ready_reg~DUPLICATE_q  & ( !\U1|data_in_ready_reg~DUPLICATE_q  & ( (!\U1|state_reg [1] & (((\U1|state_reg [2])))) # (\U1|state_reg [1] & (!\U1|bus_active_reg~q  & (\U1|state_reg [0] & 
// !\U1|state_reg [2]))) ) ) )

	.dataa(!\U1|state_reg [1]),
	.datab(!\U1|bus_active_reg~q ),
	.datac(!\U1|state_reg [0]),
	.datad(!\U1|state_reg [2]),
	.datae(!\U1|cmd_ready_reg~DUPLICATE_q ),
	.dataf(!\U1|data_in_ready_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|bit_count_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|bit_count_reg[3]~0 .extended_lut = "off";
defparam \U1|bit_count_reg[3]~0 .lut_mask = 64'h04AA8EAA04AF8EAF;
defparam \U1|bit_count_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N3
cyclonev_lcell_comb \U1|data_out_valid_reg~0 (
// Equation(s):
// \U1|data_out_valid_reg~0_combout  = (\U1|state_reg[3]~DUPLICATE_q  & (!\U1|state_reg [0] & !\U1|state_reg [2]))

	.dataa(gnd),
	.datab(!\U1|state_reg[3]~DUPLICATE_q ),
	.datac(!\U1|state_reg [0]),
	.datad(!\U1|state_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|data_out_valid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|data_out_valid_reg~0 .extended_lut = "off";
defparam \U1|data_out_valid_reg~0 .lut_mask = 64'h3000300030003000;
defparam \U1|data_out_valid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \U1|bit_count_reg[3]~1 (
// Equation(s):
// \U1|bit_count_reg[3]~1_combout  = ( \U1|state_reg[3]~DUPLICATE_q  & ( (\U1|data_out_valid_reg~0_combout  & \U1|Selector25~0_combout ) ) ) # ( !\U1|state_reg[3]~DUPLICATE_q  & ( (\U1|Selector25~0_combout  & ((\U1|data_out_valid_reg~0_combout ) # 
// (\U1|bit_count_reg[3]~0_combout ))) ) )

	.dataa(!\U1|bit_count_reg[3]~0_combout ),
	.datab(gnd),
	.datac(!\U1|data_out_valid_reg~0_combout ),
	.datad(!\U1|Selector25~0_combout ),
	.datae(gnd),
	.dataf(!\U1|state_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|bit_count_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|bit_count_reg[3]~1 .extended_lut = "off";
defparam \U1|bit_count_reg[3]~1 .lut_mask = 64'h005F005F000F000F;
defparam \U1|bit_count_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N31
dffeas \U1|bit_count_reg[0]~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|bit_count_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bit_count_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bit_count_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|bit_count_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \U1|Add1~1 (
// Equation(s):
// \U1|Add1~1_combout  = ( \U1|bit_count_reg[0]~DUPLICATE_q  & ( \U1|bit_count_reg[1]~DUPLICATE_q  ) ) # ( !\U1|bit_count_reg[0]~DUPLICATE_q  & ( !\U1|bit_count_reg[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|bit_count_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~1 .extended_lut = "off";
defparam \U1|Add1~1 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \U1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \U1|Mux8~0 (
// Equation(s):
// \U1|Mux8~0_combout  = ( !\U1|Mux6~0_combout  & ( \U1|Add1~1_combout  ) )

	.dataa(gnd),
	.datab(!\U1|Add1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux8~0 .extended_lut = "off";
defparam \U1|Mux8~0 .lut_mask = 64'h3333333300000000;
defparam \U1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N26
dffeas \U1|bit_count_reg[1]~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|bit_count_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bit_count_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bit_count_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|bit_count_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N25
dffeas \U1|bit_count_reg[1] (
	.clk(\div|en~q ),
	.d(\U1|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|bit_count_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bit_count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bit_count_reg[1] .is_wysiwyg = "true";
defparam \U1|bit_count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \U1|bit_count_reg[0] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|bit_count_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bit_count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bit_count_reg[0] .is_wysiwyg = "true";
defparam \U1|bit_count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N21
cyclonev_lcell_comb \U1|Add1~0 (
// Equation(s):
// \U1|Add1~0_combout  = ( \U1|bit_count_reg [1] & ( \U1|bit_count_reg[2]~DUPLICATE_q  ) ) # ( !\U1|bit_count_reg [1] & ( !\U1|bit_count_reg[2]~DUPLICATE_q  $ (\U1|bit_count_reg [0]) ) )

	.dataa(gnd),
	.datab(!\U1|bit_count_reg[2]~DUPLICATE_q ),
	.datac(!\U1|bit_count_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|bit_count_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~0 .extended_lut = "off";
defparam \U1|Add1~0 .lut_mask = 64'hC3C3C3C333333333;
defparam \U1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N39
cyclonev_lcell_comb \U1|Mux7~0 (
// Equation(s):
// \U1|Mux7~0_combout  = ( !\U1|Mux6~0_combout  & ( \U1|Add1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux7~0 .extended_lut = "off";
defparam \U1|Mux7~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N40
dffeas \U1|bit_count_reg[2]~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|bit_count_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bit_count_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bit_count_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|bit_count_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N39
cyclonev_lcell_comb \U1|Mux6~1 (
// Equation(s):
// \U1|Mux6~1_combout  = ( \U1|bit_count_reg[0]~DUPLICATE_q  & ( (\U1|bit_count_reg [3]) # (\U1|Mux6~0_combout ) ) ) # ( !\U1|bit_count_reg[0]~DUPLICATE_q  & ( (!\U1|bit_count_reg [3] $ (((\U1|bit_count_reg[2]~DUPLICATE_q ) # (\U1|bit_count_reg [1])))) # 
// (\U1|Mux6~0_combout ) ) )

	.dataa(!\U1|Mux6~0_combout ),
	.datab(!\U1|bit_count_reg [1]),
	.datac(!\U1|bit_count_reg[2]~DUPLICATE_q ),
	.datad(!\U1|bit_count_reg [3]),
	.datae(gnd),
	.dataf(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux6~1 .extended_lut = "off";
defparam \U1|Mux6~1 .lut_mask = 64'hD57FD57F55FF55FF;
defparam \U1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N38
dffeas \U1|bit_count_reg[3] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|bit_count_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bit_count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bit_count_reg[3] .is_wysiwyg = "true";
defparam \U1|bit_count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N51
cyclonev_lcell_comb \U1|LessThan1~1 (
// Equation(s):
// \U1|LessThan1~1_combout  = ( !\U1|bit_count_reg [3] & ( !\U1|bit_count_reg[2]~DUPLICATE_q  & ( !\U1|bit_count_reg[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|bit_count_reg[1]~DUPLICATE_q ),
	.datae(!\U1|bit_count_reg [3]),
	.dataf(!\U1|bit_count_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~1 .extended_lut = "off";
defparam \U1|LessThan1~1 .lut_mask = 64'hFF00000000000000;
defparam \U1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \U1|Selector10~0 (
// Equation(s):
// \U1|Selector10~0_combout  = ( !\U1|state_reg [1] & ( (!\U1|state_reg [3] & (\U1|state_reg [0] & (\U1|state_reg [2] & ((!\U1|LessThan1~1_combout ) # (\U1|bit_count_reg[0]~DUPLICATE_q ))))) # (\U1|state_reg [3] & (!\U1|state_reg [0] & (!\U1|state_reg [2] & 
// ((!\U1|LessThan1~1_combout ) # (\U1|bit_count_reg[0]~DUPLICATE_q ))))) ) ) # ( \U1|state_reg [1] & ( (!\U1|state_reg [3] & (!\U1|state_reg [0] & (\U1|cmd_ready_reg~DUPLICATE_q  & (!\U1|state_reg [2])))) ) )

	.dataa(!\U1|state_reg [3]),
	.datab(!\U1|state_reg [0]),
	.datac(!\U1|cmd_ready_reg~DUPLICATE_q ),
	.datad(!\U1|state_reg [2]),
	.datae(!\U1|state_reg [1]),
	.dataf(!\U1|LessThan1~1_combout ),
	.datag(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector10~0 .extended_lut = "on";
defparam \U1|Selector10~0 .lut_mask = 64'h4422080004020800;
defparam \U1|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N47
dffeas \U1|state_reg[1]~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Selector25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|state_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|state_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|state_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \U1|Decoder0~1 (
// Equation(s):
// \U1|Decoder0~1_combout  = ( \U1|state_reg [0] & ( (\U1|state_reg[1]~DUPLICATE_q  & (!\U1|state_reg [2] & \U1|state_reg [3])) ) )

	.dataa(gnd),
	.datab(!\U1|state_reg[1]~DUPLICATE_q ),
	.datac(!\U1|state_reg [2]),
	.datad(!\U1|state_reg [3]),
	.datae(gnd),
	.dataf(!\U1|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Decoder0~1 .extended_lut = "off";
defparam \U1|Decoder0~1 .lut_mask = 64'h0000000000300030;
defparam \U1|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N11
dffeas \U1|phy_state_reg.PHY_STATE_ACTIVE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Selector45~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_ACTIVE .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_ACTIVE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N4
dffeas \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1 (
	.clk(\div|en~q ),
	.d(\U1|phy_state_next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N59
dffeas \U1|phy_state_reg.PHY_STATE_WRITE_BIT_2 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_2 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N59
dffeas \U1|phy_state_reg.PHY_STATE_WRITE_BIT_3 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_WRITE_BIT_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_3 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N9
cyclonev_lcell_comb \U1|phy_state_next~1 (
// Equation(s):
// \U1|phy_state_next~1_combout  = (\U1|Selector13~4_combout  & \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Selector13~4_combout ),
	.datad(!\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|phy_state_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|phy_state_next~1 .extended_lut = "off";
defparam \U1|phy_state_next~1 .lut_mask = 64'h000F000F000F000F;
defparam \U1|phy_state_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N10
dffeas \U1|phy_state_reg.PHY_STATE_REPEATED_START_1~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|phy_state_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_REPEATED_START_1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_REPEATED_START_1~DUPLICATE .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_REPEATED_START_1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N55
dffeas \U1|phy_state_reg.PHY_STATE_REPEATED_START_2 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_REPEATED_START_1~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_REPEATED_START_2 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_REPEATED_START_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N45
cyclonev_lcell_comb \U1|Selector46~0 (
// Equation(s):
// \U1|Selector46~0_combout  = ( \U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q  ) # ( !\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q  & ( (!\U1|phy_state_reg.PHY_STATE_IDLE~q  & \U1|Selector13~4_combout ) ) )

	.dataa(!\U1|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(gnd),
	.datac(!\U1|Selector13~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector46~0 .extended_lut = "off";
defparam \U1|Selector46~0 .lut_mask = 64'h0A0A0A0AFFFFFFFF;
defparam \U1|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N46
dffeas \U1|phy_state_reg.PHY_STATE_START_1 (
	.clk(\div|en~q ),
	.d(\U1|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_START_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_START_1 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_START_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N38
dffeas \U1|phy_state_reg.PHY_STATE_START_2 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_START_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_START_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_START_2 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_START_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N39
cyclonev_lcell_comb \U1|Selector9~0 (
// Equation(s):
// \U1|Selector9~0_combout  = ( \U1|state_reg [1] & ( \U1|LessThan1~1_combout  & ( (!\U1|state_reg [2] & (\U1|bit_count_reg[0]~DUPLICATE_q  & (!\U1|state_reg [0] & \U1|state_reg [3]))) ) ) ) # ( !\U1|state_reg [1] & ( \U1|LessThan1~1_combout  & ( 
// (!\U1|bit_count_reg[0]~DUPLICATE_q  & ((!\U1|state_reg [2] & (!\U1|state_reg [0] & \U1|state_reg [3])) # (\U1|state_reg [2] & (\U1|state_reg [0] & !\U1|state_reg [3])))) ) ) ) # ( \U1|state_reg [1] & ( !\U1|LessThan1~1_combout  & ( (!\U1|state_reg [2] & 
// (!\U1|state_reg [0] & \U1|state_reg [3])) ) ) )

	.dataa(!\U1|state_reg [2]),
	.datab(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.datac(!\U1|state_reg [0]),
	.datad(!\U1|state_reg [3]),
	.datae(!\U1|state_reg [1]),
	.dataf(!\U1|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector9~0 .extended_lut = "off";
defparam \U1|Selector9~0 .lut_mask = 64'h000000A004800020;
defparam \U1|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \U1|phy_state_next~3 (
// Equation(s):
// \U1|phy_state_next~3_combout  = ( \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q  & ( (!\U1|Selector13~4_combout  & (\U1|Selector9~0_combout  & !\U1|Selector10~0_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|Selector13~4_combout ),
	.datac(!\U1|Selector9~0_combout ),
	.datad(!\U1|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|phy_state_next~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|phy_state_next~3 .extended_lut = "off";
defparam \U1|phy_state_next~3 .lut_mask = 64'h000000000C000C00;
defparam \U1|phy_state_next~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N31
dffeas \U1|phy_state_reg.PHY_STATE_READ_BIT_1 (
	.clk(\div|en~q ),
	.d(\U1|phy_state_next~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_1 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N26
dffeas \U1|phy_state_reg.PHY_STATE_READ_BIT_2 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_2 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N28
dffeas \U1|phy_state_reg.PHY_STATE_READ_BIT_3 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_READ_BIT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_3 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N53
dffeas \U1|phy_state_reg.PHY_STATE_READ_BIT_4 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_READ_BIT_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_4 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_READ_BIT_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N21
cyclonev_lcell_comb \U1|WideOr10~0 (
// Equation(s):
// \U1|WideOr10~0_combout  = ( !\U1|phy_state_reg.PHY_STATE_READ_BIT_4~q  & ( (!\U1|phy_state_reg.PHY_STATE_WRITE_BIT_3~q  & !\U1|phy_state_reg.PHY_STATE_START_2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|phy_state_reg.PHY_STATE_WRITE_BIT_3~q ),
	.datad(!\U1|phy_state_reg.PHY_STATE_START_2~q ),
	.datae(gnd),
	.dataf(!\U1|phy_state_reg.PHY_STATE_READ_BIT_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr10~0 .extended_lut = "off";
defparam \U1|WideOr10~0 .lut_mask = 64'hF000F00000000000;
defparam \U1|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \U1|Selector45~0 (
// Equation(s):
// \U1|Selector45~0_combout  = ( \U1|Selector13~4_combout  & ( \U1|Selector9~0_combout  & ( !\U1|WideOr10~0_combout  ) ) ) # ( !\U1|Selector13~4_combout  & ( \U1|Selector9~0_combout  & ( !\U1|WideOr10~0_combout  ) ) ) # ( \U1|Selector13~4_combout  & ( 
// !\U1|Selector9~0_combout  & ( !\U1|WideOr10~0_combout  ) ) ) # ( !\U1|Selector13~4_combout  & ( !\U1|Selector9~0_combout  & ( (!\U1|WideOr10~0_combout ) # ((!\U1|Decoder0~1_combout  & (\U1|phy_state_reg.PHY_STATE_ACTIVE~q  & !\U1|Selector10~0_combout ))) 
// ) ) )

	.dataa(!\U1|Decoder0~1_combout ),
	.datab(!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datac(!\U1|WideOr10~0_combout ),
	.datad(!\U1|Selector10~0_combout ),
	.datae(!\U1|Selector13~4_combout ),
	.dataf(!\U1|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector45~0 .extended_lut = "off";
defparam \U1|Selector45~0 .lut_mask = 64'hF2F0F0F0F0F0F0F0;
defparam \U1|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N10
dffeas \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Selector45~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N3
cyclonev_lcell_comb \U1|phy_state_next~2 (
// Equation(s):
// \U1|phy_state_next~2_combout  = ( \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q  & ( (!\U1|Selector13~4_combout  & \U1|Selector10~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Selector13~4_combout ),
	.datad(!\U1|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|phy_state_next~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|phy_state_next~2 .extended_lut = "off";
defparam \U1|phy_state_next~2 .lut_mask = 64'h0000000000F000F0;
defparam \U1|phy_state_next~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N5
dffeas \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|phy_state_next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~DUPLICATE .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N11
dffeas \U1|phy_state_reg.PHY_STATE_REPEATED_START_1 (
	.clk(\div|en~q ),
	.d(\U1|phy_state_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_REPEATED_START_1 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_REPEATED_START_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N29
dffeas \U1|phy_state_reg.PHY_STATE_STOP_1 (
	.clk(\div|en~q ),
	.d(\U1|phy_state_next~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_STOP_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_STOP_1 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_STOP_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \U1|Selector26~0 (
// Equation(s):
// \U1|Selector26~0_combout  = ( !\U1|phy_state_reg.PHY_STATE_STOP_1~q  & ( !\U1|phy_state_reg.PHY_STATE_READ_BIT_1~q  & ( (!\U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~DUPLICATE_q  & !\U1|phy_state_reg.PHY_STATE_REPEATED_START_1~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|phy_state_reg.PHY_STATE_WRITE_BIT_1~DUPLICATE_q ),
	.datad(!\U1|phy_state_reg.PHY_STATE_REPEATED_START_1~q ),
	.datae(!\U1|phy_state_reg.PHY_STATE_STOP_1~q ),
	.dataf(!\U1|phy_state_reg.PHY_STATE_READ_BIT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector26~0 .extended_lut = "off";
defparam \U1|Selector26~0 .lut_mask = 64'hF000000000000000;
defparam \U1|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \U1|delay_scl_next~1 (
// Equation(s):
// \U1|delay_scl_next~1_combout  = ( !\U1|delay_scl_reg~q  & ( (!\U1|LessThan2~0_combout  & (!\U1|LessThan2~2_combout  & (!\U1|Selector26~0_combout  & (!\U1|LessThan2~1_combout )))) ) ) # ( \U1|delay_scl_reg~q  & ( (((\U1|scl_i_reg~DUPLICATE_q  & 
// ((!\U1|scl_o_reg~DUPLICATE_q ))))) ) )

	.dataa(!\U1|LessThan2~0_combout ),
	.datab(!\U1|LessThan2~2_combout ),
	.datac(!\U1|scl_i_reg~DUPLICATE_q ),
	.datad(!\U1|LessThan2~1_combout ),
	.datae(!\U1|delay_scl_reg~q ),
	.dataf(!\U1|scl_o_reg~DUPLICATE_q ),
	.datag(!\U1|Selector26~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|delay_scl_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|delay_scl_next~1 .extended_lut = "on";
defparam \U1|delay_scl_next~1 .lut_mask = 64'h80000F0F80000000;
defparam \U1|delay_scl_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N49
dffeas \U1|delay_scl_reg (
	.clk(\div|en~q ),
	.d(\U1|delay_scl_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_scl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_scl_reg .is_wysiwyg = "true";
defparam \U1|delay_scl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \U1|delay_reg[1]~0 (
// Equation(s):
// \U1|delay_reg[1]~0_combout  = ( \U1|Selector13~4_combout  & ( (!\U1|phy_state_reg.PHY_STATE_STOP_3~q  & (((!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ) # (\U1|phy_state_reg.PHY_STATE_IDLE~q )) # (\U1|Decoder0~1_combout ))) ) ) # ( !\U1|Selector13~4_combout  & 
// ( (!\U1|phy_state_reg.PHY_STATE_STOP_3~q  & (((\U1|Decoder0~1_combout  & \U1|phy_state_reg.PHY_STATE_ACTIVE~q )) # (\U1|phy_state_reg.PHY_STATE_IDLE~q ))) ) )

	.dataa(!\U1|Decoder0~1_combout ),
	.datab(!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datac(!\U1|phy_state_reg.PHY_STATE_IDLE~q ),
	.datad(!\U1|phy_state_reg.PHY_STATE_STOP_3~q ),
	.datae(gnd),
	.dataf(!\U1|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|delay_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|delay_reg[1]~0 .extended_lut = "off";
defparam \U1|delay_reg[1]~0 .lut_mask = 64'h1F001F00DF00DF00;
defparam \U1|delay_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N57
cyclonev_lcell_comb \U1|delay_reg[1]~1 (
// Equation(s):
// \U1|delay_reg[1]~1_combout  = ( \U1|delay_reg[1]~0_combout  & ( \U1|Selector45~0_combout  & ( (!\U1|delay_scl_reg~q  & (((\U1|LessThan2~1_combout ) # (\U1|LessThan2~0_combout )) # (\U1|LessThan2~2_combout ))) ) ) ) # ( !\U1|delay_reg[1]~0_combout  & ( 
// \U1|Selector45~0_combout  & ( (!\U1|delay_scl_reg~q  & (((\U1|LessThan2~1_combout ) # (\U1|LessThan2~0_combout )) # (\U1|LessThan2~2_combout ))) ) ) ) # ( \U1|delay_reg[1]~0_combout  & ( !\U1|Selector45~0_combout  & ( !\U1|delay_scl_reg~q  ) ) ) # ( 
// !\U1|delay_reg[1]~0_combout  & ( !\U1|Selector45~0_combout  & ( (!\U1|delay_scl_reg~q  & (((\U1|LessThan2~1_combout ) # (\U1|LessThan2~0_combout )) # (\U1|LessThan2~2_combout ))) ) ) )

	.dataa(!\U1|LessThan2~2_combout ),
	.datab(!\U1|delay_scl_reg~q ),
	.datac(!\U1|LessThan2~0_combout ),
	.datad(!\U1|LessThan2~1_combout ),
	.datae(!\U1|delay_reg[1]~0_combout ),
	.dataf(!\U1|Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|delay_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|delay_reg[1]~1 .extended_lut = "off";
defparam \U1|delay_reg[1]~1 .lut_mask = 64'h4CCCCCCC4CCC4CCC;
defparam \U1|delay_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \U1|delay_reg[1] (
	.clk(\div|en~q ),
	.d(\U1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[1] .is_wysiwyg = "true";
defparam \U1|delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N45
cyclonev_lcell_comb \U1|Add2~1 (
// Equation(s):
// \U1|Add2~1_sumout  = SUM(( \U1|delay_reg [15] ) + ( VCC ) + ( \U1|Add2~66  ))
// \U1|Add2~2  = CARRY(( \U1|delay_reg [15] ) + ( VCC ) + ( \U1|Add2~66  ))

	.dataa(gnd),
	.datab(!\U1|delay_reg [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~1_sumout ),
	.cout(\U1|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~1 .extended_lut = "off";
defparam \U1|Add2~1 .lut_mask = 64'h0000000000003333;
defparam \U1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N47
dffeas \U1|delay_reg[15] (
	.clk(\div|en~q ),
	.d(\U1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[15] .is_wysiwyg = "true";
defparam \U1|delay_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \U1|Add2~17 (
// Equation(s):
// \U1|Add2~17_sumout  = SUM(( \U1|delay_reg [16] ) + ( VCC ) + ( \U1|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|delay_reg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~17 .extended_lut = "off";
defparam \U1|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N50
dffeas \U1|delay_reg[16] (
	.clk(\div|en~q ),
	.d(\U1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[16] .is_wysiwyg = "true";
defparam \U1|delay_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N2
dffeas \U1|delay_reg[0] (
	.clk(\div|en~q ),
	.d(\U1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[0] .is_wysiwyg = "true";
defparam \U1|delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N0
cyclonev_lcell_comb \U1|LessThan2~0 (
// Equation(s):
// \U1|LessThan2~0_combout  = ( \U1|delay_reg [15] ) # ( !\U1|delay_reg [15] & ( (((\U1|delay_reg [0]) # (\U1|delay_reg [3])) # (\U1|delay_reg [16])) # (\U1|delay_reg [1]) ) )

	.dataa(!\U1|delay_reg [1]),
	.datab(!\U1|delay_reg [16]),
	.datac(!\U1|delay_reg [3]),
	.datad(!\U1|delay_reg [0]),
	.datae(gnd),
	.dataf(!\U1|delay_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan2~0 .extended_lut = "off";
defparam \U1|LessThan2~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \U1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N33
cyclonev_lcell_comb \U1|LessThan2~3 (
// Equation(s):
// \U1|LessThan2~3_combout  = ( !\U1|LessThan2~1_combout  & ( (!\U1|LessThan2~0_combout  & !\U1|LessThan2~2_combout ) ) )

	.dataa(!\U1|LessThan2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|LessThan2~2_combout ),
	.datae(gnd),
	.dataf(!\U1|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan2~3 .extended_lut = "off";
defparam \U1|LessThan2~3 .lut_mask = 64'hAA00AA0000000000;
defparam \U1|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N1
dffeas \U1|delay_reg[0]~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|delay_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N3
cyclonev_lcell_comb \U1|Add2~9 (
// Equation(s):
// \U1|Add2~9_sumout  = SUM(( \U1|delay_reg[1]~DUPLICATE_q  ) + ( VCC ) + ( \U1|Add2~14  ))
// \U1|Add2~10  = CARRY(( \U1|delay_reg[1]~DUPLICATE_q  ) + ( VCC ) + ( \U1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|delay_reg[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~9_sumout ),
	.cout(\U1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~9 .extended_lut = "off";
defparam \U1|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \U1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N4
dffeas \U1|delay_reg[1]~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|delay_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N6
cyclonev_lcell_comb \U1|Add2~53 (
// Equation(s):
// \U1|Add2~53_sumout  = SUM(( \U1|delay_reg [2] ) + ( VCC ) + ( \U1|Add2~10  ))
// \U1|Add2~54  = CARRY(( \U1|delay_reg [2] ) + ( VCC ) + ( \U1|Add2~10  ))

	.dataa(gnd),
	.datab(!\U1|delay_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~53_sumout ),
	.cout(\U1|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~53 .extended_lut = "off";
defparam \U1|Add2~53 .lut_mask = 64'h0000000000003333;
defparam \U1|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N7
dffeas \U1|delay_reg[2] (
	.clk(\div|en~q ),
	.d(\U1|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[2] .is_wysiwyg = "true";
defparam \U1|delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N9
cyclonev_lcell_comb \U1|Add2~5 (
// Equation(s):
// \U1|Add2~5_sumout  = SUM(( \U1|delay_reg [3] ) + ( VCC ) + ( \U1|Add2~54  ))
// \U1|Add2~6  = CARRY(( \U1|delay_reg [3] ) + ( VCC ) + ( \U1|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|delay_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~5_sumout ),
	.cout(\U1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~5 .extended_lut = "off";
defparam \U1|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N11
dffeas \U1|delay_reg[3] (
	.clk(\div|en~q ),
	.d(\U1|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[3] .is_wysiwyg = "true";
defparam \U1|delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N12
cyclonev_lcell_comb \U1|Add2~21 (
// Equation(s):
// \U1|Add2~21_sumout  = SUM(( \U1|delay_reg [4] ) + ( VCC ) + ( \U1|Add2~6  ))
// \U1|Add2~22  = CARRY(( \U1|delay_reg [4] ) + ( VCC ) + ( \U1|Add2~6  ))

	.dataa(gnd),
	.datab(!\U1|delay_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~21_sumout ),
	.cout(\U1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~21 .extended_lut = "off";
defparam \U1|Add2~21 .lut_mask = 64'h0000000000003333;
defparam \U1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N13
dffeas \U1|delay_reg[4] (
	.clk(\div|en~q ),
	.d(\U1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[4] .is_wysiwyg = "true";
defparam \U1|delay_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N15
cyclonev_lcell_comb \U1|Add2~25 (
// Equation(s):
// \U1|Add2~25_sumout  = SUM(( \U1|delay_reg [5] ) + ( VCC ) + ( \U1|Add2~22  ))
// \U1|Add2~26  = CARRY(( \U1|delay_reg [5] ) + ( VCC ) + ( \U1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|delay_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~25_sumout ),
	.cout(\U1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~25 .extended_lut = "off";
defparam \U1|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N17
dffeas \U1|delay_reg[5] (
	.clk(\div|en~q ),
	.d(\U1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[5] .is_wysiwyg = "true";
defparam \U1|delay_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N18
cyclonev_lcell_comb \U1|Add2~29 (
// Equation(s):
// \U1|Add2~29_sumout  = SUM(( \U1|delay_reg[6]~DUPLICATE_q  ) + ( VCC ) + ( \U1|Add2~26  ))
// \U1|Add2~30  = CARRY(( \U1|delay_reg[6]~DUPLICATE_q  ) + ( VCC ) + ( \U1|Add2~26  ))

	.dataa(gnd),
	.datab(!\U1|delay_reg[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~29_sumout ),
	.cout(\U1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~29 .extended_lut = "off";
defparam \U1|Add2~29 .lut_mask = 64'h0000000000003333;
defparam \U1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N19
dffeas \U1|delay_reg[6]~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|delay_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N21
cyclonev_lcell_comb \U1|Add2~33 (
// Equation(s):
// \U1|Add2~33_sumout  = SUM(( \U1|delay_reg [7] ) + ( VCC ) + ( \U1|Add2~30  ))
// \U1|Add2~34  = CARRY(( \U1|delay_reg [7] ) + ( VCC ) + ( \U1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|delay_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~33_sumout ),
	.cout(\U1|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~33 .extended_lut = "off";
defparam \U1|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \U1|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N23
dffeas \U1|delay_reg[7] (
	.clk(\div|en~q ),
	.d(\U1|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[7] .is_wysiwyg = "true";
defparam \U1|delay_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N24
cyclonev_lcell_comb \U1|Add2~37 (
// Equation(s):
// \U1|Add2~37_sumout  = SUM(( \U1|delay_reg [8] ) + ( VCC ) + ( \U1|Add2~34  ))
// \U1|Add2~38  = CARRY(( \U1|delay_reg [8] ) + ( VCC ) + ( \U1|Add2~34  ))

	.dataa(gnd),
	.datab(!\U1|delay_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add2~37_sumout ),
	.cout(\U1|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add2~37 .extended_lut = "off";
defparam \U1|Add2~37 .lut_mask = 64'h0000000000003333;
defparam \U1|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N25
dffeas \U1|delay_reg[8] (
	.clk(\div|en~q ),
	.d(\U1|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[8] .is_wysiwyg = "true";
defparam \U1|delay_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N29
dffeas \U1|delay_reg[9] (
	.clk(\div|en~q ),
	.d(\U1|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[9] .is_wysiwyg = "true";
defparam \U1|delay_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N26
dffeas \U1|delay_reg[8]~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|delay_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N20
dffeas \U1|delay_reg[6] (
	.clk(\div|en~q ),
	.d(\U1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|LessThan2~3_combout ),
	.sload(gnd),
	.ena(\U1|delay_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_reg[6] .is_wysiwyg = "true";
defparam \U1|delay_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N15
cyclonev_lcell_comb \U1|LessThan2~1 (
// Equation(s):
// \U1|LessThan2~1_combout  = ( \U1|delay_reg [7] & ( \U1|delay_reg [4] ) ) # ( !\U1|delay_reg [7] & ( \U1|delay_reg [4] ) ) # ( \U1|delay_reg [7] & ( !\U1|delay_reg [4] ) ) # ( !\U1|delay_reg [7] & ( !\U1|delay_reg [4] & ( (((\U1|delay_reg [5]) # 
// (\U1|delay_reg [6])) # (\U1|delay_reg[8]~DUPLICATE_q )) # (\U1|delay_reg [9]) ) ) )

	.dataa(!\U1|delay_reg [9]),
	.datab(!\U1|delay_reg[8]~DUPLICATE_q ),
	.datac(!\U1|delay_reg [6]),
	.datad(!\U1|delay_reg [5]),
	.datae(!\U1|delay_reg [7]),
	.dataf(!\U1|delay_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan2~1 .extended_lut = "off";
defparam \U1|LessThan2~1 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \U1|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N50
dffeas \U1|delay_scl_reg~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|delay_scl_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|delay_scl_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|delay_scl_reg~DUPLICATE .is_wysiwyg = "true";
defparam \U1|delay_scl_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N6
cyclonev_lcell_comb \U1|delay_scl_next~0 (
// Equation(s):
// \U1|delay_scl_next~0_combout  = ( !\U1|delay_scl_reg~DUPLICATE_q  & ( (!\U1|LessThan2~1_combout  & (!\U1|LessThan2~0_combout  & !\U1|LessThan2~2_combout )) ) )

	.dataa(gnd),
	.datab(!\U1|LessThan2~1_combout ),
	.datac(!\U1|LessThan2~0_combout ),
	.datad(!\U1|LessThan2~2_combout ),
	.datae(gnd),
	.dataf(!\U1|delay_scl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|delay_scl_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|delay_scl_next~0 .extended_lut = "off";
defparam \U1|delay_scl_next~0 .lut_mask = 64'hC000C00000000000;
defparam \U1|delay_scl_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N59
dffeas \U1|scl_o_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scl_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scl_o_reg .is_wysiwyg = "true";
defparam \U1|scl_o_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \U1|WideOr10~1 (
// Equation(s):
// \U1|WideOr10~1_combout  = ( !\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q  & ( !\U1|phy_state_reg.PHY_STATE_STOP_3~q  & ( (!\U1|phy_state_reg.PHY_STATE_STOP_2~q  & (!\U1|phy_state_reg.PHY_STATE_READ_BIT_2~q  & 
// !\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q )) ) ) )

	.dataa(!\U1|phy_state_reg.PHY_STATE_STOP_2~q ),
	.datab(!\U1|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.datac(gnd),
	.datad(!\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ),
	.datae(!\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.dataf(!\U1|phy_state_reg.PHY_STATE_STOP_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr10~1 .extended_lut = "off";
defparam \U1|WideOr10~1 .lut_mask = 64'h8800000000000000;
defparam \U1|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \U1|Selector26~1 (
// Equation(s):
// \U1|Selector26~1_combout  = ( \U1|WideOr10~1_combout  & ( (\U1|phy_state_reg.PHY_STATE_IDLE~q  & (\U1|Selector26~0_combout  & ((\U1|WideOr10~0_combout ) # (\U1|scl_o_reg~q )))) ) ) # ( !\U1|WideOr10~1_combout  & ( (\U1|phy_state_reg.PHY_STATE_IDLE~q  & 
// (\U1|scl_o_reg~q  & \U1|Selector26~0_combout )) ) )

	.dataa(!\U1|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(!\U1|scl_o_reg~q ),
	.datac(!\U1|WideOr10~0_combout ),
	.datad(!\U1|Selector26~0_combout ),
	.datae(gnd),
	.dataf(!\U1|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector26~1 .extended_lut = "off";
defparam \U1|Selector26~1 .lut_mask = 64'h0011001100150015;
defparam \U1|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N58
dffeas \U1|scl_o_reg~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scl_o_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scl_o_reg~DUPLICATE .is_wysiwyg = "true";
defparam \U1|scl_o_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N29
dffeas \U1|scl_i_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|scl_o_reg~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|scl_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|scl_i_reg .is_wysiwyg = "true";
defparam \U1|scl_i_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \SDA~input (
	.i(SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SDA~input_o ));
// synopsys translate_off
defparam \SDA~input .bus_hold = "false";
defparam \SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \U1|sda_i_reg~0 (
// Equation(s):
// \U1|sda_i_reg~0_combout  = ( !\SDA~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SDA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|sda_i_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|sda_i_reg~0 .extended_lut = "off";
defparam \U1|sda_i_reg~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \U1|sda_i_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N56
dffeas \U1|sda_i_reg (
	.clk(\div|en~q ),
	.d(\U1|sda_i_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sda_i_reg .is_wysiwyg = "true";
defparam \U1|sda_i_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N26
dffeas \U1|last_sda_i_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|sda_i_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|last_sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|last_sda_i_reg .is_wysiwyg = "true";
defparam \U1|last_sda_i_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \U1|bus_active_reg~0 (
// Equation(s):
// \U1|bus_active_reg~0_combout  = ( \U1|sda_i_reg~q  & ( \U1|last_sda_i_reg~q  & ( \U1|bus_active_reg~q  ) ) ) # ( !\U1|sda_i_reg~q  & ( \U1|last_sda_i_reg~q  & ( (\U1|bus_active_reg~q  & \U1|scl_i_reg~q ) ) ) ) # ( \U1|sda_i_reg~q  & ( 
// !\U1|last_sda_i_reg~q  & ( (!\U1|scl_i_reg~q ) # (\U1|bus_active_reg~q ) ) ) ) # ( !\U1|sda_i_reg~q  & ( !\U1|last_sda_i_reg~q  & ( \U1|bus_active_reg~q  ) ) )

	.dataa(gnd),
	.datab(!\U1|bus_active_reg~q ),
	.datac(!\U1|scl_i_reg~q ),
	.datad(gnd),
	.datae(!\U1|sda_i_reg~q ),
	.dataf(!\U1|last_sda_i_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|bus_active_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|bus_active_reg~0 .extended_lut = "off";
defparam \U1|bus_active_reg~0 .lut_mask = 64'h3333F3F303033333;
defparam \U1|bus_active_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \U1|bus_active_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|bus_active_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bus_active_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bus_active_reg .is_wysiwyg = "true";
defparam \U1|bus_active_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N3
cyclonev_lcell_comb \U1|Selector13~4 (
// Equation(s):
// \U1|Selector13~4_combout  = ( \U1|state_reg [1] & ( !\U1|state_reg [3] & ( (!\U1|bus_active_reg~q  & (\U1|state_reg [0] & !\U1|state_reg [2])) ) ) ) # ( !\U1|state_reg [1] & ( !\U1|state_reg [3] & ( (!\U1|state_reg [2] & (\U1|cmd_ready_reg~DUPLICATE_q  & 
// ((!\U1|bus_active_reg~q ) # (\U1|state_reg [0])))) # (\U1|state_reg [2] & (((!\U1|state_reg [0])))) ) ) )

	.dataa(!\U1|bus_active_reg~q ),
	.datab(!\U1|cmd_ready_reg~DUPLICATE_q ),
	.datac(!\U1|state_reg [0]),
	.datad(!\U1|state_reg [2]),
	.datae(!\U1|state_reg [1]),
	.dataf(!\U1|state_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector13~4 .extended_lut = "off";
defparam \U1|Selector13~4 .lut_mask = 64'h23F00A0000000000;
defparam \U1|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N27
cyclonev_lcell_comb \U1|phy_state_next~4 (
// Equation(s):
// \U1|phy_state_next~4_combout  = ( \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q  & ( (!\U1|Selector13~4_combout  & \U1|Decoder0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Selector13~4_combout ),
	.datad(!\U1|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|phy_state_next~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|phy_state_next~4 .extended_lut = "off";
defparam \U1|phy_state_next~4 .lut_mask = 64'h0000000000F000F0;
defparam \U1|phy_state_next~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N28
dffeas \U1|phy_state_reg.PHY_STATE_STOP_1~DUPLICATE (
	.clk(\div|en~q ),
	.d(\U1|phy_state_next~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_STOP_1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_STOP_1~DUPLICATE .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_STOP_1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N8
dffeas \U1|phy_state_reg.PHY_STATE_STOP_2 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_STOP_1~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_STOP_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_STOP_2 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_STOP_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N56
dffeas \U1|phy_state_reg.PHY_STATE_STOP_3 (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_state_reg.PHY_STATE_STOP_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_STOP_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_STOP_3 .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_STOP_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N21
cyclonev_lcell_comb \U1|phy_state_next~0 (
// Equation(s):
// \U1|phy_state_next~0_combout  = ( \U1|Selector13~4_combout  & ( !\U1|phy_state_reg.PHY_STATE_STOP_3~q  ) ) # ( !\U1|Selector13~4_combout  & ( (!\U1|phy_state_reg.PHY_STATE_STOP_3~q  & \U1|phy_state_reg.PHY_STATE_IDLE~q ) ) )

	.dataa(!\U1|phy_state_reg.PHY_STATE_STOP_3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|phy_state_reg.PHY_STATE_IDLE~q ),
	.datae(gnd),
	.dataf(!\U1|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|phy_state_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|phy_state_next~0 .extended_lut = "off";
defparam \U1|phy_state_next~0 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \U1|phy_state_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N27
cyclonev_lcell_comb \U1|phy_state_reg.PHY_STATE_IDLE~feeder (
// Equation(s):
// \U1|phy_state_reg.PHY_STATE_IDLE~feeder_combout  = ( \U1|phy_state_next~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|phy_state_next~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|phy_state_reg.PHY_STATE_IDLE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_IDLE~feeder .extended_lut = "off";
defparam \U1|phy_state_reg.PHY_STATE_IDLE~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U1|phy_state_reg.PHY_STATE_IDLE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N29
dffeas \U1|phy_state_reg.PHY_STATE_IDLE (
	.clk(\div|en~q ),
	.d(\U1|phy_state_reg.PHY_STATE_IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_state_reg.PHY_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_state_reg.PHY_STATE_IDLE .is_wysiwyg = "true";
defparam \U1|phy_state_reg.PHY_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N51
cyclonev_lcell_comb \U1|Selector25~0 (
// Equation(s):
// \U1|Selector25~0_combout  = ( \U1|phy_state_reg.PHY_STATE_ACTIVE~q  ) # ( !\U1|phy_state_reg.PHY_STATE_ACTIVE~q  & ( !\U1|phy_state_reg.PHY_STATE_IDLE~q  ) )

	.dataa(!\U1|phy_state_reg.PHY_STATE_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~0 .extended_lut = "off";
defparam \U1|Selector25~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \U1|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \U1|data_in_ready_next~0 (
// Equation(s):
// \U1|data_in_ready_next~0_combout  = ( !\U1|state_reg[3]~DUPLICATE_q  & ( \U1|state_reg [1] & ( (\U1|Selector25~0_combout  & (\U1|state_reg [2] & ((!\U1|state_reg [0]) # (!\U1|data_in_ready_reg~q )))) ) ) )

	.dataa(!\U1|state_reg [0]),
	.datab(!\U1|data_in_ready_reg~q ),
	.datac(!\U1|Selector25~0_combout ),
	.datad(!\U1|state_reg [2]),
	.datae(!\U1|state_reg[3]~DUPLICATE_q ),
	.dataf(!\U1|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|data_in_ready_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|data_in_ready_next~0 .extended_lut = "off";
defparam \U1|data_in_ready_next~0 .lut_mask = 64'h00000000000E0000;
defparam \U1|data_in_ready_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N58
dffeas \U1|data_in_ready_reg~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_in_ready_next~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_in_ready_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_in_ready_reg~DUPLICATE .is_wysiwyg = "true";
defparam \U1|data_in_ready_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N9
cyclonev_lcell_comb \U1|Mux3~3 (
// Equation(s):
// \U1|Mux3~3_combout  = ( \U1|bus_active_reg~q  & ( \U1|cmd_ready_reg~q  & ( (!\U1|state_reg[3]~DUPLICATE_q  & ((!\U1|state_reg [0]) # ((\U1|state_reg [2] & !\U1|data_in_ready_reg~DUPLICATE_q )))) ) ) ) # ( !\U1|bus_active_reg~q  & ( \U1|cmd_ready_reg~q  & 
// ( (!\U1|state_reg[3]~DUPLICATE_q  & ((!\U1|state_reg [2]) # ((!\U1|data_in_ready_reg~DUPLICATE_q ) # (!\U1|state_reg [0])))) ) ) ) # ( \U1|bus_active_reg~q  & ( !\U1|cmd_ready_reg~q  & ( (\U1|state_reg [2] & (!\U1|state_reg[3]~DUPLICATE_q  & 
// ((!\U1|data_in_ready_reg~DUPLICATE_q ) # (!\U1|state_reg [0])))) ) ) ) # ( !\U1|bus_active_reg~q  & ( !\U1|cmd_ready_reg~q  & ( (!\U1|state_reg[3]~DUPLICATE_q  & ((!\U1|state_reg [2] & ((\U1|state_reg [0]))) # (\U1|state_reg [2] & 
// ((!\U1|data_in_ready_reg~DUPLICATE_q ) # (!\U1|state_reg [0]))))) ) ) )

	.dataa(!\U1|state_reg [2]),
	.datab(!\U1|state_reg[3]~DUPLICATE_q ),
	.datac(!\U1|data_in_ready_reg~DUPLICATE_q ),
	.datad(!\U1|state_reg [0]),
	.datae(!\U1|bus_active_reg~q ),
	.dataf(!\U1|cmd_ready_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux3~3 .extended_lut = "off";
defparam \U1|Mux3~3 .lut_mask = 64'h44C84440CCC8CC40;
defparam \U1|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N15
cyclonev_lcell_comb \U1|WideOr7~0 (
// Equation(s):
// \U1|WideOr7~0_combout  = ( \U1|state_reg [0] & ( (!\U1|state_reg [2] & (!\U1|state_reg[3]~DUPLICATE_q  & !\U1|state_reg [1])) ) ) # ( !\U1|state_reg [0] & ( (!\U1|state_reg [2] & !\U1|state_reg[3]~DUPLICATE_q ) ) )

	.dataa(!\U1|state_reg [2]),
	.datab(gnd),
	.datac(!\U1|state_reg[3]~DUPLICATE_q ),
	.datad(!\U1|state_reg [1]),
	.datae(gnd),
	.dataf(!\U1|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr7~0 .extended_lut = "off";
defparam \U1|WideOr7~0 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \U1|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N47
dffeas \U1|addr_reg[1] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|addr_reg[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|addr_reg[1] .is_wysiwyg = "true";
defparam \U1|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N12
cyclonev_lcell_comb \U1|addr_reg[1]~0 (
// Equation(s):
// \U1|addr_reg[1]~0_combout  = ( \U1|cmd_ready_reg~q  & ( ((\U1|WideOr7~0_combout  & \U1|Selector25~0_combout )) # (\U1|addr_reg [1]) ) ) # ( !\U1|cmd_ready_reg~q  & ( \U1|addr_reg [1] ) )

	.dataa(gnd),
	.datab(!\U1|WideOr7~0_combout ),
	.datac(!\U1|Selector25~0_combout ),
	.datad(!\U1|addr_reg [1]),
	.datae(gnd),
	.dataf(!\U1|cmd_ready_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|addr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|addr_reg[1]~0 .extended_lut = "off";
defparam \U1|addr_reg[1]~0 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \U1|addr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N46
dffeas \U1|addr_reg[1]~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|addr_reg[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|addr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|addr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|addr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N6
cyclonev_lcell_comb \U1|Mux3~4 (
// Equation(s):
// \U1|Mux3~4_combout  = ( \U1|state_reg [0] & ( \U1|cmd_ready_reg~DUPLICATE_q  & ( (!\U1|state_reg[3]~DUPLICATE_q ) # ((\U1|addr_reg[1]~DUPLICATE_q  & !\U1|state_reg [2])) ) ) ) # ( !\U1|state_reg [0] & ( \U1|cmd_ready_reg~DUPLICATE_q  & ( 
// (!\U1|state_reg[3]~DUPLICATE_q  & ((!\U1|bus_active_reg~q ) # (\U1|state_reg [2]))) ) ) ) # ( \U1|state_reg [0] & ( !\U1|cmd_ready_reg~DUPLICATE_q  & ( (!\U1|state_reg[3]~DUPLICATE_q  & ((\U1|state_reg [2]))) # (\U1|state_reg[3]~DUPLICATE_q  & 
// (\U1|addr_reg[1]~DUPLICATE_q  & !\U1|state_reg [2])) ) ) ) # ( !\U1|state_reg [0] & ( !\U1|cmd_ready_reg~DUPLICATE_q  & ( (!\U1|state_reg[3]~DUPLICATE_q  & \U1|state_reg [2]) ) ) )

	.dataa(!\U1|state_reg[3]~DUPLICATE_q ),
	.datab(!\U1|bus_active_reg~q ),
	.datac(!\U1|addr_reg[1]~DUPLICATE_q ),
	.datad(!\U1|state_reg [2]),
	.datae(!\U1|state_reg [0]),
	.dataf(!\U1|cmd_ready_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux3~4 .extended_lut = "off";
defparam \U1|Mux3~4 .lut_mask = 64'h00AA05AA88AAAFAA;
defparam \U1|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \U1|Mux3~5 (
// Equation(s):
// \U1|Mux3~5_combout  = ( \U1|state_reg[1]~DUPLICATE_q  & ( \U1|Mux3~3_combout  ) ) # ( !\U1|state_reg[1]~DUPLICATE_q  & ( \U1|Mux3~4_combout  ) )

	.dataa(gnd),
	.datab(!\U1|Mux3~3_combout ),
	.datac(!\U1|Mux3~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|state_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux3~5 .extended_lut = "off";
defparam \U1|Mux3~5 .lut_mask = 64'h0F0F0F0F33333333;
defparam \U1|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N20
dffeas \U1|state_reg[2] (
	.clk(\div|en~q ),
	.d(\U1|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Selector25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|state_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|state_reg[2] .is_wysiwyg = "true";
defparam \U1|state_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N42
cyclonev_lcell_comb \U1|Decoder0~0 (
// Equation(s):
// \U1|Decoder0~0_combout  = ( \U1|state_reg[3]~DUPLICATE_q  & ( !\U1|state_reg [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|state_reg [2]),
	.datae(gnd),
	.dataf(!\U1|state_reg[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Decoder0~0 .extended_lut = "off";
defparam \U1|Decoder0~0 .lut_mask = 64'h00000000FF00FF00;
defparam \U1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N41
dffeas \U1|bit_count_reg[2] (
	.clk(\div|en~q ),
	.d(\U1|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|bit_count_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|bit_count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|bit_count_reg[2] .is_wysiwyg = "true";
defparam \U1|bit_count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N39
cyclonev_lcell_comb \U1|LessThan1~0 (
// Equation(s):
// \U1|LessThan1~0_combout  = ( !\U1|bit_count_reg[1]~DUPLICATE_q  & ( !\U1|bit_count_reg [2] & ( (!\U1|bit_count_reg[0]~DUPLICATE_q  & !\U1|bit_count_reg [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.datad(!\U1|bit_count_reg [3]),
	.datae(!\U1|bit_count_reg[1]~DUPLICATE_q ),
	.dataf(!\U1|bit_count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~0 .extended_lut = "off";
defparam \U1|LessThan1~0 .lut_mask = 64'hF000000000000000;
defparam \U1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N54
cyclonev_lcell_comb \U1|Mux3~1 (
// Equation(s):
// \U1|Mux3~1_combout  = ( \U1|state_reg [2] & ( \U1|bit_count_reg[1]~DUPLICATE_q  & ( \U1|state_reg[3]~DUPLICATE_q  ) ) ) # ( \U1|state_reg [2] & ( !\U1|bit_count_reg[1]~DUPLICATE_q  & ( ((!\U1|bit_count_reg [2] & (!\U1|bit_count_reg[0]~DUPLICATE_q  & 
// !\U1|bit_count_reg [3]))) # (\U1|state_reg[3]~DUPLICATE_q ) ) ) )

	.dataa(!\U1|bit_count_reg [2]),
	.datab(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.datac(!\U1|bit_count_reg [3]),
	.datad(!\U1|state_reg[3]~DUPLICATE_q ),
	.datae(!\U1|state_reg [2]),
	.dataf(!\U1|bit_count_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux3~1 .extended_lut = "off";
defparam \U1|Mux3~1 .lut_mask = 64'h000080FF000000FF;
defparam \U1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \U1|Mux3~0 (
// Equation(s):
// \U1|Mux3~0_combout  = ( \U1|state_reg [2] & ( \U1|state_reg [1] & ( (!\U1|state_reg[3]~DUPLICATE_q  & ((!\U1|state_reg [0]) # (!\U1|data_in_ready_reg~DUPLICATE_q ))) ) ) ) # ( !\U1|state_reg [2] & ( \U1|state_reg [1] & ( (\U1|state_reg [0] & 
// !\U1|state_reg[3]~DUPLICATE_q ) ) ) ) # ( \U1|state_reg [2] & ( !\U1|state_reg [1] & ( (!\U1|state_reg [0] & !\U1|state_reg[3]~DUPLICATE_q ) ) ) ) # ( !\U1|state_reg [2] & ( !\U1|state_reg [1] & ( (!\U1|state_reg[3]~DUPLICATE_q  & ((\U1|cmd_ready_reg~q ) 
// # (\U1|state_reg [0]))) ) ) )

	.dataa(!\U1|state_reg [0]),
	.datab(!\U1|state_reg[3]~DUPLICATE_q ),
	.datac(!\U1|cmd_ready_reg~q ),
	.datad(!\U1|data_in_ready_reg~DUPLICATE_q ),
	.datae(!\U1|state_reg [2]),
	.dataf(!\U1|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux3~0 .extended_lut = "off";
defparam \U1|Mux3~0 .lut_mask = 64'h4C4C88884444CC88;
defparam \U1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \U1|Mux3~2 (
// Equation(s):
// \U1|Mux3~2_combout  = ( \U1|Mux3~1_combout  & ( \U1|Mux3~0_combout  ) ) # ( !\U1|Mux3~1_combout  & ( \U1|Mux3~0_combout  ) ) # ( \U1|Mux3~1_combout  & ( !\U1|Mux3~0_combout  & ( (!\U1|state_reg [1] & (\U1|Decoder0~0_combout  & \U1|LessThan1~0_combout )) ) 
// ) ) # ( !\U1|Mux3~1_combout  & ( !\U1|Mux3~0_combout  & ( (!\U1|state_reg [1] & (((\U1|Decoder0~0_combout  & \U1|LessThan1~0_combout )) # (\U1|state_reg [0]))) ) ) )

	.dataa(!\U1|state_reg [1]),
	.datab(!\U1|Decoder0~0_combout ),
	.datac(!\U1|state_reg [0]),
	.datad(!\U1|LessThan1~0_combout ),
	.datae(!\U1|Mux3~1_combout ),
	.dataf(!\U1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux3~2 .extended_lut = "off";
defparam \U1|Mux3~2 .lut_mask = 64'h0A2A0022FFFFFFFF;
defparam \U1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \U1|state_reg[0] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Selector25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|state_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|state_reg[0] .is_wysiwyg = "true";
defparam \U1|state_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \U1|Mux2~0 (
// Equation(s):
// \U1|Mux2~0_combout  = ( \U1|state_reg[3]~DUPLICATE_q  & ( \U1|LessThan1~0_combout  & ( (!\U1|state_reg [1] & (!\U1|state_reg [0] & !\U1|state_reg [2])) ) ) ) # ( !\U1|state_reg[3]~DUPLICATE_q  & ( \U1|LessThan1~0_combout  & ( (\U1|state_reg [1] & 
// (\U1|state_reg [0] & (\U1|state_reg [2] & \U1|data_in_ready_reg~DUPLICATE_q ))) ) ) ) # ( \U1|state_reg[3]~DUPLICATE_q  & ( !\U1|LessThan1~0_combout  & ( (!\U1|state_reg [0] & !\U1|state_reg [2]) ) ) ) # ( !\U1|state_reg[3]~DUPLICATE_q  & ( 
// !\U1|LessThan1~0_combout  & ( (\U1|state_reg [1] & (\U1|state_reg [0] & (\U1|state_reg [2] & \U1|data_in_ready_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\U1|state_reg [1]),
	.datab(!\U1|state_reg [0]),
	.datac(!\U1|state_reg [2]),
	.datad(!\U1|data_in_ready_reg~DUPLICATE_q ),
	.datae(!\U1|state_reg[3]~DUPLICATE_q ),
	.dataf(!\U1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux2~0 .extended_lut = "off";
defparam \U1|Mux2~0 .lut_mask = 64'h0001C0C000018080;
defparam \U1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N34
dffeas \U1|state_reg[3]~DUPLICATE (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Selector25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|state_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|state_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|state_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N0
cyclonev_lcell_comb \U1|data_out_valid_reg~1 (
// Equation(s):
// \U1|data_out_valid_reg~1_combout  = ( \U1|LessThan1~0_combout  & ( ((\U1|state_reg [1] & (\U1|Selector25~0_combout  & \U1|data_out_valid_reg~0_combout ))) # (\U1|data_out_valid_reg~q ) ) ) # ( !\U1|LessThan1~0_combout  & ( \U1|data_out_valid_reg~q  ) )

	.dataa(!\U1|data_out_valid_reg~q ),
	.datab(!\U1|state_reg [1]),
	.datac(!\U1|Selector25~0_combout ),
	.datad(!\U1|data_out_valid_reg~0_combout ),
	.datae(gnd),
	.dataf(!\U1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|data_out_valid_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|data_out_valid_reg~1 .extended_lut = "off";
defparam \U1|data_out_valid_reg~1 .lut_mask = 64'h5555555555575557;
defparam \U1|data_out_valid_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N35
dffeas \U1|data_out_valid_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_out_valid_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_out_valid_reg .is_wysiwyg = "true";
defparam \U1|data_out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N24
cyclonev_lcell_comb \U1|cmd_ready_next~0 (
// Equation(s):
// \U1|cmd_ready_next~0_combout  = ( \U1|state_reg [0] & ( \U1|data_out_valid_reg~q  & ( \U1|state_reg [1] ) ) ) # ( !\U1|state_reg [0] & ( \U1|data_out_valid_reg~q  & ( \U1|state_reg [1] ) ) ) # ( \U1|state_reg [0] & ( !\U1|data_out_valid_reg~q  & ( 
// \U1|state_reg [1] ) ) )

	.dataa(gnd),
	.datab(!\U1|state_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U1|state_reg [0]),
	.dataf(!\U1|data_out_valid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|cmd_ready_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|cmd_ready_next~0 .extended_lut = "off";
defparam \U1|cmd_ready_next~0 .lut_mask = 64'h0000333333333333;
defparam \U1|cmd_ready_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \U1|cmd_ready_next~1 (
// Equation(s):
// \U1|cmd_ready_next~1_combout  = ( !\U1|cmd_ready_next~0_combout  & ( (!\U1|cmd_ready_reg~q  & (!\U1|state_reg[3]~DUPLICATE_q  & (\U1|Selector25~0_combout  & !\U1|state_reg [2]))) ) )

	.dataa(!\U1|cmd_ready_reg~q ),
	.datab(!\U1|state_reg[3]~DUPLICATE_q ),
	.datac(!\U1|Selector25~0_combout ),
	.datad(!\U1|state_reg [2]),
	.datae(gnd),
	.dataf(!\U1|cmd_ready_next~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|cmd_ready_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|cmd_ready_next~1 .extended_lut = "off";
defparam \U1|cmd_ready_next~1 .lut_mask = 64'h0800080000000000;
defparam \U1|cmd_ready_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N29
dffeas \U1|cmd_ready_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|cmd_ready_next~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cmd_ready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cmd_ready_reg .is_wysiwyg = "true";
defparam \U1|cmd_ready_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N30
cyclonev_lcell_comb \U1|Selector13~2 (
// Equation(s):
// \U1|Selector13~2_combout  = ( \U1|state_reg [0] & ( \U1|bus_active_reg~q  & ( !\U1|state_reg[3]~DUPLICATE_q  ) ) ) # ( !\U1|state_reg [0] & ( \U1|bus_active_reg~q  & ( (!\U1|cmd_ready_reg~q ) # (\U1|state_reg[3]~DUPLICATE_q ) ) ) ) # ( !\U1|state_reg [0] 
// & ( !\U1|bus_active_reg~q  & ( (!\U1|cmd_ready_reg~q ) # (\U1|state_reg[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|cmd_ready_reg~q ),
	.datad(!\U1|state_reg[3]~DUPLICATE_q ),
	.datae(!\U1|state_reg [0]),
	.dataf(!\U1|bus_active_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector13~2 .extended_lut = "off";
defparam \U1|Selector13~2 .lut_mask = 64'hF0FF0000F0FFFF00;
defparam \U1|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N42
cyclonev_lcell_comb \U1|Selector13~0 (
// Equation(s):
// \U1|Selector13~0_combout  = ( \U1|state_reg [0] & ( \U1|bus_active_reg~q  & ( (\U1|addr_reg [1] & \U1|state_reg[3]~DUPLICATE_q ) ) ) ) # ( !\U1|state_reg [0] & ( \U1|bus_active_reg~q  & ( (!\U1|state_reg[3]~DUPLICATE_q  & \U1|cmd_ready_reg~DUPLICATE_q ) ) 
// ) ) # ( \U1|state_reg [0] & ( !\U1|bus_active_reg~q  & ( (\U1|addr_reg [1] & \U1|state_reg[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\U1|addr_reg [1]),
	.datac(!\U1|state_reg[3]~DUPLICATE_q ),
	.datad(!\U1|cmd_ready_reg~DUPLICATE_q ),
	.datae(!\U1|state_reg [0]),
	.dataf(!\U1|bus_active_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector13~0 .extended_lut = "off";
defparam \U1|Selector13~0 .lut_mask = 64'h0000030300F00303;
defparam \U1|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N54
cyclonev_lcell_comb \U1|Selector13~3 (
// Equation(s):
// \U1|Selector13~3_combout  = ( !\U1|data_in_ready_reg~DUPLICATE_q  & ( \U1|state_reg [0] & ( !\U1|state_reg[3]~DUPLICATE_q  ) ) ) # ( \U1|data_in_ready_reg~DUPLICATE_q  & ( !\U1|state_reg [0] & ( !\U1|state_reg[3]~DUPLICATE_q  ) ) ) # ( 
// !\U1|data_in_ready_reg~DUPLICATE_q  & ( !\U1|state_reg [0] & ( !\U1|state_reg[3]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1|state_reg[3]~DUPLICATE_q ),
	.datae(!\U1|data_in_ready_reg~DUPLICATE_q ),
	.dataf(!\U1|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector13~3 .extended_lut = "off";
defparam \U1|Selector13~3 .lut_mask = 64'hFF00FF00FF000000;
defparam \U1|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N48
cyclonev_lcell_comb \U1|Selector13~1 (
// Equation(s):
// \U1|Selector13~1_combout  = ( !\U1|bit_count_reg[0]~DUPLICATE_q  & ( \U1|state_reg [0] & ( (!\U1|state_reg[3]~DUPLICATE_q  & (!\U1|bit_count_reg [2] & (!\U1|bit_count_reg [3] & !\U1|bit_count_reg[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\U1|state_reg[3]~DUPLICATE_q ),
	.datab(!\U1|bit_count_reg [2]),
	.datac(!\U1|bit_count_reg [3]),
	.datad(!\U1|bit_count_reg[1]~DUPLICATE_q ),
	.datae(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.dataf(!\U1|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector13~1 .extended_lut = "off";
defparam \U1|Selector13~1 .lut_mask = 64'h0000000080000000;
defparam \U1|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N18
cyclonev_lcell_comb \U1|Mux4~0 (
// Equation(s):
// \U1|Mux4~0_combout  = ( \U1|Selector13~3_combout  & ( \U1|Selector13~1_combout  & ( ((!\U1|state_reg [1] & ((\U1|Selector13~0_combout ))) # (\U1|state_reg [1] & (\U1|Selector13~2_combout ))) # (\U1|state_reg [2]) ) ) ) # ( !\U1|Selector13~3_combout  & ( 
// \U1|Selector13~1_combout  & ( (!\U1|state_reg [1] & (((\U1|Selector13~0_combout ) # (\U1|state_reg [2])))) # (\U1|state_reg [1] & (\U1|Selector13~2_combout  & (!\U1|state_reg [2]))) ) ) ) # ( \U1|Selector13~3_combout  & ( !\U1|Selector13~1_combout  & ( 
// (!\U1|state_reg [1] & (((!\U1|state_reg [2] & \U1|Selector13~0_combout )))) # (\U1|state_reg [1] & (((\U1|state_reg [2])) # (\U1|Selector13~2_combout ))) ) ) ) # ( !\U1|Selector13~3_combout  & ( !\U1|Selector13~1_combout  & ( (!\U1|state_reg [2] & 
// ((!\U1|state_reg [1] & ((\U1|Selector13~0_combout ))) # (\U1|state_reg [1] & (\U1|Selector13~2_combout )))) ) ) )

	.dataa(!\U1|state_reg [1]),
	.datab(!\U1|Selector13~2_combout ),
	.datac(!\U1|state_reg [2]),
	.datad(!\U1|Selector13~0_combout ),
	.datae(!\U1|Selector13~3_combout ),
	.dataf(!\U1|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux4~0 .extended_lut = "off";
defparam \U1|Mux4~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \U1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N46
dffeas \U1|state_reg[1] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Selector25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|state_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|state_reg[1] .is_wysiwyg = "true";
defparam \U1|state_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \U1|Selector25~3 (
// Equation(s):
// \U1|Selector25~3_combout  = ( \U1|bit_count_reg [3] & ( \U1|bit_count_reg[0]~DUPLICATE_q  & ( (!\U1|bit_count_reg [2] & (\U1|bit_count_reg[1]~DUPLICATE_q  & \U1|addr_reg[1]~DUPLICATE_q )) ) ) ) # ( !\U1|bit_count_reg [3] & ( 
// \U1|bit_count_reg[0]~DUPLICATE_q  & ( (!\U1|bit_count_reg [2] & (\U1|bit_count_reg[1]~DUPLICATE_q  & \U1|addr_reg[1]~DUPLICATE_q )) ) ) ) # ( \U1|bit_count_reg [3] & ( !\U1|bit_count_reg[0]~DUPLICATE_q  & ( (\U1|addr_reg[1]~DUPLICATE_q  & 
// (!\U1|bit_count_reg [2] $ (\U1|bit_count_reg[1]~DUPLICATE_q ))) ) ) ) # ( !\U1|bit_count_reg [3] & ( !\U1|bit_count_reg[0]~DUPLICATE_q  & ( (\U1|bit_count_reg [2] & (\U1|bit_count_reg[1]~DUPLICATE_q  & \U1|addr_reg[1]~DUPLICATE_q )) ) ) )

	.dataa(!\U1|bit_count_reg [2]),
	.datab(gnd),
	.datac(!\U1|bit_count_reg[1]~DUPLICATE_q ),
	.datad(!\U1|addr_reg[1]~DUPLICATE_q ),
	.datae(!\U1|bit_count_reg [3]),
	.dataf(!\U1|bit_count_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~3 .extended_lut = "off";
defparam \U1|Selector25~3 .lut_mask = 64'h000500A5000A000A;
defparam \U1|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N33
cyclonev_lcell_comb \U1|Selector25~4 (
// Equation(s):
// \U1|Selector25~4_combout  = ( \U1|state_reg [2] & ( \U1|Selector25~3_combout  & ( (!\U1|state_reg [1] & (!\U1|state_reg[3]~DUPLICATE_q  & \U1|state_reg [0])) ) ) ) # ( !\U1|state_reg [2] & ( \U1|Selector25~3_combout  & ( (\U1|state_reg [1] & 
// (!\U1|state_reg[3]~DUPLICATE_q  & (!\U1|state_reg [0] & \U1|cmd_ready_reg~q ))) ) ) ) # ( !\U1|state_reg [2] & ( !\U1|Selector25~3_combout  & ( (\U1|state_reg [1] & (!\U1|state_reg[3]~DUPLICATE_q  & (!\U1|state_reg [0] & \U1|cmd_ready_reg~q ))) ) ) )

	.dataa(!\U1|state_reg [1]),
	.datab(!\U1|state_reg[3]~DUPLICATE_q ),
	.datac(!\U1|state_reg [0]),
	.datad(!\U1|cmd_ready_reg~q ),
	.datae(!\U1|state_reg [2]),
	.dataf(!\U1|Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~4 .extended_lut = "off";
defparam \U1|Selector25~4 .lut_mask = 64'h0040000000400808;
defparam \U1|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N45
cyclonev_lcell_comb \U1|Selector25~1 (
// Equation(s):
// \U1|Selector25~1_combout  = ( !\U1|state_reg [1] & ( !\U1|state_reg [0] $ (\U1|state_reg [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|state_reg [0]),
	.datad(!\U1|state_reg [2]),
	.datae(gnd),
	.dataf(!\U1|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~1 .extended_lut = "off";
defparam \U1|Selector25~1 .lut_mask = 64'hF00FF00F00000000;
defparam \U1|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N21
cyclonev_lcell_comb \U1|Selector25~2 (
// Equation(s):
// \U1|Selector25~2_combout  = ( \U1|Selector25~1_combout  & ( !\U1|LessThan1~0_combout  & ( \U1|Decoder0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\U1|Selector25~1_combout ),
	.dataf(!\U1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~2 .extended_lut = "off";
defparam \U1|Selector25~2 .lut_mask = 64'h00000F0F00000000;
defparam \U1|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \U1|Selector25~5 (
// Equation(s):
// \U1|Selector25~5_combout  = ( \U1|sda_o_reg~q  & ( \U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q  & ( (!\U1|phy_state_reg.PHY_STATE_STOP_2~q  & ((!\U1|Selector13~4_combout  & (\U1|phy_state_reg.PHY_STATE_IDLE~q )) # (\U1|Selector13~4_combout  & 
// ((!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ))))) ) ) ) # ( !\U1|sda_o_reg~q  & ( \U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q  & ( (!\U1|phy_state_reg.PHY_STATE_STOP_2~q  & ((!\U1|Selector13~4_combout  & (\U1|phy_state_reg.PHY_STATE_IDLE~q )) # 
// (\U1|Selector13~4_combout  & ((!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ))))) ) ) ) # ( \U1|sda_o_reg~q  & ( !\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q  & ( (!\U1|phy_state_reg.PHY_STATE_STOP_2~q  & ((!\U1|Selector13~4_combout  & 
// (\U1|phy_state_reg.PHY_STATE_IDLE~q )) # (\U1|Selector13~4_combout  & ((!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ))))) ) ) ) # ( !\U1|sda_o_reg~q  & ( !\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q  & ( (!\U1|phy_state_reg.PHY_STATE_STOP_2~q  & 
// ((!\U1|Selector13~4_combout  & (\U1|phy_state_reg.PHY_STATE_IDLE~q  & \U1|phy_state_reg.PHY_STATE_ACTIVE~q )) # (\U1|Selector13~4_combout  & (!\U1|phy_state_reg.PHY_STATE_IDLE~q  & !\U1|phy_state_reg.PHY_STATE_ACTIVE~q )))) ) ) )

	.dataa(!\U1|Selector13~4_combout ),
	.datab(!\U1|phy_state_reg.PHY_STATE_IDLE~q ),
	.datac(!\U1|phy_state_reg.PHY_STATE_STOP_2~q ),
	.datad(!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datae(!\U1|sda_o_reg~q ),
	.dataf(!\U1|phy_state_reg.PHY_STATE_REPEATED_START_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~5 .extended_lut = "off";
defparam \U1|Selector25~5 .lut_mask = 64'h4020702070207020;
defparam \U1|Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N54
cyclonev_lcell_comb \U1|Selector25~6 (
// Equation(s):
// \U1|Selector25~6_combout  = ( \U1|Selector25~5_combout  & ( \U1|Selector10~0_combout  ) ) # ( \U1|Selector25~5_combout  & ( !\U1|Selector10~0_combout  & ( (!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ) # ((!\U1|Selector9~0_combout  & ((\U1|Decoder0~1_combout ) 
// # (\U1|sda_o_reg~q )))) ) ) )

	.dataa(!\U1|sda_o_reg~q ),
	.datab(!\U1|phy_state_reg.PHY_STATE_ACTIVE~q ),
	.datac(!\U1|Decoder0~1_combout ),
	.datad(!\U1|Selector9~0_combout ),
	.datae(!\U1|Selector25~5_combout ),
	.dataf(!\U1|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~6 .extended_lut = "off";
defparam \U1|Selector25~6 .lut_mask = 64'h0000DFCC0000FFFF;
defparam \U1|Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \U1|phy_rx_data_reg~0 (
// Equation(s):
// \U1|phy_rx_data_reg~0_combout  = ( \U1|delay_scl_reg~q  & ( \U1|phy_rx_data_reg~q  ) ) # ( !\U1|delay_scl_reg~q  & ( (!\U1|LessThan2~3_combout  & (\U1|phy_rx_data_reg~q )) # (\U1|LessThan2~3_combout  & ((!\U1|phy_state_reg.PHY_STATE_READ_BIT_2~q  & 
// (\U1|phy_rx_data_reg~q )) # (\U1|phy_state_reg.PHY_STATE_READ_BIT_2~q  & ((!\U1|sda_i_reg~q ))))) ) )

	.dataa(!\U1|phy_rx_data_reg~q ),
	.datab(!\U1|sda_i_reg~q ),
	.datac(!\U1|LessThan2~3_combout ),
	.datad(!\U1|phy_state_reg.PHY_STATE_READ_BIT_2~q ),
	.datae(gnd),
	.dataf(!\U1|delay_scl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|phy_rx_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|phy_rx_data_reg~0 .extended_lut = "off";
defparam \U1|phy_rx_data_reg~0 .lut_mask = 64'h555C555C55555555;
defparam \U1|phy_rx_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N38
dffeas \U1|phy_rx_data_reg (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|phy_rx_data_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|phy_rx_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|phy_rx_data_reg .is_wysiwyg = "true";
defparam \U1|phy_rx_data_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \U1|data_reg[0]~feeder (
// Equation(s):
// \U1|data_reg[0]~feeder_combout  = \U1|phy_rx_data_reg~q 

	.dataa(gnd),
	.datab(!\U1|phy_rx_data_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|data_reg[0]~feeder .extended_lut = "off";
defparam \U1|data_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \U1|data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \U1|data_reg[6]~0 (
// Equation(s):
// \U1|data_reg[6]~0_combout  = ( \U1|state_reg[3]~DUPLICATE_q  & ( \U1|state_reg [1] & ( (!\U1|state_reg [2] & (!\U1|state_reg [0] & \U1|Selector25~0_combout )) ) ) ) # ( !\U1|state_reg[3]~DUPLICATE_q  & ( \U1|state_reg [1] & ( (\U1|state_reg [2] & 
// (\U1|state_reg [0] & (\U1|Selector25~0_combout  & \U1|data_in_ready_reg~q ))) ) ) )

	.dataa(!\U1|state_reg [2]),
	.datab(!\U1|state_reg [0]),
	.datac(!\U1|Selector25~0_combout ),
	.datad(!\U1|data_in_ready_reg~q ),
	.datae(!\U1|state_reg[3]~DUPLICATE_q ),
	.dataf(!\U1|state_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|data_reg[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|data_reg[6]~0 .extended_lut = "off";
defparam \U1|data_reg[6]~0 .lut_mask = 64'h0000000000010808;
defparam \U1|data_reg[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N40
dffeas \U1|data_reg[0] (
	.clk(\div|en~q ),
	.d(\U1|data_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(gnd),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[0] .is_wysiwyg = "true";
defparam \U1|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N23
dffeas \U1|data_reg[1] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(vcc),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[1] .is_wysiwyg = "true";
defparam \U1|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \U1|data_reg[2] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(vcc),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[2] .is_wysiwyg = "true";
defparam \U1|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \U1|data_reg[3] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(vcc),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[3] .is_wysiwyg = "true";
defparam \U1|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \U1|data_reg[4]~feeder (
// Equation(s):
// \U1|data_reg[4]~feeder_combout  = \U1|data_reg [3]

	.dataa(gnd),
	.datab(!\U1|data_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|data_reg[4]~feeder .extended_lut = "off";
defparam \U1|data_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \U1|data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N46
dffeas \U1|data_reg[4] (
	.clk(\div|en~q ),
	.d(\U1|data_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(gnd),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[4] .is_wysiwyg = "true";
defparam \U1|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N14
dffeas \U1|data_reg[5] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(vcc),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[5] .is_wysiwyg = "true";
defparam \U1|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N53
dffeas \U1|data_reg[6] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(vcc),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[6] .is_wysiwyg = "true";
defparam \U1|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \U1|data_reg[7] (
	.clk(\div|en~q ),
	.d(gnd),
	.asdata(\U1|data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\U1|state_reg [2]),
	.sload(vcc),
	.ena(\U1|data_reg[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|data_reg[7] .is_wysiwyg = "true";
defparam \U1|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \U1|Mux1~4 (
// Equation(s):
// \U1|Mux1~4_combout  = ( !\U1|Add1~1_combout  & ( ((!\U1|bit_count_reg [0] & (((\U1|data_reg [1] & !\U1|Add1~0_combout )))) # (\U1|bit_count_reg [0] & (((\U1|Add1~0_combout )) # (\U1|data_reg [0])))) ) ) # ( \U1|Add1~1_combout  & ( ((!\U1|bit_count_reg [0] 
// & (((\U1|data_reg [3] & !\U1|Add1~0_combout )))) # (\U1|bit_count_reg [0] & (((\U1|Add1~0_combout )) # (\U1|data_reg [2])))) ) )

	.dataa(!\U1|data_reg [0]),
	.datab(!\U1|data_reg [2]),
	.datac(!\U1|data_reg [3]),
	.datad(!\U1|bit_count_reg [0]),
	.datae(!\U1|Add1~1_combout ),
	.dataf(!\U1|Add1~0_combout ),
	.datag(!\U1|data_reg [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux1~4 .extended_lut = "on";
defparam \U1|Mux1~4 .lut_mask = 64'h0F550F3300FF00FF;
defparam \U1|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \U1|Mux1~0 (
// Equation(s):
// \U1|Mux1~0_combout  = ( !\U1|Add1~1_combout  & ( ((!\U1|Mux1~4_combout  & (((\U1|data_reg [5] & \U1|Add1~0_combout )))) # (\U1|Mux1~4_combout  & (((!\U1|Add1~0_combout )) # (\U1|data_reg [4])))) ) ) # ( \U1|Add1~1_combout  & ( ((!\U1|Mux1~4_combout  & 
// (((\U1|data_reg [7] & \U1|Add1~0_combout )))) # (\U1|Mux1~4_combout  & (((!\U1|Add1~0_combout )) # (\U1|data_reg [6])))) ) )

	.dataa(!\U1|data_reg [6]),
	.datab(!\U1|data_reg [4]),
	.datac(!\U1|data_reg [7]),
	.datad(!\U1|Mux1~4_combout ),
	.datae(!\U1|Add1~1_combout ),
	.dataf(!\U1|Add1~0_combout ),
	.datag(!\U1|data_reg [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Mux1~0 .extended_lut = "on";
defparam \U1|Mux1~0 .lut_mask = 64'h00FF00FF0F330F55;
defparam \U1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \U1|Selector25~7 (
// Equation(s):
// \U1|Selector25~7_combout  = ( \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q  & ( \U1|Mux1~0_combout  & ( (\U1|Selector25~6_combout  & ((!\U1|Selector10~0_combout ) # ((!\U1|Selector25~4_combout  & !\U1|Selector25~2_combout )))) ) ) ) # ( 
// !\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q  & ( \U1|Mux1~0_combout  & ( \U1|Selector25~6_combout  ) ) ) # ( \U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q  & ( !\U1|Mux1~0_combout  & ( (\U1|Selector25~6_combout  & ((!\U1|Selector25~4_combout ) # 
// (!\U1|Selector10~0_combout ))) ) ) ) # ( !\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q  & ( !\U1|Mux1~0_combout  & ( \U1|Selector25~6_combout  ) ) )

	.dataa(!\U1|Selector25~4_combout ),
	.datab(!\U1|Selector10~0_combout ),
	.datac(!\U1|Selector25~2_combout ),
	.datad(!\U1|Selector25~6_combout ),
	.datae(!\U1|phy_state_reg.PHY_STATE_ACTIVE~DUPLICATE_q ),
	.dataf(!\U1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Selector25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Selector25~7 .extended_lut = "off";
defparam \U1|Selector25~7 .lut_mask = 64'h00FF00EE00FF00EC;
defparam \U1|Selector25~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N7
dffeas \U1|sda_o_reg (
	.clk(\div|en~q ),
	.d(\U1|Selector25~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|delay_scl_next~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|sda_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|sda_o_reg .is_wysiwyg = "true";
defparam \U1|sda_o_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N3
cyclonev_lcell_comb \U1|Decoder0~2 (
// Equation(s):
// \U1|Decoder0~2_combout  = ( \U1|state_reg [0] ) # ( !\U1|state_reg [0] & ( (!\U1|state_reg [1]) # ((!\U1|state_reg [2]) # (\U1|state_reg[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\U1|state_reg [1]),
	.datac(!\U1|state_reg[3]~DUPLICATE_q ),
	.datad(!\U1|state_reg [2]),
	.datae(gnd),
	.dataf(!\U1|state_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Decoder0~2 .extended_lut = "off";
defparam \U1|Decoder0~2 .lut_mask = 64'hFFCFFFCFFFFFFFFF;
defparam \U1|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \dataReady~input (
	.i(dataReady),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataReady~input_o ));
// synopsys translate_off
defparam \dataReady~input .bus_hold = "false";
defparam \dataReady~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
