<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="FIFO.tfi"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MIPS2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ProgramMemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RegisterMemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TP4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TP4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TP4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TP4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TP4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TP4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TP4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TP4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TP4.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="TP4.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TP4.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TP4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TP4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TP4_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TP4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TP4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TP4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="readfile_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="readfile_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="readfile_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="readfile_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590238425" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1590238425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590264351" xil_pn:in_ck="2759426771817595052" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590264351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="DebugUnit.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="FIFO.v"/>
      <outfile xil_pn:name="ForwardingUnit.v"/>
      <outfile xil_pn:name="HazardDetectionUnit.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MIPS2.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Mux_4_1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="ProgramMemory.v"/>
      <outfile xil_pn:name="RegisterMemory.v"/>
      <outfile xil_pn:name="Shift16.v"/>
      <outfile xil_pn:name="TP4.v"/>
      <outfile xil_pn:name="Trunker.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="readfile_test.v"/>
      <outfile xil_pn:name="signExtension.v"/>
    </transform>
    <transform xil_pn:end_ts="1590258783" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8138927919694849358" xil_pn:start_ts="1590258783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590258783" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6415876995554443216" xil_pn:start_ts="1590258783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590238425" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1737119383233559285" xil_pn:start_ts="1590238425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590264351" xil_pn:in_ck="2759426771817595052" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590264351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="DebugUnit.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="FIFO.v"/>
      <outfile xil_pn:name="ForwardingUnit.v"/>
      <outfile xil_pn:name="HazardDetectionUnit.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MIPS2.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Mux_4_1.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="ProgramMemory.v"/>
      <outfile xil_pn:name="RegisterMemory.v"/>
      <outfile xil_pn:name="Shift16.v"/>
      <outfile xil_pn:name="TP4.v"/>
      <outfile xil_pn:name="Trunker.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="readfile_test.v"/>
      <outfile xil_pn:name="signExtension.v"/>
    </transform>
    <transform xil_pn:end_ts="1590264357" xil_pn:in_ck="2759426771817595052" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6457451850860437939" xil_pn:start_ts="1590264351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="readfile_test_beh.prj"/>
      <outfile xil_pn:name="readfile_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1590264358" xil_pn:in_ck="-3769646530218394230" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="933687947864076790" xil_pn:start_ts="1590264357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="readfile_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1590237729" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237729" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6868718385698301171" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237729" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1737119383233559285" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237729" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237729" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="117591178590718959" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237729" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237729" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8933810575934353601" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237752" xil_pn:in_ck="-3208616603202736795" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-102210719380094830" xil_pn:start_ts="1590237729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TP4.lso"/>
      <outfile xil_pn:name="TP4.ngc"/>
      <outfile xil_pn:name="TP4.ngr"/>
      <outfile xil_pn:name="TP4.prj"/>
      <outfile xil_pn:name="TP4.stx"/>
      <outfile xil_pn:name="TP4.syr"/>
      <outfile xil_pn:name="TP4.xst"/>
      <outfile xil_pn:name="TP4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1590237752" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952576026" xil_pn:start_ts="1590237752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590237768" xil_pn:in_ck="111677585118" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2639976970831278138" xil_pn:start_ts="1590237752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TP4.bld"/>
      <outfile xil_pn:name="TP4.ngd"/>
      <outfile xil_pn:name="TP4_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590237784" xil_pn:in_ck="111677585119" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1590237768">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TP4_map.map"/>
      <outfile xil_pn:name="TP4_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
