// Seed: 3065406026
`define pp_9 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  output id_1;
  pullup (id_3, id_3);
  type_0 id_3 (
      .id_0(1),
      .id_1(1)
  );
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_10 0
`define pp_11 0
`timescale 1ps / 1ps `resetall
`define pp_12 0
module module_1 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output id_6,
    output logic id_7,
    output logic id_8
);
  assign id_8 = 1;
  assign id_6 = id_3 * id_5.id_5 - id_5;
  assign id_2 = id_1;
  assign id_7 = id_5;
endmodule
`define pp_13 0
`timescale 1 ps / 1ps `timescale 1 ps / 1ps `default_nettype id_14
`define pp_15 0
module module_2;
  logic id_9, id_10;
  logic id_11 = 1;
  logic id_12;
endmodule
`define pp_16 0
`define pp_17 0
`timescale 1ps / 1 ps
