# fpga-vga-verilog


<img width="1285" height="580" alt="Screenshot 2025-12-15 115838" src="https://github.com/user-attachments/assets/454076b1-006e-4909-bb2e-c42efc83e646" />

<img width="1248" height="702" alt="Screenshot 2025-12-15 115908" src="https://github.com/user-attachments/assets/e5ad6186-3fae-463f-85a8-183646d0c3e5" />

<img width="1439" height="512" alt="Screenshot 2025-12-15 115927" src="https://github.com/user-attachments/assets/8bf5ada7-8ed1-4140-b67c-ec9266a7cd91" />

<img width="858" height="810" alt="Screenshot 2025-12-15 120019" src="https://github.com/user-attachments/assets/c83fd948-ebe9-4306-b90b-345870df95d6" />
