Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Oct  3 18:11:03 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   333 |
|    Minimum number of control sets                        |   333 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   876 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   333 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |   149 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4310 |         1292 |
| No           | No                    | Yes                    |             150 |           51 |
| No           | Yes                   | No                     |            1280 |          563 |
| Yes          | No                    | No                     |            1916 |          642 |
| Yes          | No                    | Yes                    |             102 |           24 |
| Yes          | Yes                   | No                     |             902 |          259 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                             | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                               | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                           |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                 | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_vsm_VS_0/b_start_fetching_all_del.i_start_fetching_all_del/i_pipe/first_q                                                                                                                               |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                 | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_vsm_VS_0/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/first_q                                                                                                                               |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                               | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_vsm_VS_0/i_trigger_manager/i_trigger_selector/VALID_DEL/i_pipe/fifo_write                                                                                                                               |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/id_fifo_write                                                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                               | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                               | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                    |                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/rst_sys_clock_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                        | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clock_gen_1hz/clk_1hz_BUFG             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_vsm_VS_0/decompress_bad_size_error_flag                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                 | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                      | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                         | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/Q[0]                                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/blk_skid_buffers.i_sb_2/E[0]                                                                                                                                     |                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                  |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                  |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg         | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mem_rlast_0        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/GEN_OPT_LVL_1.table_counter_block.counter/ce2_out                                                                                             |                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/rst_sys_clock_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | dfx/dfx_controller_setup_i/rst_sys_clock_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                         |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                               | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                          |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                         | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                            | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                               | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                          |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                             |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                             | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                              | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                     | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                           | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                    |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                    | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_vsm_VS_0/b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/E[0]                                                                                                                                                |                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_vsm_VS_0/b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/fifo_write                                                                                                                                                                            |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                             | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                    | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.flags_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                 |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                            |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/GEN_OPT_LVL_1.table_counter_block.counter/E[0]                                                                                                |                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/id_fifo_write                                                                                                                                                              |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                         | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                          |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                         | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                          |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                        | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                      |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                           | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                             |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                       |                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                           | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                       |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                       |                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                           | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                             |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                           | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/GEN_OPT_LVL_1.table_run_counter_block.counter/ce0_out                                                                                         |                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                    |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                        |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                        |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/blk_skid_buffers.i_sb_2/CE                                                                                                                                       |                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/GEN_OPT_LVL_1.same_run_counter_block.counter/i_synth_i_1__1_n_0                                                                               |                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                    |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                     |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                               | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                     |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                   |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                              | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                         | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                        | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                      |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                            |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                      |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                   |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                          |                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                            |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                     |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                   |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                           |                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                              |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                              |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                     |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                     |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                     |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                 |                6 |             17 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                        |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                        |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a                                                                                                                                         |                                                                                                                                                                                                                                               |               11 |             19 |         1.73 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                           | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                    |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               14 |             25 |         1.79 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               17 |             25 |         1.47 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_1_n_0                                                                                                                                                               |                6 |             26 |         4.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                4 |             28 |         7.00 |
|  clk_IBUF_BUFG                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_id_fifo/not_full_1_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                      | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | clock_gen_1hz/divisions[31]_i_1_n_0                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                        |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                      | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                      |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                    | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                      | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |               10 |             32 |         3.20 |
|  clock_gen_1hz/clk_1hz_BUFG             |                                                                                                                                                                                                                                                          | light_count/clear                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                     |                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                       |               15 |             33 |         2.20 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                     | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                 |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                         | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                 |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                   |               10 |             34 |         3.40 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                               |               12 |             35 |         2.92 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                        |                                                                                                                                                                                                                                               |               15 |             35 |         2.33 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                        |                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]        |                                                                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/blk_skid_buffers.i_sb_1/E[0]                                                                                                                                     |                                                                                                                                                                                                                                               |                9 |             37 |         4.11 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                             | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                    |               11 |             39 |         3.55 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                               |                6 |             43 |         7.17 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                |               29 |             46 |         1.59 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                      | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                     |                7 |             46 |         6.57 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/blk_output_fifos.data_out_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                              |                                                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_decompress_0/GEN_1.i_decompress_collar/GEN_1.i_decompress/look_up_table                                                                                                                                 |                                                                                                                                                                                                                                               |                6 |             48 |         8.00 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               16 |             49 |         3.06 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               14 |             49 |         3.50 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                               |               13 |             49 |         3.77 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               12 |             49 |         4.08 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/cmd_fifo_write                                                                                                                                                                        |                                                                                                                                                                                                                                               |                7 |             54 |         7.71 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                             | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                 |               18 |             55 |         3.06 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |               27 |             65 |         2.41 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                               |               17 |             65 |         3.82 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/E[0]                                                                                                                    |                                                                                                                                                                                                                                               |               20 |             72 |         3.60 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                               |               28 |            103 |         3.68 |
|  clk_IBUF_BUFG                          | dfx/dfx_controller_setup_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                               |               26 |            103 |         3.96 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                       |               53 |            116 |         2.19 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/ila_2/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                     |               70 |            202 |         2.89 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          | dfx/dfx_controller_setup_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                    |              219 |            286 |         1.31 |
|  clk_IBUF_BUFG                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |             1265 |           4756 |         3.76 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


