

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Mon Apr 22 15:28:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229  |equalizer_Pipeline_VITIS_LOOP_48_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 6 
3 --> 6 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 8 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 10 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'tmp_last_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [equalizer.cpp:3]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 13 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_10, i32 0, i32 99, void @empty_11, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_13, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_3, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_13, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.70ns)   --->   "%store_ln34 = store i32 0, i32 %i" [equalizer.cpp:34]   --->   Operation 34 'store' 'store_ln34' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 35 [1/1] (1.70ns)   --->   "%store_ln34 = store i32 0, i32 %state" [equalizer.cpp:34]   --->   Operation 35 'store' 'store_ln34' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 36 [1/1] (1.70ns)   --->   "%store_ln34 = store i32 0, i32 %empty" [equalizer.cpp:34]   --->   Operation 36 'store' 'store_ln34' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%state_load = load i32 %state" [equalizer.cpp:37]   --->   Operation 38 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_19 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 40 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty_19"   --->   Operation 41 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty_19"   --->   Operation 42 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty_19"   --->   Operation 43 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty_19"   --->   Operation 44 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty_19"   --->   Operation 45 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty_19"   --->   Operation 46 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty_19"   --->   Operation 47 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%switch_ln37 = switch i32 %state_load, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %VITIS_LOOP_48_2, i32 4096, void %for.inc" [equalizer.cpp:37]   --->   Operation 48 'switch' 'switch_ln37' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%signal_shift_reg_23_load = load i32 %signal_shift_reg_23" [equalizer.cpp:70]   --->   Operation 49 'load' 'signal_shift_reg_23_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_23_load, i32 %signal_shift_reg_24" [equalizer.cpp:70]   --->   Operation 50 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%signal_shift_reg_22_load = load i32 %signal_shift_reg_22" [equalizer.cpp:70]   --->   Operation 51 'load' 'signal_shift_reg_22_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_22_load, i32 %signal_shift_reg_23" [equalizer.cpp:70]   --->   Operation 52 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%signal_shift_reg_21_load = load i32 %signal_shift_reg_21" [equalizer.cpp:70]   --->   Operation 53 'load' 'signal_shift_reg_21_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_21_load, i32 %signal_shift_reg_22" [equalizer.cpp:70]   --->   Operation 54 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%signal_shift_reg_20_load = load i32 %signal_shift_reg_20" [equalizer.cpp:70]   --->   Operation 55 'load' 'signal_shift_reg_20_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_20_load, i32 %signal_shift_reg_21" [equalizer.cpp:70]   --->   Operation 56 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%signal_shift_reg_19_load = load i32 %signal_shift_reg_19" [equalizer.cpp:70]   --->   Operation 57 'load' 'signal_shift_reg_19_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_19_load, i32 %signal_shift_reg_20" [equalizer.cpp:70]   --->   Operation 58 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%signal_shift_reg_18_load = load i32 %signal_shift_reg_18" [equalizer.cpp:70]   --->   Operation 59 'load' 'signal_shift_reg_18_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_18_load, i32 %signal_shift_reg_19" [equalizer.cpp:70]   --->   Operation 60 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%signal_shift_reg_17_load = load i32 %signal_shift_reg_17" [equalizer.cpp:70]   --->   Operation 61 'load' 'signal_shift_reg_17_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_17_load, i32 %signal_shift_reg_18" [equalizer.cpp:70]   --->   Operation 62 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%signal_shift_reg_16_load = load i32 %signal_shift_reg_16" [equalizer.cpp:70]   --->   Operation 63 'load' 'signal_shift_reg_16_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_16_load, i32 %signal_shift_reg_17" [equalizer.cpp:70]   --->   Operation 64 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%signal_shift_reg_15_load = load i32 %signal_shift_reg_15" [equalizer.cpp:70]   --->   Operation 65 'load' 'signal_shift_reg_15_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_15_load, i32 %signal_shift_reg_16" [equalizer.cpp:70]   --->   Operation 66 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%signal_shift_reg_14_load = load i32 %signal_shift_reg_14" [equalizer.cpp:70]   --->   Operation 67 'load' 'signal_shift_reg_14_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_14_load, i32 %signal_shift_reg_15" [equalizer.cpp:70]   --->   Operation 68 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%signal_shift_reg_13_load = load i32 %signal_shift_reg_13" [equalizer.cpp:70]   --->   Operation 69 'load' 'signal_shift_reg_13_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_13_load, i32 %signal_shift_reg_14" [equalizer.cpp:70]   --->   Operation 70 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%signal_shift_reg_12_load = load i32 %signal_shift_reg_12" [equalizer.cpp:70]   --->   Operation 71 'load' 'signal_shift_reg_12_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_12_load, i32 %signal_shift_reg_13" [equalizer.cpp:70]   --->   Operation 72 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%signal_shift_reg_11_load = load i32 %signal_shift_reg_11" [equalizer.cpp:70]   --->   Operation 73 'load' 'signal_shift_reg_11_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_11_load, i32 %signal_shift_reg_12" [equalizer.cpp:70]   --->   Operation 74 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%signal_shift_reg_10_load = load i32 %signal_shift_reg_10" [equalizer.cpp:70]   --->   Operation 75 'load' 'signal_shift_reg_10_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_10_load, i32 %signal_shift_reg_11" [equalizer.cpp:70]   --->   Operation 76 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%signal_shift_reg_9_load = load i32 %signal_shift_reg_9" [equalizer.cpp:70]   --->   Operation 77 'load' 'signal_shift_reg_9_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_9_load, i32 %signal_shift_reg_10" [equalizer.cpp:70]   --->   Operation 78 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%signal_shift_reg_8_load = load i32 %signal_shift_reg_8" [equalizer.cpp:70]   --->   Operation 79 'load' 'signal_shift_reg_8_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_8_load, i32 %signal_shift_reg_9" [equalizer.cpp:70]   --->   Operation 80 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%signal_shift_reg_7_load = load i32 %signal_shift_reg_7" [equalizer.cpp:70]   --->   Operation 81 'load' 'signal_shift_reg_7_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_7_load, i32 %signal_shift_reg_8" [equalizer.cpp:70]   --->   Operation 82 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%signal_shift_reg_6_load = load i32 %signal_shift_reg_6" [equalizer.cpp:70]   --->   Operation 83 'load' 'signal_shift_reg_6_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_6_load, i32 %signal_shift_reg_7" [equalizer.cpp:70]   --->   Operation 84 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%signal_shift_reg_5_load = load i32 %signal_shift_reg_5" [equalizer.cpp:70]   --->   Operation 85 'load' 'signal_shift_reg_5_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_5_load, i32 %signal_shift_reg_6" [equalizer.cpp:70]   --->   Operation 86 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%signal_shift_reg_4_load = load i32 %signal_shift_reg_4" [equalizer.cpp:70]   --->   Operation 87 'load' 'signal_shift_reg_4_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_4_load, i32 %signal_shift_reg_5" [equalizer.cpp:70]   --->   Operation 88 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%signal_shift_reg_3_load = load i32 %signal_shift_reg_3" [equalizer.cpp:70]   --->   Operation 89 'load' 'signal_shift_reg_3_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_3_load, i32 %signal_shift_reg_4" [equalizer.cpp:70]   --->   Operation 90 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%signal_shift_reg_2_load = load i32 %signal_shift_reg_2" [equalizer.cpp:70]   --->   Operation 91 'load' 'signal_shift_reg_2_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_2_load, i32 %signal_shift_reg_3" [equalizer.cpp:70]   --->   Operation 92 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%signal_shift_reg_1_load = load i32 %signal_shift_reg_1" [equalizer.cpp:70]   --->   Operation 93 'load' 'signal_shift_reg_1_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_1_load, i32 %signal_shift_reg_2" [equalizer.cpp:70]   --->   Operation 94 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%signal_shift_reg_0_load = load i32 %signal_shift_reg_0" [equalizer.cpp:70]   --->   Operation 95 'load' 'signal_shift_reg_0_load' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %signal_shift_reg_0_load, i32 %signal_shift_reg_1" [equalizer.cpp:70]   --->   Operation 96 'store' 'store_ln70' <Predicate = (state_load == 4096)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 0, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 97 'write' 'write_ln304' <Predicate = (state_load == 4096)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [1/1] (1.70ns)   --->   "%store_ln89 = store i32 0, i32 %i" [equalizer.cpp:89]   --->   Operation 98 'store' 'store_ln89' <Predicate = (state_load == 4096)> <Delay = 1.70>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 99 'wait' 'empty_20' <Predicate = (state_load == 17)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [equalizer.cpp:43]   --->   Operation 100 'load' 'i_load' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:41]   --->   Operation 101 'icmp' 'icmp_ln41' <Predicate = (state_load == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %i_load, i32 4294967295" [equalizer.cpp:43]   --->   Operation 102 'add' 'add_ln43' <Predicate = (state_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.69ns)   --->   "%i_1 = select i1 %icmp_ln41, i32 %add_ln43, i32 %i_load" [equalizer.cpp:41]   --->   Operation 103 'select' 'i_1' <Predicate = (state_load == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.18ns)   --->   "%select_ln9 = select i1 %icmp_ln41, i32 17, i32 0" [equalizer.cpp:9]   --->   Operation 104 'select' 'select_ln9' <Predicate = (state_load == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %tmp_data_V" [equalizer.cpp:45]   --->   Operation 105 'bitcast' 'bitcast_ln45' <Predicate = (state_load == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.70ns)   --->   "%store_ln45 = store i32 %i_1, i32 %i" [equalizer.cpp:45]   --->   Operation 106 'store' 'store_ln45' <Predicate = (state_load == 0)> <Delay = 1.70>
ST_2 : Operation 107 [1/1] (1.70ns)   --->   "%store_ln45 = store i32 %select_ln9, i32 %state" [equalizer.cpp:45]   --->   Operation 107 'store' 'store_ln45' <Predicate = (state_load == 0)> <Delay = 1.70>
ST_2 : Operation 108 [1/1] (1.70ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i32 %empty" [equalizer.cpp:45]   --->   Operation 108 'store' 'store_ln45' <Predicate = (state_load == 0)> <Delay = 1.70>
ST_2 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln45 = br void %sw.epilog" [equalizer.cpp:45]   --->   Operation 109 'br' 'br_ln45' <Predicate = (state_load == 0)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [equalizer.cpp:77]   --->   Operation 110 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln77 = store i32 %p_load, i32 %signal_shift_reg_0" [equalizer.cpp:77]   --->   Operation 111 'store' 'store_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 0, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 112 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 113 [1/1] (1.70ns)   --->   "%store_ln89 = store i32 4096, i32 %state" [equalizer.cpp:89]   --->   Operation 113 'store' 'store_ln89' <Predicate = true> <Delay = 1.70>
ST_3 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln89 = br void %sw.epilog" [equalizer.cpp:89]   --->   Operation 114 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 4 <SV = 2> <Delay = 1.70>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%i_load_1 = load i32 %i"   --->   Operation 115 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.58ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_48_2, i32 %i_load_1, i1 %tmp_last_V, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_V_1_loc"   --->   Operation 116 'call' 'call_ln283' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_48_2, i32 %i_load_1, i1 %tmp_last_V, i32 %tmp_data_V, i32 %gmem, i64 %coefs_read, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i1 %tmp_last_V_1_loc"   --->   Operation 118 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 4.25>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc_load = load i1 %tmp_last_V_1_loc"   --->   Operation 119 'load' 'tmp_last_V_1_loc_load' <Predicate = (state_load == 17)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 4096, i32 %state"   --->   Operation 120 'store' 'store_ln0' <Predicate = (state_load == 17)> <Delay = 1.70>
ST_6 : Operation 121 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 6.16039e-41, i32 %empty"   --->   Operation 121 'store' 'store_ln0' <Predicate = (state_load == 17)> <Delay = 1.70>
ST_6 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 122 'br' 'br_ln0' <Predicate = (state_load == 17)> <Delay = 1.58>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = phi i1 %tmp_last_V, void %for.inc, i1 %tmp_last_V, void %sw.bb, i1 %tmp_last_V_1_loc_load, void %VITIS_LOOP_48_2, i1 %tmp_last_V, void %while.body"   --->   Operation 123 'phi' 'tmp_last_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [equalizer.cpp:92]   --->   Operation 124 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (2.55ns)   --->   "%i_3 = add i32 %i_2, i32 1" [equalizer.cpp:92]   --->   Operation 125 'add' 'i_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.70ns)   --->   "%store_ln34 = store i32 %i_3, i32 %i" [equalizer.cpp:34]   --->   Operation 126 'store' 'store_ln34' <Predicate = true> <Delay = 1.70>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp_last_V_3, void %while.body, void %while.end52" [equalizer.cpp:34]   --->   Operation 127 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [equalizer.cpp:101]   --->   Operation 128 'ret' 'ret_ln101' <Predicate = (tmp_last_V_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; IO mode=ap_vld:ce=0
Port [ signal_shift_reg_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ signal_shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                    (alloca       ) [ 0111111]
state                    (alloca       ) [ 0111111]
i                        (alloca       ) [ 0111111]
coefs_read               (read         ) [ 0011111]
tmp_last_V_1_loc         (alloca       ) [ 0011111]
spectopmodule_ln3        (spectopmodule) [ 0000000]
specinterface_ln3        (specinterface) [ 0000000]
specinterface_ln0        (specinterface) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specinterface_ln0        (specinterface) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specinterface_ln0        (specinterface) [ 0000000]
specinterface_ln0        (specinterface) [ 0000000]
specinterface_ln0        (specinterface) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
specbitsmap_ln0          (specbitsmap  ) [ 0000000]
store_ln34               (store        ) [ 0000000]
store_ln34               (store        ) [ 0000000]
store_ln34               (store        ) [ 0000000]
br_ln0                   (br           ) [ 0000000]
state_load               (load         ) [ 0011111]
specloopname_ln0         (specloopname ) [ 0000000]
empty_19                 (read         ) [ 0000000]
tmp_data_V               (extractvalue ) [ 0000110]
tmp_keep_V               (extractvalue ) [ 0001000]
tmp_strb_V               (extractvalue ) [ 0001000]
tmp_user_V               (extractvalue ) [ 0001000]
tmp_last_V               (extractvalue ) [ 0011111]
tmp_id_V                 (extractvalue ) [ 0001000]
tmp_dest_V               (extractvalue ) [ 0001000]
switch_ln37              (switch       ) [ 0011111]
signal_shift_reg_23_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_22_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_21_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_20_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_19_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_18_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_17_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_16_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_15_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_14_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_13_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_12_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_11_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_10_load (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_9_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_8_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_7_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_6_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_5_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_4_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_3_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_2_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_1_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
signal_shift_reg_0_load  (load         ) [ 0000000]
store_ln70               (store        ) [ 0000000]
store_ln89               (store        ) [ 0000000]
empty_20                 (wait         ) [ 0000000]
i_load                   (load         ) [ 0000000]
icmp_ln41                (icmp         ) [ 0000000]
add_ln43                 (add          ) [ 0000000]
i_1                      (select       ) [ 0000000]
select_ln9               (select       ) [ 0000000]
bitcast_ln45             (bitcast      ) [ 0000000]
store_ln45               (store        ) [ 0000000]
store_ln45               (store        ) [ 0000000]
store_ln45               (store        ) [ 0000000]
br_ln45                  (br           ) [ 0011111]
p_load                   (load         ) [ 0000000]
store_ln77               (store        ) [ 0000000]
write_ln304              (write        ) [ 0000000]
store_ln89               (store        ) [ 0000000]
br_ln89                  (br           ) [ 0011111]
i_load_1                 (load         ) [ 0000010]
store_ln0                (store        ) [ 0000000]
call_ln283               (call         ) [ 0000000]
tmp_last_V_1_loc_load    (load         ) [ 0000000]
store_ln0                (store        ) [ 0000000]
store_ln0                (store        ) [ 0000000]
br_ln0                   (br           ) [ 0000000]
tmp_last_V_3             (phi          ) [ 0011111]
i_2                      (load         ) [ 0000000]
i_3                      (add          ) [ 0000000]
store_ln34               (store        ) [ 0000000]
br_ln34                  (br           ) [ 0000000]
ret_ln101                (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg_23">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="signal_shift_reg_24">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="signal_shift_reg_22">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="signal_shift_reg_21">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="signal_shift_reg_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="signal_shift_reg_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="signal_shift_reg_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="signal_shift_reg_17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="signal_shift_reg_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="signal_shift_reg_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="signal_shift_reg_14">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="signal_shift_reg_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="signal_shift_reg_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="signal_shift_reg_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="signal_shift_reg_10">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="signal_shift_reg_9">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="signal_shift_reg_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="signal_shift_reg_7">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="signal_shift_reg_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="signal_shift_reg_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="signal_shift_reg_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="signal_shift_reg_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="signal_shift_reg_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="signal_shift_reg_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="signal_shift_reg_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_48_2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="empty_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="state_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_last_V_1_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last_V_1_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="coefs_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_19_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="44" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="4" slack="0"/>
<pin id="177" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="1" slack="0"/>
<pin id="180" dir="0" index="7" bw="1" slack="0"/>
<pin id="181" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="4" slack="0"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="1" slack="0"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="1" slack="0"/>
<pin id="199" dir="0" index="8" bw="1" slack="0"/>
<pin id="200" dir="0" index="9" bw="4" slack="0"/>
<pin id="201" dir="0" index="10" bw="4" slack="0"/>
<pin id="202" dir="0" index="11" bw="1" slack="0"/>
<pin id="203" dir="0" index="12" bw="1" slack="0"/>
<pin id="204" dir="0" index="13" bw="1" slack="0"/>
<pin id="205" dir="0" index="14" bw="1" slack="0"/>
<pin id="206" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_last_V_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_last_V_3_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="3"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="3"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="4" bw="1" slack="0"/>
<pin id="225" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="1" slack="3"/>
<pin id="227" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_3/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="32" slack="1"/>
<pin id="234" dir="0" index="4" bw="32" slack="0"/>
<pin id="235" dir="0" index="5" bw="64" slack="2"/>
<pin id="236" dir="0" index="6" bw="32" slack="0"/>
<pin id="237" dir="0" index="7" bw="4" slack="0"/>
<pin id="238" dir="0" index="8" bw="4" slack="0"/>
<pin id="239" dir="0" index="9" bw="1" slack="0"/>
<pin id="240" dir="0" index="10" bw="1" slack="0"/>
<pin id="241" dir="0" index="11" bw="1" slack="0"/>
<pin id="242" dir="0" index="12" bw="1" slack="0"/>
<pin id="243" dir="0" index="13" bw="1" slack="2"/>
<pin id="244" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 i_load_1/4 i_2/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln34_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln34_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln34_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="state_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_data_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="44" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_keep_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="44" slack="0"/>
<pin id="282" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_strb_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="44" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_user_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="44" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_last_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="44" slack="0"/>
<pin id="297" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_id_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="44" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_dest_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="44" slack="0"/>
<pin id="307" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="signal_shift_reg_23_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_23_load/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln70_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="signal_shift_reg_22_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_22_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln70_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="signal_shift_reg_21_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_21_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln70_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="signal_shift_reg_20_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_20_load/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln70_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="signal_shift_reg_19_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_19_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln70_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="signal_shift_reg_18_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_18_load/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln70_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="signal_shift_reg_17_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_17_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln70_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="signal_shift_reg_16_load_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_16_load/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln70_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="signal_shift_reg_15_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_15_load/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln70_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="signal_shift_reg_14_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_14_load/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln70_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="signal_shift_reg_13_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_13_load/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln70_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="signal_shift_reg_12_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_12_load/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln70_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="signal_shift_reg_11_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_11_load/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln70_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="signal_shift_reg_10_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_10_load/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln70_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="signal_shift_reg_9_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_9_load/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln70_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="signal_shift_reg_8_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_8_load/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln70_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="signal_shift_reg_7_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_7_load/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln70_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="signal_shift_reg_6_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_6_load/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln70_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="signal_shift_reg_5_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_5_load/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln70_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="signal_shift_reg_4_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_4_load/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln70_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="signal_shift_reg_3_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_3_load/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln70_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="signal_shift_reg_2_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_2_load/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln70_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="signal_shift_reg_1_load_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_1_load/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln70_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="signal_shift_reg_0_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_shift_reg_0_load/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln70_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln89_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln41_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="17" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln43_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="i_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln9_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="bitcast_ln45_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln45_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln45_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln45_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln77_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln89_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="14" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="2"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln0_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="2"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_last_V_1_loc_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="4"/>
<pin id="623" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_1_loc_load/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln0_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="14" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="4"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln0_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="4"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="i_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln34_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="4"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/6 "/>
</bind>
</comp>

<comp id="646" class="1005" name="empty_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="654" class="1005" name="state_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="673" class="1005" name="coefs_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="2"/>
<pin id="675" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_last_V_1_loc_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="2"/>
<pin id="680" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V_1_loc "/>
</bind>
</comp>

<comp id="684" class="1005" name="state_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="3"/>
<pin id="686" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_data_V_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_keep_V_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="1"/>
<pin id="695" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_strb_V_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="1"/>
<pin id="700" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_user_V_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_last_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_id_V_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_dest_V_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="727" class="1005" name="i_load_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="86" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="134" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="207"><net_src comp="140" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="215"><net_src comp="94" pin="0"/><net_sink comp="190" pin=8"/></net>

<net id="245"><net_src comp="146" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="229" pin=4"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="229" pin=6"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="229" pin=7"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="229" pin=8"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="229" pin=9"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="229" pin=10"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="229" pin=11"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="229" pin=12"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="262"><net_src comp="94" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="94" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="128" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="172" pin="8"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="172" pin="8"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="190" pin=9"/></net>

<net id="288"><net_src comp="172" pin="8"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="293"><net_src comp="172" pin="8"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="190" pin=11"/></net>

<net id="298"><net_src comp="172" pin="8"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="190" pin=12"/></net>

<net id="303"><net_src comp="172" pin="8"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="190" pin=13"/></net>

<net id="308"><net_src comp="172" pin="8"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="48" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="52" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="58" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="62" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="60" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="64" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="68" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="74" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="78" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="80" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="94" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="276" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="144" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="254" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="100" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="555" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="254" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="555" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="136" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="94" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="276" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="567" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="575" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="583" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="80" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="138" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="94" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="629"><net_src comp="138" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="148" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="254" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="82" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="150" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="657"><net_src comp="154" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="666"><net_src comp="158" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="676"><net_src comp="166" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="229" pin=5"/></net>

<net id="681"><net_src comp="162" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="229" pin=13"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="687"><net_src comp="273" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="276" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="696"><net_src comp="280" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="190" pin=9"/></net>

<net id="701"><net_src comp="285" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="706"><net_src comp="290" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="190" pin=11"/></net>

<net id="711"><net_src comp="295" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="190" pin=12"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="219" pin=6"/></net>

<net id="720"><net_src comp="300" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="190" pin=13"/></net>

<net id="725"><net_src comp="305" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="730"><net_src comp="254" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="229" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 5 }
	Port: output_r_V_data_V | {3 }
	Port: output_r_V_keep_V | {3 }
	Port: output_r_V_strb_V | {3 }
	Port: output_r_V_user_V | {3 }
	Port: output_r_V_last_V | {3 }
	Port: output_r_V_id_V | {3 }
	Port: output_r_V_dest_V | {3 }
	Port: signal_shift_reg_23 | {2 }
	Port: signal_shift_reg_24 | {2 }
	Port: signal_shift_reg_22 | {2 }
	Port: signal_shift_reg_21 | {2 }
	Port: signal_shift_reg_20 | {2 }
	Port: signal_shift_reg_19 | {2 }
	Port: signal_shift_reg_18 | {2 }
	Port: signal_shift_reg_17 | {2 }
	Port: signal_shift_reg_16 | {2 }
	Port: signal_shift_reg_15 | {2 }
	Port: signal_shift_reg_14 | {2 }
	Port: signal_shift_reg_13 | {2 }
	Port: signal_shift_reg_12 | {2 }
	Port: signal_shift_reg_11 | {2 }
	Port: signal_shift_reg_10 | {2 }
	Port: signal_shift_reg_9 | {2 }
	Port: signal_shift_reg_8 | {2 }
	Port: signal_shift_reg_7 | {2 }
	Port: signal_shift_reg_6 | {2 }
	Port: signal_shift_reg_5 | {2 }
	Port: signal_shift_reg_4 | {2 }
	Port: signal_shift_reg_3 | {2 }
	Port: signal_shift_reg_2 | {2 }
	Port: signal_shift_reg_1 | {2 }
	Port: signal_shift_reg_0 | {3 }
 - Input state : 
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 4 5 }
	Port: equalizer : input_r_V_keep_V | {2 4 5 }
	Port: equalizer : input_r_V_strb_V | {2 4 5 }
	Port: equalizer : input_r_V_user_V | {2 4 5 }
	Port: equalizer : input_r_V_last_V | {2 4 5 }
	Port: equalizer : input_r_V_id_V | {2 4 5 }
	Port: equalizer : input_r_V_dest_V | {2 4 5 }
	Port: equalizer : signal_shift_reg_23 | {2 }
	Port: equalizer : signal_shift_reg_22 | {2 }
	Port: equalizer : signal_shift_reg_21 | {2 }
	Port: equalizer : signal_shift_reg_20 | {2 }
	Port: equalizer : signal_shift_reg_19 | {2 }
	Port: equalizer : signal_shift_reg_18 | {2 }
	Port: equalizer : signal_shift_reg_17 | {2 }
	Port: equalizer : signal_shift_reg_16 | {2 }
	Port: equalizer : signal_shift_reg_15 | {2 }
	Port: equalizer : signal_shift_reg_14 | {2 }
	Port: equalizer : signal_shift_reg_13 | {2 }
	Port: equalizer : signal_shift_reg_12 | {2 }
	Port: equalizer : signal_shift_reg_11 | {2 }
	Port: equalizer : signal_shift_reg_10 | {2 }
	Port: equalizer : signal_shift_reg_9 | {2 }
	Port: equalizer : signal_shift_reg_8 | {2 }
	Port: equalizer : signal_shift_reg_7 | {2 }
	Port: equalizer : signal_shift_reg_6 | {2 }
	Port: equalizer : signal_shift_reg_5 | {2 }
	Port: equalizer : signal_shift_reg_4 | {2 }
	Port: equalizer : signal_shift_reg_3 | {2 }
	Port: equalizer : signal_shift_reg_2 | {2 }
	Port: equalizer : signal_shift_reg_1 | {2 }
	Port: equalizer : signal_shift_reg_0 | {2 }
  - Chain level:
	State 1
		store_ln34 : 1
		store_ln34 : 1
		store_ln34 : 1
	State 2
		switch_ln37 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		store_ln70 : 1
		write_ln304 : 1
		icmp_ln41 : 1
		add_ln43 : 1
		i_1 : 2
		select_ln9 : 2
		bitcast_ln45 : 1
		store_ln45 : 3
		store_ln45 : 3
		store_ln45 : 2
	State 3
		store_ln77 : 1
	State 4
		call_ln283 : 1
	State 5
	State 6
		tmp_last_V_3 : 1
		i_3 : 1
		store_ln34 : 2
		br_ln34 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229 |  1.588  |   228   |   160   |
|----------|-----------------------------------------------|---------|---------|---------|
|    add   |                add_ln43_fu_561                |    0    |    0    |    39   |
|          |                   i_3_fu_635                  |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|
|  select  |                   i_1_fu_567                  |    0    |    0    |    32   |
|          |               select_ln9_fu_575               |    0    |    0    |    6    |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln41_fu_555               |    0    |    0    |    18   |
|----------|-----------------------------------------------|---------|---------|---------|
|   read   |             coefs_read_read_fu_166            |    0    |    0    |    0    |
|          |              empty_19_read_fu_172             |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   write  |                grp_write_fu_190               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |               tmp_data_V_fu_276               |    0    |    0    |    0    |
|          |               tmp_keep_V_fu_280               |    0    |    0    |    0    |
|          |               tmp_strb_V_fu_285               |    0    |    0    |    0    |
|extractvalue|               tmp_user_V_fu_290               |    0    |    0    |    0    |
|          |               tmp_last_V_fu_295               |    0    |    0    |    0    |
|          |                tmp_id_V_fu_300                |    0    |    0    |    0    |
|          |               tmp_dest_V_fu_305               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |  1.588  |   228   |   294   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   coefs_read_reg_673   |   64   |
|      empty_reg_646     |   32   |
|    i_load_1_reg_727    |   32   |
|        i_reg_663       |   32   |
|   state_load_reg_684   |   32   |
|      state_reg_654     |   32   |
|   tmp_data_V_reg_688   |   32   |
|   tmp_dest_V_reg_722   |    1   |
|    tmp_id_V_reg_717    |    1   |
|   tmp_keep_V_reg_693   |    4   |
|tmp_last_V_1_loc_reg_678|    1   |
|  tmp_last_V_3_reg_216  |    1   |
|   tmp_last_V_reg_708   |    1   |
|   tmp_strb_V_reg_698   |    4   |
|   tmp_user_V_reg_703   |    1   |
+------------------------+--------+
|          Total         |   270  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                grp_write_fu_190               |  p9  |   2  |   4  |    8   ||    9    |
|                grp_write_fu_190               |  p10 |   2  |   4  |    8   ||    9    |
|                grp_write_fu_190               |  p11 |   2  |   1  |    2   ||    9    |
|                grp_write_fu_190               |  p12 |   2  |   1  |    2   ||    9    |
|                grp_write_fu_190               |  p13 |   2  |   1  |    2   ||    9    |
|                grp_write_fu_190               |  p14 |   2  |   1  |    2   ||    9    |
| grp_equalizer_Pipeline_VITIS_LOOP_48_2_fu_229 |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   88   ||  11.116 ||    63   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   228  |   294  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   63   |
|  Register |    -   |   270  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   498  |   357  |
+-----------+--------+--------+--------+
