Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 29 16:25:22 2025
| Host         : DESKTOP-D2HHB5O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7k70t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.999        0.000                      0                   93        0.113        0.000                      0                   93        4.600        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 7.999        0.000                      0                   93        0.113        0.000                      0                   93        4.600        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        7.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 s_Tx_inputData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_Tx_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.542ns (28.209%)  route 1.379ns (71.791%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.321     4.543    Clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  s_Tx_inputData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.198     4.741 r  s_Tx_inputData_reg[6]/Q
                         net (fo=1, routed)           0.704     5.445    s_Tx_inputData_reg_n_0_[6]
    SLICE_X0Y38          LUT6 (Prop_lut6_I0_O)        0.120     5.565 r  s_Tx_i_4/O
                         net (fo=1, routed)           0.000     5.565    s_Tx_i_4_n_0
    SLICE_X0Y38          MUXF7 (Prop_muxf7_I0_O)      0.104     5.669 r  s_Tx_reg_i_3/O
                         net (fo=2, routed)           0.394     6.062    s_Tx_reg_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.120     6.182 r  s_Tx_i_2/O
                         net (fo=1, routed)           0.282     6.464    s_Tx_i_2_n_0
    SLICE_X1Y39          FDRE                                         r  s_Tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.204    14.210    Clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  s_Tx_reg/C
                         clock pessimism              0.311    14.521    
                         clock uncertainty           -0.035    14.486    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.022    14.464    s_Tx_reg
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             8.081ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.302ns (18.311%)  route 1.347ns (81.689%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.306     4.528    Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.216     4.744 f  FSM_sequential_s_RX_stateMachine_reg[2]/Q
                         net (fo=12, routed)          0.497     5.241    s_RX_stateMachine__0[2]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.043     5.284 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.564     5.848    s_RX_even_parity_calculated
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.043     5.891 r  s_RX_outputData[1]_i_1/O
                         net (fo=1, routed)           0.286     6.177    s_RX_outputData[1]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  s_RX_outputData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.193    14.199    Clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  s_RX_outputData_reg[1]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.194    14.259    s_RX_outputData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  8.081    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.302ns (18.538%)  route 1.327ns (81.462%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.306     4.528    Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.216     4.744 f  FSM_sequential_s_RX_stateMachine_reg[2]/Q
                         net (fo=12, routed)          0.497     5.241    s_RX_stateMachine__0[2]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.043     5.284 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.570     5.854    s_RX_even_parity_calculated
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.043     5.897 r  s_RX_outputData[0]_i_1/O
                         net (fo=1, routed)           0.260     6.157    s_RX_outputData[0]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.194    14.200    Clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  s_RX_outputData_reg[0]/C
                         clock pessimism              0.289    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X0Y22          FDRE (Setup_fdre_C_CE)      -0.194    14.260    s_RX_outputData_reg[0]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.302ns (18.633%)  route 1.319ns (81.367%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.306     4.528    Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.216     4.744 f  FSM_sequential_s_RX_stateMachine_reg[2]/Q
                         net (fo=12, routed)          0.497     5.241    s_RX_stateMachine__0[2]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.043     5.284 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.454     5.738    s_RX_even_parity_calculated
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.043     5.781 r  s_RX_outputData[2]_i_1/O
                         net (fo=1, routed)           0.368     6.149    s_RX_outputData[2]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  s_RX_outputData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.194    14.200    Clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  s_RX_outputData_reg[2]/C
                         clock pessimism              0.289    14.489    
                         clock uncertainty           -0.035    14.454    
    SLICE_X1Y22          FDRE (Setup_fdre_C_CE)      -0.194    14.260    s_RX_outputData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 s_RX_baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.302ns (16.941%)  route 1.481ns (83.059%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.308     4.530    Clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  s_RX_baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.216     4.746 r  s_RX_baudrate_counter_reg[8]/Q
                         net (fo=3, routed)           0.607     5.353    s_RX_baudrate_counter_reg_n_0_[8]
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.043     5.396 r  s_RX_baudrate_counter[12]_i_4/O
                         net (fo=12, routed)          0.873     6.270    s_RX_baudrate_counter[12]_i_4_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.043     6.313 r  s_RX_baudrate_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     6.313    s_RX_baudrate_counter[11]
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.193    14.199    Clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[11]/C
                         clock pessimism              0.312    14.511    
                         clock uncertainty           -0.035    14.476    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.064    14.540    s_RX_baudrate_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 s_RX_baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.302ns (16.979%)  route 1.477ns (83.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.530ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.308     4.530    Clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  s_RX_baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.216     4.746 r  s_RX_baudrate_counter_reg[8]/Q
                         net (fo=3, routed)           0.607     5.353    s_RX_baudrate_counter_reg_n_0_[8]
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.043     5.396 r  s_RX_baudrate_counter[12]_i_4/O
                         net (fo=12, routed)          0.869     6.266    s_RX_baudrate_counter[12]_i_4_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.043     6.309 r  s_RX_baudrate_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     6.309    s_RX_baudrate_counter[12]
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.193    14.199    Clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[12]/C
                         clock pessimism              0.312    14.511    
                         clock uncertainty           -0.035    14.476    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.065    14.541    s_RX_baudrate_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.312ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.302ns (21.225%)  route 1.121ns (78.775%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.306     4.528    Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.216     4.744 f  FSM_sequential_s_RX_stateMachine_reg[2]/Q
                         net (fo=12, routed)          0.497     5.241    s_RX_stateMachine__0[2]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.043     5.284 r  s_Rx_outputData_index[2]_i_2/O
                         net (fo=12, routed)          0.367     5.651    s_RX_even_parity_calculated
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.043     5.694 r  s_RX_outputData[3]_i_1/O
                         net (fo=1, routed)           0.257     5.951    s_RX_outputData[3]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  s_RX_outputData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.197    14.203    Clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  s_RX_outputData_reg[3]/C
                         clock pessimism              0.289    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X0Y20          FDRE (Setup_fdre_C_CE)      -0.194    14.263    s_RX_outputData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  8.312    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 s_TX_baudRate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_TX_baudRate_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.652ns (39.078%)  route 1.016ns (60.922%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.541ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.319     4.541    Clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  s_TX_baudRate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.216     4.757 r  s_TX_baudRate_counter_reg[2]/Q
                         net (fo=14, routed)          0.440     5.197    s_TX_baudRate_counter_reg_n_0_[2]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.310     5.507 r  s_TX_baudRate_counter_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.577     6.084    s_TX_baudRate_counter_reg[4]_i_2_n_5
    SLICE_X7Y36          LUT6 (Prop_lut6_I5_O)        0.126     6.210 r  s_TX_baudRate_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.210    s_TX_baudRate_counter[3]
    SLICE_X7Y36          FDRE                                         r  s_TX_baudRate_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.201    14.207    Clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  s_TX_baudRate_counter_reg[3]/C
                         clock pessimism              0.334    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.033    14.539    s_TX_baudRate_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.259ns (20.102%)  route 1.029ns (79.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.306     4.528    Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.216     4.744 f  FSM_sequential_s_RX_stateMachine_reg[2]/Q
                         net (fo=12, routed)          0.500     5.244    s_RX_stateMachine__0[2]
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.043     5.287 r  s_RX_baudrate_counter[12]_i_1/O
                         net (fo=13, routed)          0.529     5.817    s_RX_baudrate_counter[12]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  s_RX_baudrate_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.193    14.199    Clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  s_RX_baudrate_counter_reg[10]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.295    14.158    s_RX_baudrate_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 FSM_sequential_s_RX_stateMachine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.259ns (20.102%)  route 1.029ns (79.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.732     3.142    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.222 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.306     4.528    Clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  FSM_sequential_s_RX_stateMachine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.216     4.744 f  FSM_sequential_s_RX_stateMachine_reg[2]/Q
                         net (fo=12, routed)          0.500     5.244    s_RX_stateMachine__0[2]
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.043     5.287 r  s_RX_baudrate_counter[12]_i_1/O
                         net (fo=13, routed)          0.529     5.817    s_RX_baudrate_counter[12]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  s_RX_baudrate_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    V19                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         1.285    11.285 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.649    12.934    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.193    14.199    Clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  s_RX_baudrate_counter_reg[9]/C
                         clock pessimism              0.289    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.295    14.158    s_RX_baudrate_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  8.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 s_RX_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_outputData_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.771%)  route 0.083ns (39.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.621     1.944    Clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  s_RX_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.100     2.044 r  s_RX_parity_reg/Q
                         net (fo=2, routed)           0.083     2.127    s_RX_parity_reg_n_0
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.028     2.155 r  s_RX_outputData_valid_i_2/O
                         net (fo=1, routed)           0.000     2.155    p_0_in__0
    SLICE_X2Y24          FDRE                                         r  s_RX_outputData_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.427    Clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  s_RX_outputData_valid_reg/C
                         clock pessimism             -0.472     1.955    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.087     2.042    s_RX_outputData_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 s_RX_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_error_reg/D
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.216%)  route 0.149ns (53.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.621     1.944    Clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  s_RX_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.100     2.044 r  s_RX_parity_reg/Q
                         net (fo=2, routed)           0.149     2.193    s_RX_parity_reg_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.028     2.221 r  s_RX_error_i_3/O
                         net (fo=1, routed)           0.000     2.221    s_RX_error_i_3_n_0
    SLICE_X2Y25          FDSE                                         r  s_RX_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.427    Clk_IBUF_BUFG
    SLICE_X2Y25          FDSE                                         r  s_RX_error_reg/C
                         clock pessimism             -0.453     1.974    
    SLICE_X2Y25          FDSE (Hold_fdse_C_D)         0.087     2.061    s_RX_error_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 s_RX_baudrate_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.157%)  route 0.092ns (41.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.619     1.942    Clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  s_RX_baudrate_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.100     2.042 f  s_RX_baudrate_counter_reg[2]/Q
                         net (fo=14, routed)          0.092     2.134    s_RX_baudrate_counter_reg_n_0_[2]
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.028     2.162 r  s_RX_baudrate_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.162    s_RX_baudrate_counter[3]
    SLICE_X5Y25          FDRE                                         r  s_RX_baudrate_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.838     2.426    Clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  s_RX_baudrate_counter_reg[3]/C
                         clock pessimism             -0.484     1.942    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.060     2.002    s_RX_baudrate_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 s_RX_baudrate_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.339%)  route 0.123ns (45.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.622     1.945    Clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.118     2.063 f  s_RX_baudrate_counter_reg[12]/Q
                         net (fo=14, routed)          0.123     2.186    s_RX_baudrate_counter_reg_n_0_[12]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.028     2.214 r  s_RX_baudrate_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     2.214    s_RX_baudrate_counter[12]
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.842     2.430    Clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[12]/C
                         clock pessimism             -0.485     1.945    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.087     2.032    s_RX_baudrate_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 s_TX_baudRate_counter_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_Tx_inputData_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.230%)  route 0.149ns (53.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.629     1.952    Clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  s_TX_baudRate_counter_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.100     2.052 r  s_TX_baudRate_counter_flag_reg/Q
                         net (fo=4, routed)           0.149     2.201    s_TX_baudRate_counter_flag_reg_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.028     2.229 r  s_Tx_inputData_index[0]_i_1/O
                         net (fo=1, routed)           0.000     2.229    s_Tx_inputData_index[0]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  s_Tx_inputData_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     2.439    Clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  s_Tx_inputData_index_reg[0]/C
                         clock pessimism             -0.453     1.986    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.060     2.046    s_Tx_inputData_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 s_TX_baudRate_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_TX_baudRate_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.076%)  route 0.118ns (47.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.630     1.953    Clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  s_TX_baudRate_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  s_TX_baudRate_counter_reg[11]/Q
                         net (fo=14, routed)          0.118     2.171    s_TX_baudRate_counter_reg_n_0_[11]
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.028     2.199 r  s_TX_baudRate_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.199    s_TX_baudRate_counter[11]
    SLICE_X7Y38          FDRE                                         r  s_TX_baudRate_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     2.440    Clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  s_TX_baudRate_counter_reg[11]/C
                         clock pessimism             -0.487     1.953    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.060     2.013    s_TX_baudRate_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 s_RX_baudrate_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.777%)  route 0.129ns (50.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.619     1.942    Clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  s_RX_baudrate_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.100     2.042 r  s_RX_baudrate_counter_reg[3]/Q
                         net (fo=3, routed)           0.129     2.171    s_RX_baudrate_counter_reg_n_0_[3]
    SLICE_X4Y25          LUT5 (Prop_lut5_I2_O)        0.028     2.199 r  s_RX_baudrate_counter_flag_i_1/O
                         net (fo=1, routed)           0.000     2.199    s_RX_baudrate_counter_flag_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  s_RX_baudrate_counter_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.838     2.426    Clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  s_RX_baudrate_counter_flag_reg/C
                         clock pessimism             -0.473     1.953    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.060     2.013    s_RX_baudrate_counter_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 s_TX_baudRate_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_TX_baudRate_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.705%)  route 0.135ns (51.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.630     1.953    Clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  s_TX_baudRate_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  s_TX_baudRate_counter_reg[11]/Q
                         net (fo=14, routed)          0.135     2.188    s_TX_baudRate_counter_reg_n_0_[11]
    SLICE_X7Y36          LUT6 (Prop_lut6_I3_O)        0.028     2.216 r  s_TX_baudRate_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.216    s_TX_baudRate_counter[1]
    SLICE_X7Y36          FDRE                                         r  s_TX_baudRate_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     2.437    Clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  s_TX_baudRate_counter_reg[1]/C
                         clock pessimism             -0.473     1.964    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.060     2.024    s_TX_baudRate_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 s_Rx_outputData_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_Rx_outputData_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.129ns (47.560%)  route 0.142ns (52.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.621     1.944    Clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  s_Rx_outputData_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.100     2.044 r  s_Rx_outputData_index_reg[0]/Q
                         net (fo=12, routed)          0.142     2.186    s_Rx_outputData_index_reg_n_0_[0]
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.029     2.215 r  s_Rx_outputData_index[1]_i_1/O
                         net (fo=1, routed)           0.000     2.215    s_Rx_outputData_index[1]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  s_Rx_outputData_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.427    Clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  s_Rx_outputData_index_reg[1]/C
                         clock pessimism             -0.483     1.944    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.075     2.019    s_Rx_outputData_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 s_RX_baudrate_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_RX_baudrate_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.308%)  route 0.123ns (45.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.622     1.945    Clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  s_RX_baudrate_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.118     2.063 f  s_RX_baudrate_counter_reg[12]/Q
                         net (fo=14, routed)          0.123     2.186    s_RX_baudrate_counter_reg_n_0_[12]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.028     2.214 r  s_RX_baudrate_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.214    s_RX_baudrate_counter[10]
    SLICE_X4Y28          FDRE                                         r  s_RX_baudrate_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    V19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  Clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.842     2.430    Clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  s_RX_baudrate_counter_reg[10]/C
                         clock pessimism             -0.473     1.957    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.060     2.017    s_RX_baudrate_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.349         10.000      8.651      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y26    s_RX_baudrate_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X1Y25    s_Rx_outputData_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X0Y37    s_TX_ready_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X1Y37    s_Tx_inputData_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X0Y38    s_Tx_inputData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y25    FSM_sequential_s_RX_stateMachine_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y25    FSM_sequential_s_RX_stateMachine_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y25    FSM_sequential_s_RX_stateMachine_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X4Y25    s_RX_baudrate_counter_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y26    s_RX_baudrate_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y37    s_TX_ready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y37    s_Tx_inputData_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y38    s_Tx_inputData_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y26    s_RX_baudrate_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y25    s_Rx_outputData_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y25    s_Rx_outputData_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y37    s_TX_ready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y37    s_Tx_inputData_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X0Y38    s_Tx_inputData_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y25    FSM_sequential_s_RX_stateMachine_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y25    FSM_sequential_s_RX_stateMachine_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y25    FSM_sequential_s_RX_stateMachine_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y25    s_RX_baudrate_counter_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y25    s_RX_baudrate_counter_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y26    s_RX_baudrate_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X4Y26    s_RX_baudrate_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y25    s_RX_baudrate_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y25    s_RX_baudrate_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y25    s_RX_baudrate_counter_reg[3]/C



