Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 18:08:16 2025
| Host         : DefconeONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/Thies/xillinx/BScThesis/results/tdes_decrypt_timing.rpt -quiet
| Design       : tdes_decrypt_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  4           
TIMING-16  Warning   Large setup violation         128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -75.810    -9546.158                    128                12949        0.034        0.000                      0                12949        8.750        0.000                       0                  4666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -75.810    -9546.158                    128                12821        0.034        0.000                      0                12821        8.750        0.000                       0                  4666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.321        0.000                      0                  128        0.596        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          128  Failing Endpoints,  Worst Slack      -75.810ns,  Total Violation    -9546.158ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -75.810ns  (required time - arrival time)
  Source:                 tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        95.281ns  (logic 12.371ns (12.984%)  route 82.910ns (87.016%))
  Logic Levels:           95  (LUT2=2 LUT3=12 LUT4=12 LUT5=15 LUT6=54)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 22.671 - 20.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        1.753     3.047    tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X19Y11         FDRE                                         r  tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.419     3.466 r  tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=11, routed)          0.759     4.225    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/s_axis_tdata[3]
    SLICE_X19Y11         LUT2 (Prop_lut2_I1_O)        0.296     4.521 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[63]_INST_0_i_150/O
                         net (fo=4, routed)           1.332     5.852    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[0].round_instance/inp[25]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.976 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[23]_INST_0_i_26/O
                         net (fo=5, routed)           0.698     6.675    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[0].round_instance/substituted[19]
    SLICE_X12Y10         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[50]_INST_0_i_152/O
                         net (fo=4, routed)           0.992     7.791    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[1].round_instance/inp[3]
    SLICE_X12Y9          LUT6 (Prop_lut6_I2_O)        0.124     7.915 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[4]_INST_0_i_26/O
                         net (fo=9, routed)           0.471     8.385    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[1].round_instance/substituted[0]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     8.509 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[61]_INST_0_i_156/O
                         net (fo=4, routed)           1.112     9.621    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[2].round_instance/inp[13]
    SLICE_X18Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[59]_INST_0_i_27/O
                         net (fo=7, routed)           0.898    10.644    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[2].round_instance/substituted[8]
    SLICE_X19Y2          LUT4 (Prop_lut4_I3_O)        0.124    10.768 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[32]_INST_0_i_159/O
                         net (fo=4, routed)           0.890    11.658    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[3].round_instance/inp[34]
    SLICE_X19Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.782 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[20]_INST_0_i_27/O
                         net (fo=4, routed)           0.856    12.638    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[3].round_instance/substituted[22]
    SLICE_X17Y14         LUT4 (Prop_lut4_I3_O)        0.124    12.762 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[61]_INST_0_i_165/O
                         net (fo=4, routed)           1.039    13.801    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[4].round_instance/inp[15]
    SLICE_X11Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.925 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[47]_INST_0_i_28/O
                         net (fo=3, routed)           0.569    14.494    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[4].round_instance/substituted[11]
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.124    14.618 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[36]_INST_0_i_163/O
                         net (fo=4, routed)           1.314    15.932    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[5].round_instance/inp[8]
    SLICE_X19Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.056 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[24]_INST_0_i_28/O
                         net (fo=5, routed)           0.603    16.660    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[5].round_instance/substituted[5]
    SLICE_X22Y12         LUT5 (Prop_lut5_I4_O)        0.124    16.784 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[53]_INST_0_i_173/O
                         net (fo=4, routed)           0.732    17.516    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[6].round_instance/inp[42]
    SLICE_X18Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.640 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[53]_INST_0_i_131/O
                         net (fo=2, routed)           0.763    18.402    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[6].round_instance/substituted[30]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.526 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[26]_INST_0_i_170/O
                         net (fo=4, routed)           1.124    19.650    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[7].round_instance/inp[21]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.774 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[6]_INST_0_i_29/O
                         net (fo=3, routed)           0.772    20.546    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[7].round_instance/substituted[15]
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.670 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[51]_INST_0_i_122/O
                         net (fo=4, routed)           1.141    21.811    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[8].round_instance/inp[1]
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124    21.935 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[3]_INST_0_i_21/O
                         net (fo=9, routed)           0.722    22.658    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[8].round_instance/substituted[1]
    SLICE_X19Y16         LUT3 (Prop_lut3_I2_O)        0.124    22.782 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[62]_INST_0_i_122/O
                         net (fo=4, routed)           1.262    24.043    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[9].round_instance/inp[25]
    SLICE_X25Y15         LUT6 (Prop_lut6_I0_O)        0.124    24.167 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[0]_INST_0_i_21/O
                         net (fo=7, routed)           0.679    24.847    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[9].round_instance/substituted[18]
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    24.971 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[57]_INST_0_i_132/O
                         net (fo=4, routed)           1.155    26.125    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[10].round_instance/inp[37]
    SLICE_X25Y14         LUT6 (Prop_lut6_I0_O)        0.124    26.249 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[57]_INST_0_i_101/O
                         net (fo=7, routed)           0.929    27.178    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[10].round_instance/substituted[24]
    SLICE_X23Y16         LUT4 (Prop_lut4_I3_O)        0.124    27.302 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[50]_INST_0_i_136/O
                         net (fo=4, routed)           0.989    28.290    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[11].round_instance/inp[0]
    SLICE_X20Y19         LUT6 (Prop_lut6_I4_O)        0.124    28.414 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[4]_INST_0_i_23/O
                         net (fo=5, routed)           0.776    29.190    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[11].round_instance/substituted[0]
    SLICE_X20Y22         LUT4 (Prop_lut4_I3_O)        0.124    29.314 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[61]_INST_0_i_138/O
                         net (fo=4, routed)           0.839    30.154    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[12].round_instance/inp[13]
    SLICE_X21Y21         LUT6 (Prop_lut6_I0_O)        0.124    30.278 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[59]_INST_0_i_24/O
                         net (fo=5, routed)           0.900    31.178    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[12].round_instance/substituted[8]
    SLICE_X24Y16         LUT5 (Prop_lut5_I4_O)        0.124    31.302 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[32]_INST_0_i_141/O
                         net (fo=4, routed)           1.005    32.307    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[13].round_instance/inp[34]
    SLICE_X24Y14         LUT6 (Prop_lut6_I3_O)        0.124    32.431 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[20]_INST_0_i_24/O
                         net (fo=2, routed)           0.890    33.321    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[13].round_instance/substituted[22]
    SLICE_X22Y20         LUT5 (Prop_lut5_I4_O)        0.124    33.445 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[61]_INST_0_i_147/O
                         net (fo=4, routed)           0.833    34.278    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[14].round_instance/inp[15]
    SLICE_X22Y21         LUT6 (Prop_lut6_I2_O)        0.124    34.402 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[47]_INST_0_i_25/O
                         net (fo=2, routed)           0.840    35.242    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/u0[14].round_instance/substituted[11]
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.366 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[47]_INST_0_i_17/O
                         net (fo=6, routed)           1.745    37.110    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/first_dec_out[16]
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.124    37.234 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[36]_INST_0_i_94/O
                         net (fo=4, routed)           0.881    38.115    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/u0[0].round_instance/inp[8]
    SLICE_X40Y1          LUT6 (Prop_lut6_I1_O)        0.124    38.239 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[24]_INST_0_i_16/O
                         net (fo=9, routed)           0.837    39.076    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/substituted[5]
    SLICE_X38Y10         LUT3 (Prop_lut3_I2_O)        0.124    39.200 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[57]_INST_0_i_96/O
                         net (fo=4, routed)           1.014    40.214    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/u0[1].round_instance/inp[40]
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.124    40.338 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[57]_INST_0_i_70/O
                         net (fo=9, routed)           0.899    41.237    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/substituted_0[24]
    SLICE_X37Y1          LUT3 (Prop_lut3_I2_O)        0.124    41.361 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[50]_INST_0_i_108/O
                         net (fo=4, routed)           0.572    41.933    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/u0[2].round_instance/inp[0]
    SLICE_X39Y1          LUT6 (Prop_lut6_I4_O)        0.124    42.057 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[4]_INST_0_i_18/O
                         net (fo=7, routed)           0.472    42.529    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_21[0]
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.124    42.653 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[61]_INST_0_i_104/O
                         net (fo=4, routed)           1.214    43.867    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp[13]
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    43.991 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[41]_INST_0_i_18/O
                         net (fo=4, routed)           0.911    44.902    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_23[10]
    SLICE_X37Y10         LUT4 (Prop_lut4_I3_O)        0.124    45.026 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[52]_INST_0_i_111/O
                         net (fo=4, routed)           0.856    45.882    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_15[44]
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.124    46.006 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[16]_INST_0_i_19/O
                         net (fo=3, routed)           0.452    46.458    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_36[29]
    SLICE_X36Y10         LUT5 (Prop_lut5_I4_O)        0.124    46.582 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[57]_INST_0_i_112/O
                         net (fo=4, routed)           1.245    47.827    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_16[39]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124    47.951 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[43]_INST_0_i_19/O
                         net (fo=3, routed)           0.585    48.536    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_38[26]
    SLICE_X35Y9          LUT5 (Prop_lut5_I4_O)        0.124    48.660 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[32]_INST_0_i_117/O
                         net (fo=4, routed)           1.387    50.047    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_17[32]
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124    50.171 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[20]_INST_0_i_20/O
                         net (fo=2, routed)           0.310    50.481    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_37[22]
    SLICE_X37Y4          LUT6 (Prop_lut6_I5_O)        0.124    50.605 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[61]_INST_0_i_119/O
                         net (fo=4, routed)           1.366    51.971    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_18[15]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.124    52.095 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[41]_INST_0_i_20/O
                         net (fo=2, routed)           0.819    52.914    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_39[10]
    SLICE_X38Y12         LUT6 (Prop_lut6_I5_O)        0.124    53.038 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[52]_INST_0_i_65/O
                         net (fo=4, routed)           0.881    53.919    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_19[44]
    SLICE_X37Y12         LUT6 (Prop_lut6_I1_O)        0.124    54.043 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[52]_INST_0_i_41/O
                         net (fo=5, routed)           0.926    54.969    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/substituted_7[30]
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.124    55.093 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[27]_INST_0_i_66/O
                         net (fo=4, routed)           1.027    56.120    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/u0[9].round_instance/inp[21]
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.244 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[9]_INST_0_i_11/O
                         net (fo=4, routed)           0.763    57.007    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/substituted_8[12]
    SLICE_X46Y13         LUT3 (Prop_lut3_I2_O)        0.124    57.131 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[56]_INST_0_i_76/O
                         net (fo=4, routed)           1.055    58.186    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/u0[10].round_instance/inp[38]
    SLICE_X45Y14         LUT6 (Prop_lut6_I1_O)        0.124    58.310 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[56]_INST_0_i_43/O
                         net (fo=7, routed)           0.627    58.937    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_25[24]
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124    59.061 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[53]_INST_0_i_79/O
                         net (fo=4, routed)           1.182    60.243    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_20[46]
    SLICE_X44Y9          LUT6 (Prop_lut6_I3_O)        0.124    60.367 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[39]_INST_0_i_13/O
                         net (fo=5, routed)           0.643    61.010    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_27[28]
    SLICE_X50Y7          LUT4 (Prop_lut4_I3_O)        0.124    61.134 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[36]_INST_0_i_81/O
                         net (fo=4, routed)           1.133    62.267    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_21[7]
    SLICE_X50Y10         LUT6 (Prop_lut6_I0_O)        0.124    62.391 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[10]_INST_0_i_14/O
                         net (fo=3, routed)           0.844    63.236    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_40[7]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.124    63.360 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[63]_INST_0_i_82/O
                         net (fo=4, routed)           0.985    64.345    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_22[26]
    SLICE_X40Y16         LUT6 (Prop_lut6_I1_O)        0.124    64.469 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[1]_INST_0_i_14/O
                         net (fo=3, routed)           0.630    65.099    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_42[18]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.124    65.223 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[56]_INST_0_i_87/O
                         net (fo=4, routed)           1.047    66.270    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_23[37]
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.124    66.394 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[56]_INST_0_i_45/O
                         net (fo=3, routed)           0.526    66.920    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_41[24]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124    67.044 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[53]_INST_0_i_91/O
                         net (fo=4, routed)           0.887    67.931    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/inp_24[46]
    SLICE_X44Y16         LUT6 (Prop_lut6_I3_O)        0.124    68.055 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/enc/m_axis_tdata[35]_INST_0_i_15/O
                         net (fo=1, routed)           0.560    68.615    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_43[31]
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    68.739 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[35]_INST_0_i_7/O
                         net (fo=9, routed)           1.151    69.890    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/enc_out[29]
    SLICE_X32Y24         LUT3 (Prop_lut3_I1_O)        0.124    70.014 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[32]_INST_0_i_35/O
                         net (fo=4, routed)           1.047    71.061    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/u0[1].round_instance/inp[31]
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124    71.185 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[30]_INST_0_i_6/O
                         net (fo=9, routed)           0.640    71.825    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/substituted_0[20]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.124    71.949 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[37]_INST_0_i_50/O
                         net (fo=4, routed)           0.974    72.923    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/u0[2].round_instance/inp[6]
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    73.047 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[37]_INST_0_i_14/O
                         net (fo=7, routed)           0.562    73.609    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_29[4]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.124    73.733 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[60]_INST_0_i_50/O
                         net (fo=4, routed)           1.238    74.971    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp[17]
    SLICE_X38Y24         LUT6 (Prop_lut6_I4_O)        0.124    75.095 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[60]_INST_0_i_14/O
                         net (fo=7, routed)           0.789    75.884    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_31[9]
    SLICE_X43Y25         LUT4 (Prop_lut4_I3_O)        0.124    76.008 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[27]_INST_0_i_56/O
                         net (fo=4, routed)           1.064    77.072    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_15[22]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.124    77.196 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[13]_INST_0_i_9/O
                         net (fo=3, routed)           0.525    77.721    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_44[14]
    SLICE_X47Y25         LUT5 (Prop_lut5_I4_O)        0.124    77.845 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[60]_INST_0_i_53/O
                         net (fo=4, routed)           0.818    78.663    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_16[14]
    SLICE_X47Y26         LUT6 (Prop_lut6_I1_O)        0.124    78.787 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[60]_INST_0_i_15/O
                         net (fo=5, routed)           0.624    79.411    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_46[9]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124    79.535 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[27]_INST_0_i_62/O
                         net (fo=4, routed)           0.781    80.316    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_17[22]
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124    80.440 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[27]_INST_0_i_16/O
                         net (fo=3, routed)           0.842    81.282    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_45[13]
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124    81.406 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[62]_INST_0_i_62/O
                         net (fo=4, routed)           0.980    82.386    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_18[28]
    SLICE_X45Y26         LUT6 (Prop_lut6_I3_O)        0.124    82.510 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[0]_INST_0_i_10/O
                         net (fo=3, routed)           0.813    83.323    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_47[18]
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124    83.447 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[57]_INST_0_i_6/O
                         net (fo=4, routed)           1.234    84.681    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_19[37]
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.124    84.805 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[29]_INST_0_i_1/O
                         net (fo=9, routed)           0.492    85.297    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/substituted_7[25]
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.124    85.421 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[26]_INST_0_i_11/O
                         net (fo=4, routed)           0.709    86.130    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/u0[9].round_instance/inp[18]
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124    86.254 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[6]_INST_0_i_1/O
                         net (fo=8, routed)           0.451    86.705    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/substituted_8[15]
    SLICE_X32Y30         LUT3 (Prop_lut3_I2_O)        0.124    86.829 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[53]_INST_0_i_20/O
                         net (fo=4, routed)           1.115    87.944    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/u0[10].round_instance/inp[47]
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124    88.068 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[53]_INST_0_i_3/O
                         net (fo=4, routed)           0.674    88.742    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_33[30]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    88.866 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[26]_INST_0_i_19/O
                         net (fo=4, routed)           1.168    90.033    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_20[21]
    SLICE_X30Y33         LUT6 (Prop_lut6_I2_O)        0.124    90.157 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[26]_INST_0_i_3/O
                         net (fo=6, routed)           0.484    90.642    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_35[13]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.124    90.766 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[33]_INST_0_i_27/O
                         net (fo=4, routed)           1.142    91.908    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_21[30]
    SLICE_X42Y34         LUT6 (Prop_lut6_I4_O)        0.124    92.032 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[33]_INST_0_i_4/O
                         net (fo=5, routed)           0.511    92.543    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_48[21]
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124    92.667 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[56]_INST_0_i_27/O
                         net (fo=4, routed)           1.049    93.716    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_22[41]
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.124    93.840 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[54]_INST_0_i_4/O
                         net (fo=3, routed)           0.675    94.515    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_50[27]
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124    94.639 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[37]_INST_0_i_31/O
                         net (fo=4, routed)           1.017    95.657    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_23[9]
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    95.781 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[25]_INST_0_i_5/O
                         net (fo=3, routed)           0.477    96.257    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_49[5]
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124    96.381 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[56]_INST_0_i_32/O
                         net (fo=4, routed)           0.674    97.055    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/inp_24[40]
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124    97.179 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/final_dec/m_axis_tdata[56]_INST_0_i_5/O
                         net (fo=2, routed)           0.646    97.825    tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/substituted_51[24]
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    97.949 r  tdes_decrypt_bd_i/tdes_decrypt_0/inst/tdes_decrypt_instance/first_dec/m_axis_tdata[56]_INST_0/O
                         net (fo=1, routed)           0.379    98.328    tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[56]
    SLICE_X40Y38         FDRE                                         r  tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        1.492    22.671    tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X40Y38         FDRE                                         r  tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[56]/C
                         clock pessimism              0.230    22.901    
                         clock uncertainty           -0.302    22.599    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)       -0.081    22.518    tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         22.518    
                         arrival time                         -98.328    
  -------------------------------------------------------------------
                         slack                                -75.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.377%)  route 0.296ns (58.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        0.576     0.912    <hidden>
    SLICE_X30Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 f  <hidden>
                         net (fo=4, routed)           0.296     1.372    <hidden>
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.417 r  <hidden>
                         net (fo=1, routed)           0.000     1.417    <hidden>
    SLICE_X30Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        0.931     1.297    <hidden>
    SLICE_X30Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.383    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5   tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y63  tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y63  tdes_decrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.321ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.642ns (22.682%)  route 2.188ns (77.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        1.837     3.131    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  <hidden>
                         net (fo=3, routed)           1.140     4.789    <hidden>
    SLICE_X7Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.913 f  <hidden>
                         net (fo=32, routed)          1.049     5.961    <hidden>
    SLICE_X11Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        1.581    22.760    <hidden>
    SLICE_X11Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.405    22.283    <hidden>
  -------------------------------------------------------------------
                         required time                         22.283    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                 16.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.227ns (40.074%)  route 0.339ns (59.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        0.624     0.960    <hidden>
    SLICE_X5Y42          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  <hidden>
                         net (fo=2, routed)           0.176     1.263    <hidden>
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.099     1.362 f  <hidden>
                         net (fo=33, routed)          0.164     1.526    <hidden>
    SLICE_X2Y40          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tdes_decrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tdes_decrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tdes_decrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4668, routed)        0.894     1.260    <hidden>
    SLICE_X2Y40          FDCE                                         r  <hidden>
                         clock pessimism             -0.263     0.997    
    SLICE_X2Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.596    





