
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359884000                       # Number of ticks simulated
final_tick                               2267535962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              277027131                       # Simulator instruction rate (inst/s)
host_op_rate                                277017458                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              535494617                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812044                       # Number of bytes of host memory used
host_seconds                                     0.67                       # Real time elapsed on the host
sim_insts                                   186165901                       # Number of instructions simulated
sim_ops                                     186165901                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8948                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343221705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584188238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97809294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    228873748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301252626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1650131709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205655156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343221705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97809294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301252626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742283625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1591268298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1591268298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1591268298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343221705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584188238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97809294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    228873748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301252626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1650131709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4796923453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855602                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280349                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575253                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001124                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428020                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853121                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574899                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.446513                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.871968                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574545                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454828                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.455950                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362723000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362887500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.729888                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.155697                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574191                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881163                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882285                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141268000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154426500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62927500     75.79%     75.79% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.21%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4890                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.723991                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67526                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4890                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.808998                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.138263                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.585729                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047145                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864425                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911570                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131524                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131524                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31324                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31324                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25786                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25786                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57110                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57110                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57110                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57110                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2857                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4982                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4982                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4982                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4982                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62092                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62092                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62092                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62092                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080236                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080236                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080236                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080236                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2982                       # number of writebacks
system.cpu04.dcache.writebacks::total            2982                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2440                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            269976                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2440                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.645902                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.398394                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.600980                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051559                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948439                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343765                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343765                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168221                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168221                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168221                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168221                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168221                       # number of overall hits
system.cpu04.icache.overall_hits::total        168221                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2441                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2441                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2441                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2441                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2441                       # number of overall misses
system.cpu04.icache.overall_misses::total         2441                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170662                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170662                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170662                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170662                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170662                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170662                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014303                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014303                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2440                       # number of writebacks
system.cpu04.icache.writebacks::total            2440                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              355983000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363038000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920019000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.551096                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.903380                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.647716                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126764                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702437                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829201                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          817                       # number of writebacks
system.cpu05.dcache.writebacks::total             817                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.131766                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.868234                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383070                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616930                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558681000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568457000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1707804000     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.846851                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.575189                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.271662                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210108                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621624                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831732                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8101                       # number of writebacks
system.cpu06.dcache.writebacks::total            8101                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875809                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.325238                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.550571                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.402979                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596778                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188776                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.043824                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144952                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685632                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.452723                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.308039                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144684                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707633                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709869                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266825                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122495                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144330                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091796                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.947821                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143976                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998788                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855167                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143621                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002234                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855391                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143267                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855615                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142913                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855838                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142558                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002232                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362732000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132209                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706779                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425430                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892005                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18759                       # number of replacements
system.l2.tags.tagsinuse                  4008.861808                       # Cycle average of tags in use
system.l2.tags.total_refs                       21445                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1729.567588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.318608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.886844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.549201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.588173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.570953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   401.490683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   330.263221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   133.376867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   146.487232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   439.560926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   762.086436                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.422258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.186056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    420849                       # Number of tag accesses
system.l2.tags.data_accesses                   420849                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11903                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4949                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4949                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   795                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4007                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4174                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2941                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8976                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          511                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1255                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          733                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          771                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2763                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2941                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8976                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8360                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4174                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5497                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1930                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18031                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1930                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3285                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          550                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1287                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1694                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9284                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18031                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4949                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4949                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8181                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2441                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12225                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27007                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2441                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12225                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27007                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913162                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.790660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510207                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.603376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.515214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.566061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568400                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.790660                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.723568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.625364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667642                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.790660                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.723568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.625364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667642                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8948                       # number of writebacks
system.l2.writebacks::total                      8948                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9671                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8948                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7061                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              141                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8593                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34546                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534659975                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532335212.679189                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324762.320811                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534660060                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532335297.635612                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324762.364388                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534660145                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532335382.592036                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324762.407964                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534660230                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532335467.548459                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324762.451541                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34674                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8138                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28499                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4590                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63173                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12728                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308159                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170550                       # Number of instructions committed
system.switch_cpus04.committedOps              170550                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164732                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17809                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164732                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227190                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116706                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63437                       # number of memory refs
system.switch_cpus04.num_load_insts             34878                       # Number of load instructions
system.switch_cpus04.num_store_insts            28559                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235052.540837                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73106.459163                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237236                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762764                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23488                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2829      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99748     58.45%     60.11% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.20% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35831     21.00%     81.22% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28839     16.90%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170662                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534660509                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3635979111.871434                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898681397.128565                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198181                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801819                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535071925                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658613421.674342                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876458503.325657                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634270                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365730                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534660485                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532335722.417729                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324762.582270                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534660570                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532335807.374153                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324762.625847                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534660655                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532335892.330577                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324762.669423                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534660740                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532335977.287000                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324762.713000                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534660825                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532336062.243423                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324762.756576                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534660910                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532336147.199847                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324762.800153                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534660995                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532336232.156271                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324762.843729                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534661080                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532336317.112694                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324762.887306                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534661255                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531769476.662728                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891778.337272                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2850                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1627                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18515                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4949                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5098                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             246                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8181                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2864912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18759                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.864577                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.709584                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59717     80.38%     80.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5458      7.35%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2269      3.05%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1413      1.90%     92.68% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1166      1.57%     94.25% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    847      1.14%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    435      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    123      0.17%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    133      0.18%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   210      0.28%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   110      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   313      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1434      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74293                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042339                       # Number of seconds simulated
sim_ticks                                 42338825000                       # Number of ticks simulated
final_tick                               2310236340500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3926732                       # Simulator instruction rate (inst/s)
host_op_rate                                  3926731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              610127496                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834892                       # Number of bytes of host memory used
host_seconds                                    69.39                       # Real time elapsed on the host
sim_insts                                   272489121                       # Number of instructions simulated
sim_ops                                     272489121                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        13504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data         8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      3710592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data    139505408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data        13248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       134016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       237632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       105472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data         7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          143883584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        13504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      3710592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       134016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3946560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    117630400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       117630400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        57978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data      2179772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data          121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2248181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1837975                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1837975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       318951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       185929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        39302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       202556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     87640410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data   3294975900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       474647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       474647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst        21163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       312904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst         9070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data       114883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        99767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data       182905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        40814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       117906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      3165322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data      5612626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst      1324175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data      2491141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst         1512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       185929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        54418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        58953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        52907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        15116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        60465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        63488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        86162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3398383966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       318951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        39302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     87640410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       474647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst        21163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst         9070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        99767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        40814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      3165322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst      1324175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst         1512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        15116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        63488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93213735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2778310451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2778310451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2778310451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       318951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       185929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        39302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       202556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     87640410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data   3294975900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       474647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       474647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst        21163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       312904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst         9070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data       114883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        99767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data       182905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        40814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       117906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      3165322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data      5612626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst      1324175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data      2491141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst         1512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       185929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        54418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        58953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        52907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        15116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        60465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        63488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        86162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6176694417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     46                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     1371                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    393     30.63%     30.63% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72      5.61%     36.24% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    43      3.35%     39.59% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.08%     39.67% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   774     60.33%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1283                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     393     43.57%     43.57% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72      7.98%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     43      4.77%     56.32% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.11%     56.43% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    393     43.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 902                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            42474732500     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               2107000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              64508000      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        42546912000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.507752                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.703040                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                1053     83.90%     83.90% # number of callpals executed
system.cpu00.kern.callpal::rdps                    88      7.01%     90.92% # number of callpals executed
system.cpu00.kern.callpal::rti                    114      9.08%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1255                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             116                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements             576                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         437.905228                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             10751                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             576                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.664931                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   405.438477                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    32.466751                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.791872                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.063412                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.855284                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          132659                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         132659                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        41686                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         41686                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        21968                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        21968                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          762                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          762                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          643                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          643                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        63654                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          63654                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        63654                       # number of overall hits
system.cpu00.dcache.overall_hits::total         63654                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          628                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          628                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          212                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          212                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           18                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           66                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          840                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          840                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          840                       # number of overall misses
system.cpu00.dcache.overall_misses::total          840                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        42314                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        42314                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        22180                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        22180                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          709                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          709                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        64494                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        64494                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        64494                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        64494                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.014841                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.014841                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.009558                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.009558                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.023077                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.023077                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.093089                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.093089                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.013024                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.013024                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.013024                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.013024                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           94                       # number of writebacks
system.cpu00.dcache.writebacks::total              94                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             481                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             51644                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          107.367983                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   456.554440                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    55.445560                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.891708                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.108292                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          416097                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         416097                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       207327                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        207327                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       207327                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         207327                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       207327                       # number of overall hits
system.cpu00.icache.overall_hits::total        207327                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          481                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          481                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          481                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          481                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          481                       # number of overall misses
system.cpu00.icache.overall_misses::total          481                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       207808                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       207808                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       207808                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       207808                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       207808                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       207808                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002315                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002315                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002315                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002315                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002315                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002315                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          481                       # number of writebacks
system.cpu00.icache.writebacks::total             481                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            41856808000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        41881526500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu01.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu01.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  715                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                44                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             557                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.329478                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              3720                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             557                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            6.678636                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   291.198088                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    21.131390                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.568746                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.041272                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610019                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           57822                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          57822                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        18461                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         18461                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         9055                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         9055                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          130                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          120                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        27516                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          27516                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        27516                       # number of overall hits
system.cpu01.dcache.overall_hits::total         27516                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          695                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          695                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           52                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           12                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           19                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          747                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          747                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          747                       # number of overall misses
system.cpu01.dcache.overall_misses::total          747                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        19156                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        19156                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        28263                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        28263                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        28263                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        28263                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.036281                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.036281                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.005710                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.005710                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.084507                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.084507                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.136691                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.136691                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026430                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026430                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026430                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026430                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu01.dcache.writebacks::total              40                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             276                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             11675                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             276                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           42.300725                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   477.932071                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    19.067929                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.933461                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.037242                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          181570                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         181570                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        90371                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         90371                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        90371                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          90371                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        90371                       # number of overall hits
system.cpu01.icache.overall_hits::total         90371                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          276                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          276                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          276                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          276                       # number of overall misses
system.cpu01.icache.overall_misses::total          276                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        90647                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        90647                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        90647                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        90647                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        90647                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        90647                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003045                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003045                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003045                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003045                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003045                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003045                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          276                       # number of writebacks
system.cpu01.icache.writebacks::total             276                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    357                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    76861                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  24956     47.88%     47.88% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   119      0.23%     48.10% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    43      0.08%     48.19% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 27008     51.81%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              52126                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   23663     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    119      0.25%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     43      0.09%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  23663     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               47488                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            38919411500     91.47%     91.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               8508500      0.02%     91.49% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               2107000      0.00%     91.50% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            3616833500      8.50%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        42546860500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.948189                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.876148                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.911023                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        3      6.98%      6.98% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      6.98%     13.95% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      9.30%     23.26% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      2.33%     25.58% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      2.33%     27.91% # number of syscalls executed
system.cpu02.kern.syscall::71                      27     62.79%     90.70% # number of syscalls executed
system.cpu02.kern.syscall::73                       1      2.33%     93.02% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      2.33%     95.35% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      2.33%     97.67% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      2.33%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   43                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  80      0.15%      0.18% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.18% # number of callpals executed
system.cpu02.kern.callpal::swpipl               44158     83.47%     83.66% # number of callpals executed
system.cpu02.kern.callpal::rdps                   717      1.36%     85.01% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     85.01% # number of callpals executed
system.cpu02.kern.callpal::rti                   7806     14.76%     99.77% # number of callpals executed
system.cpu02.kern.callpal::callsys                 52      0.10%     99.87% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     99.87% # number of callpals executed
system.cpu02.kern.callpal::rdunique                68      0.13%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                52901                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            7885                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              6375                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              6374                      
system.cpu02.kern.mode_good::user                6375                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.808370                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.894039                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      20582883000     47.49%     47.49% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        22755172500     52.51%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     80                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         2389592                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         510.380250                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          29172570                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         2389592                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           12.208180                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.687473                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.692777                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.001343                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995494                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.996836                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        65786040                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       65786040                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      7651996                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       7651996                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     21471907                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     21471907                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        87678                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        87678                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        95931                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        95931                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     29123903                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       29123903                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     29123903                       # number of overall hits
system.cpu02.dcache.overall_hits::total      29123903                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       650955                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       650955                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      1731033                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      1731033                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         8346                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         8346                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           80                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      2381988                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      2381988                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      2381988                       # number of overall misses
system.cpu02.dcache.overall_misses::total      2381988                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      8302951                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      8302951                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     23202940                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     23202940                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        96024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        96024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        96011                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        96011                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     31505891                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     31505891                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     31505891                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     31505891                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.078400                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.078400                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.074604                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.074604                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.086916                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.086916                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000833                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000833                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.075605                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.075605                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.075605                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.075605                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1799251                       # number of writebacks
system.cpu02.dcache.writebacks::total         1799251                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          195835                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          76905619                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          195835                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          392.706202                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     1.992219                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   510.007781                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.003891                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.996109                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       167542505                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      167542505                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     83477500                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      83477500                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     83477500                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       83477500                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     83477500                       # number of overall hits
system.cpu02.icache.overall_hits::total      83477500                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       195835                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       195835                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       195835                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       195835                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       195835                       # number of overall misses
system.cpu02.icache.overall_misses::total       195835                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     83673335                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     83673335                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     83673335                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     83673335                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     83673335                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     83673335                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.002340                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002340                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.002340                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002340                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.002340                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002340                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       195835                       # number of writebacks
system.cpu02.icache.writebacks::total          195835                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     48                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      807                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    197     27.63%     27.63% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    43      6.03%     33.66% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.28%     33.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   471     66.06%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                713                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     197     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     43      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.46%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    195     44.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 437                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            41851366500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               2107000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              27637500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        41881441500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.414013                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.612903                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.39%      0.39% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 623     81.97%     82.37% # number of callpals executed
system.cpu03.kern.callpal::rdps                    89     11.71%     94.08% # number of callpals executed
system.cpu03.kern.callpal::rti                     45      5.92%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  760                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             687                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         408.740319                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10628                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             687                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           15.470160                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    92.138988                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   316.601331                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.179959                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.618362                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.798321                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           56317                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          56317                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        16301                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         16301                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        10112                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        10112                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          198                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          198                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          188                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          188                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        26413                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          26413                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        26413                       # number of overall hits
system.cpu03.dcache.overall_hits::total         26413                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          600                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          600                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          285                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          285                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           25                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           26                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          885                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          885                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          885                       # number of overall misses
system.cpu03.dcache.overall_misses::total          885                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        16901                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        16901                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        10397                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        10397                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        27298                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        27298                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        27298                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        27298                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.035501                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.035501                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.027412                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.027412                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.112108                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.112108                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.121495                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.121495                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.032420                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.032420                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.032420                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.032420                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          266                       # number of writebacks
system.cpu03.dcache.writebacks::total             266                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1133                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             63577                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1133                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           56.113857                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    44.003348                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   467.996652                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.085944                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.914056                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          162277                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         162277                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        79439                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         79439                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        79439                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          79439                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        79439                       # number of overall hits
system.cpu03.icache.overall_hits::total         79439                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1133                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1133                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1133                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1133                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1133                       # number of overall misses
system.cpu03.icache.overall_misses::total         1133                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        80572                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        80572                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        80572                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        80572                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        80572                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        80572                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.014062                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.014062                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.014062                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.014062                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.014062                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.014062                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1133                       # number of writebacks
system.cpu03.icache.writebacks::total            1133                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      919                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    252     30.25%     30.25% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    43      5.16%     35.41% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.12%     35.53% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   537     64.47%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                833                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     252     46.07%     46.07% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     43      7.86%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.18%     54.11% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    251     45.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 547                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            41855384500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               2107000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              23743000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        41881399000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.467412                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.656663                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                 745     85.14%     85.14% # number of callpals executed
system.cpu04.kern.callpal::rdps                    86      9.83%     94.97% # number of callpals executed
system.cpu04.kern.callpal::rti                     44      5.03%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  875                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements             718                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         402.721460                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              4179                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             718                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            5.820334                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   402.721460                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.786565                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.786565                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           63299                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          63299                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        19989                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         19989                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data         9922                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         9922                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          136                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          136                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          125                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          125                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        29911                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          29911                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        29911                       # number of overall hits
system.cpu04.dcache.overall_hits::total         29911                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data          861                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          861                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           92                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           25                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           27                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data          953                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          953                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data          953                       # number of overall misses
system.cpu04.dcache.overall_misses::total          953                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        20850                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        20850                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        10014                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        10014                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        30864                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        30864                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        30864                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        30864                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.041295                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.041295                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.009187                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.009187                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.155280                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.155280                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.177632                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.177632                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.030877                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.030877                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.030877                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.030877                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu04.dcache.writebacks::total             129                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             365                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             29424                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             365                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           80.613699                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.038673                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.961327                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.002029                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.997971                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          197997                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         197997                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst        98451                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         98451                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst        98451                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          98451                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst        98451                       # number of overall hits
system.cpu04.icache.overall_hits::total         98451                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst          365                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          365                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst          365                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          365                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst          365                       # number of overall misses
system.cpu04.icache.overall_misses::total          365                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst        98816                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        98816                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst        98816                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        98816                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst        98816                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        98816                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003694                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003694                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003694                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003694                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003694                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003694                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          365                       # number of writebacks
system.cpu04.icache.writebacks::total             365                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            41856638000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        41881356500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu05.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu05.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  715                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements             606                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         439.566870                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              2728                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             606                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.501650                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   439.566870                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.858529                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.858529                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           58106                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          58106                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        18526                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         18526                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data         9048                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         9048                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          139                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          139                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          120                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        27574                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          27574                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        27574                       # number of overall hits
system.cpu05.dcache.overall_hits::total         27574                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          738                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          738                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           59                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           12                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           19                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          797                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          797                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          797                       # number of overall misses
system.cpu05.dcache.overall_misses::total          797                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        19264                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        19264                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        28371                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        28371                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        28371                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        28371                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.038310                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.038310                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.006479                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.006479                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.079470                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.079470                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.136691                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.136691                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.028092                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.028092                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.028092                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.028092                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           46                       # number of writebacks
system.cpu05.dcache.writebacks::total              46                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             298                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             13497                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             298                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           45.291946                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          182132                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         182132                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        90619                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         90619                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        90619                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          90619                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        90619                       # number of overall hits
system.cpu05.icache.overall_hits::total         90619                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          298                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          298                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          298                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          298                       # number of overall misses
system.cpu05.icache.overall_misses::total          298                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        90917                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        90917                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        90917                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        90917                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        90917                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        90917                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003278                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003278                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003278                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003278                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003278                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003278                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          298                       # number of writebacks
system.cpu05.icache.writebacks::total             298                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      837                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    219     29.16%     29.16% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    43      5.73%     34.89% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.13%     35.02% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   488     64.98%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                751                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     219     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     43      8.94%     54.47% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.21%     54.68% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    218     45.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 481                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            41855901500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2107000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              23141000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        41881314000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.446721                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.640479                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 663     83.61%     83.61% # number of callpals executed
system.cpu06.kern.callpal::rdps                    86     10.84%     94.45% # number of callpals executed
system.cpu06.kern.callpal::rti                     44      5.55%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  793                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             225                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         433.227309                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              1037                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             225                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.608889                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   433.227309                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.846147                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.846147                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           43962                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          43962                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        13589                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         13589                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         7504                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         7504                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          154                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          154                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          127                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          127                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        21093                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          21093                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        21093                       # number of overall hits
system.cpu06.dcache.overall_hits::total         21093                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          327                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          327                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           57                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           14                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           25                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          384                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          384                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          384                       # number of overall misses
system.cpu06.dcache.overall_misses::total          384                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        13916                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        13916                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         7561                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         7561                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        21477                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        21477                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        21477                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        21477                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.023498                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.023498                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.007539                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.007539                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.164474                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.164474                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.017880                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.017880                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.017880                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.017880                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           69                       # number of writebacks
system.cpu06.dcache.writebacks::total              69                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             274                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             27479                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             274                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          100.288321                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          125638                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         125638                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        62408                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         62408                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        62408                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          62408                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        62408                       # number of overall hits
system.cpu06.icache.overall_hits::total         62408                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          274                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          274                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          274                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          274                       # number of overall misses
system.cpu06.icache.overall_misses::total          274                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        62682                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        62682                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        62682                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        62682                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        62682                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        62682                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.004371                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.004371                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.004371                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.004371                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.004371                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.004371                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          274                       # number of writebacks
system.cpu06.icache.writebacks::total             274                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            41856499000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        41881217500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu07.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu07.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  715                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             625                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         447.388774                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              3069                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             625                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.910400                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   447.388774                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.873806                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.873806                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           58307                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          58307                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        18555                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         18555                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         9046                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         9046                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          145                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          145                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          120                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        27601                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          27601                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        27601                       # number of overall hits
system.cpu07.dcache.overall_hits::total         27601                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          781                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          781                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           61                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           12                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           19                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          842                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          842                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          842                       # number of overall misses
system.cpu07.dcache.overall_misses::total          842                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        19336                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        19336                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        28443                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        28443                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        28443                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        28443                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.040391                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.040391                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.006698                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.006698                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.076433                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.076433                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.136691                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.136691                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.029603                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.029603                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.029603                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.029603                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           60                       # number of writebacks
system.cpu07.dcache.writebacks::total              60                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             387                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             31062                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             387                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           80.263566                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.084725                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.915275                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193525                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794756                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          182581                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         182581                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        90710                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         90710                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        90710                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          90710                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        90710                       # number of overall hits
system.cpu07.icache.overall_hits::total         90710                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          387                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          387                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          387                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          387                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          387                       # number of overall misses
system.cpu07.icache.overall_misses::total          387                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        91097                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        91097                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        91097                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        91097                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        91097                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        91097                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.004248                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.004248                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.004248                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.004248                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.004248                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.004248                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          387                       # number of writebacks
system.cpu07.icache.writebacks::total             387                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1473                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    368     34.04%     34.04% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    43      3.98%     38.02% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.09%     38.11% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   669     61.89%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               1081                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     368     47.24%     47.24% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     43      5.52%     52.76% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.13%     52.89% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    367     47.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 779                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            41634513500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2107000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              36882000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        41673667000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.548580                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.720629                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.09%      0.09% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      1.22%      1.30% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.17%      1.48% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 973     84.54%     86.01% # number of callpals executed
system.cpu08.kern.callpal::rdps                    86      7.47%     93.48% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.09%     93.57% # number of callpals executed
system.cpu08.kern.callpal::rti                     64      5.56%     99.13% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.78%     99.91% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.09%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 1151                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              79                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.265823                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.414141                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         66009000     45.21%     45.21% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           80008500     54.79%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            6160                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         484.997030                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            113938                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            6160                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           18.496429                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   484.997030                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.947260                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.947260                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          280392                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         280392                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        77761                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         77761                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        51290                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        51290                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          673                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          673                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          735                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          735                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       129051                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         129051                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       129051                       # number of overall hits
system.cpu08.dcache.overall_hits::total        129051                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         4068                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         4068                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2295                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2295                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          129                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           41                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         6363                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         6363                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         6363                       # number of overall misses
system.cpu08.dcache.overall_misses::total         6363                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        81829                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        81829                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        53585                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        53585                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          776                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          776                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       135414                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       135414                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       135414                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       135414                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.049713                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.049713                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.042829                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.042829                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.160848                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.160848                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.052835                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.052835                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.046989                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.046989                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.046989                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.046989                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3478                       # number of writebacks
system.cpu08.dcache.writebacks::total            3478                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3149                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999434                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            424372                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            3149                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          134.764052                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000620                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.998815                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000001                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999998                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          785676                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         785676                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       388113                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        388113                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       388113                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         388113                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       388113                       # number of overall hits
system.cpu08.icache.overall_hits::total        388113                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3150                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3150                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3150                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3150                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3150                       # number of overall misses
system.cpu08.icache.overall_misses::total         3150                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       391263                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       391263                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       391263                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       391263                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       391263                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       391263                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.008051                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.008051                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.008051                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.008051                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.008051                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.008051                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3149                       # number of writebacks
system.cpu08.icache.writebacks::total            3149                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     48                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1590                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    299     32.54%     32.54% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    43      4.68%     37.21% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.22%     37.43% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   575     62.57%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                919                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     299     46.65%     46.65% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     43      6.71%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.31%     53.67% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    297     46.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 641                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            41847548000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2107000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              31243500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        41881229000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.516522                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.697497                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      5.51%      5.51% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.39%      5.90% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 762     73.69%     79.59% # number of callpals executed
system.cpu09.kern.callpal::rdps                    89      8.61%     88.20% # number of callpals executed
system.cpu09.kern.callpal::rti                    112     10.83%     99.03% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.87%     99.90% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.10%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 1034                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             169                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.396450                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.567797                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1306655500     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8469000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2609                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         432.796755                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48782                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2609                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           18.697585                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     1.259977                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   431.536778                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.002461                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.842845                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.845306                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          129387                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         129387                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        37686                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         37686                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        21474                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        21474                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          580                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          580                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          575                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          575                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        59160                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          59160                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        59160                       # number of overall hits
system.cpu09.dcache.overall_hits::total         59160                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2058                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2058                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          807                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          807                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           51                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           30                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2865                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2865                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2865                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2865                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        39744                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        39744                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        22281                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        22281                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          605                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          605                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        62025                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        62025                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        62025                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        62025                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.051781                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.051781                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.036219                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.036219                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.080824                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.080824                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.049587                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.049587                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.046191                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.046191                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.046191                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.046191                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1291                       # number of writebacks
system.cpu09.dcache.writebacks::total            1291                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1890                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            149547                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1890                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           79.125397                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    36.526379                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   475.473621                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.071341                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.928659                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          419488                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         419488                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       206909                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        206909                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       206909                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         206909                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       206909                       # number of overall hits
system.cpu09.icache.overall_hits::total        206909                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1890                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1890                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1890                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1890                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1890                       # number of overall misses
system.cpu09.icache.overall_misses::total         1890                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       208799                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       208799                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       208799                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       208799                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       208799                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       208799                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.009052                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.009052                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.009052                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.009052                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.009052                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.009052                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1890                       # number of writebacks
system.cpu09.icache.writebacks::total            1890                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            41856468000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        41881186500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu10.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu10.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  715                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             657                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.229763                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              2774                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             657                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.222222                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   380.981527                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    17.248236                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.744105                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.033688                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777793                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           58595                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          58595                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        18593                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         18593                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         9060                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         9060                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          154                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          154                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          119                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          119                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        27653                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          27653                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        27653                       # number of overall hits
system.cpu10.dcache.overall_hits::total         27653                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          851                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           47                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           12                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           20                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          898                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          898                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          898                       # number of overall misses
system.cpu10.dcache.overall_misses::total          898                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        19444                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        19444                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        28551                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        28551                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        28551                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        28551                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.043767                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.043767                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005161                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005161                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.072289                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.072289                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.143885                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.143885                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.031452                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.031452                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.031452                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.031452                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu10.dcache.writebacks::total              43                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             277                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             11565                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             277                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           41.750903                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   405.016842                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    19.983158                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.791049                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.039030                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          183011                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         183011                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        91090                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         91090                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        91090                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          91090                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        91090                       # number of overall hits
system.cpu10.icache.overall_hits::total         91090                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          277                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          277                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          277                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          277                       # number of overall misses
system.cpu10.icache.overall_misses::total          277                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        91367                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        91367                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        91367                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        91367                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        91367                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        91367                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003032                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003032                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003032                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003032                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003032                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003032                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          277                       # number of writebacks
system.cpu10.icache.writebacks::total             277                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            41856425500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        41881144000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu11.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu11.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  715                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             577                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         393.045340                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              2527                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             577                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.379549                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   374.651283                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    18.394057                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.731741                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.035926                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767667                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           58602                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          58602                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        18699                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         18699                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         9063                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         9063                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          157                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          120                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        27762                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          27762                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        27762                       # number of overall hits
system.cpu11.dcache.overall_hits::total         27762                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          781                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          781                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           44                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           12                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           19                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          825                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          825                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          825                       # number of overall misses
system.cpu11.dcache.overall_misses::total          825                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        19480                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        19480                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        28587                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        28587                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        28587                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        28587                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.040092                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.040092                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004831                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004831                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.071006                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.071006                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.136691                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.136691                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.028859                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.028859                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.028859                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.028859                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu11.dcache.writebacks::total              39                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             276                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             11467                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             276                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           41.547101                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   405.932102                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    19.067898                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.792836                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.037242                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          183190                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         183190                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        91181                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         91181                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        91181                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          91181                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        91181                       # number of overall hits
system.cpu11.icache.overall_hits::total         91181                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          276                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          276                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          276                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          276                       # number of overall misses
system.cpu11.icache.overall_misses::total          276                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        91457                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        91457                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        91457                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        91457                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        91457                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        91457                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003018                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003018                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003018                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003018                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003018                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003018                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          276                       # number of writebacks
system.cpu11.icache.writebacks::total             276                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            41856383000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        41881101500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu12.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu12.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  715                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             574                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         396.314482                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              2777                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             574                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.837979                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   379.381642                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    16.932840                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.740980                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.033072                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.774052                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           58685                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          58685                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        18733                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         18733                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         9060                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         9060                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          160                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          120                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        27793                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          27793                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        27793                       # number of overall hits
system.cpu12.dcache.overall_hits::total         27793                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          783                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          783                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           47                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           12                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           19                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          830                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          830                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          830                       # number of overall misses
system.cpu12.dcache.overall_misses::total          830                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        19516                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        19516                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        28623                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        28623                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        28623                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        28623                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.040121                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.040121                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.005161                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.005161                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.069767                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.069767                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.136691                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.136691                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.028998                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.028998                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.028998                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.028998                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           47                       # number of writebacks
system.cpu12.dcache.writebacks::total              47                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             276                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             11467                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             276                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           41.547101                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   405.932097                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    19.067903                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.792836                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.037242                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          183370                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         183370                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        91271                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         91271                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        91271                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          91271                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        91271                       # number of overall hits
system.cpu12.icache.overall_hits::total         91271                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          276                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          276                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          276                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          276                       # number of overall misses
system.cpu12.icache.overall_misses::total          276                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        91547                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        91547                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        91547                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        91547                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        91547                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        91547                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003015                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003015                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003015                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003015                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003015                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003015                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          276                       # number of writebacks
system.cpu12.icache.writebacks::total             276                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            41856340500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        41881059000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu13.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu13.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  715                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             570                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         405.136097                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              2683                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             570                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.707018                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   387.656988                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    17.479109                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.757143                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.034139                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.791281                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           58775                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          58775                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        18753                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         18753                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         9062                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         9062                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          163                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          119                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          119                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        27815                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          27815                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        27815                       # number of overall hits
system.cpu13.dcache.overall_hits::total         27815                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          799                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          799                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           45                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           12                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           20                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          844                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          844                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          844                       # number of overall misses
system.cpu13.dcache.overall_misses::total          844                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        19552                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        19552                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        28659                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        28659                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        28659                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        28659                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.040865                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.040865                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004941                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004941                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.068571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.068571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.143885                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.143885                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.029450                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.029450                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.029450                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.029450                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           38                       # number of writebacks
system.cpu13.dcache.writebacks::total              38                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             276                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             11467                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             276                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           41.547101                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   405.932092                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    19.067908                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.792836                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.037242                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          183550                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         183550                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        91361                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         91361                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        91361                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          91361                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        91361                       # number of overall hits
system.cpu13.icache.overall_hits::total         91361                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          276                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          276                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          276                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          276                       # number of overall misses
system.cpu13.icache.overall_misses::total          276                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        91637                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        91637                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        91637                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        91637                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        91637                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        91637                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003012                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003012                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003012                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003012                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003012                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003012                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          276                       # number of writebacks
system.cpu13.icache.writebacks::total             276                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      759                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    173     25.71%     25.71% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    43      6.39%     32.10% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.15%     32.24% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   456     67.76%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                673                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     173     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     43     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    172     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 389                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            41856298000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              22447000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        41881016500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.377193                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.578009                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 585     81.82%     81.82% # number of callpals executed
system.cpu14.kern.callpal::rdps                    86     12.03%     93.85% # number of callpals executed
system.cpu14.kern.callpal::rti                     44      6.15%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  715                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             566                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         397.320480                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              2908                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             566                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            5.137809                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   382.325866                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    14.994614                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.746730                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.029286                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.776017                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           58858                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          58858                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        18785                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         18785                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         9062                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         9062                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          166                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          119                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          119                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        27847                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          27847                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        27847                       # number of overall hits
system.cpu14.dcache.overall_hits::total         27847                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          803                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          803                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           45                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           12                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           20                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          848                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          848                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          848                       # number of overall misses
system.cpu14.dcache.overall_misses::total          848                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        19588                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        19588                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         9107                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         9107                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        28695                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        28695                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        28695                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        28695                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.040994                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.040994                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004941                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004941                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.067416                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.067416                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.143885                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.143885                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.029552                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.029552                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.029552                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.029552                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           45                       # number of writebacks
system.cpu14.dcache.writebacks::total              45                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             276                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             11467                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             276                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           41.547101                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   405.932087                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    19.067913                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.792836                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.037242                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          183730                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         183730                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        91451                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         91451                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        91451                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          91451                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        91451                       # number of overall hits
system.cpu14.icache.overall_hits::total         91451                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          276                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          276                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          276                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          276                       # number of overall misses
system.cpu14.icache.overall_misses::total          276                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        91727                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        91727                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        91727                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        91727                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        91727                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        91727                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003009                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003009                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003009                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003009                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003009                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003009                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          276                       # number of writebacks
system.cpu14.icache.writebacks::total             276                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      785                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    184     26.32%     26.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    43      6.15%     32.47% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.29%     32.76% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   470     67.24%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                699                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     184     44.55%     44.55% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     43     10.41%     54.96% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.48%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    184     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 413                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            41855923500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              22703500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        41880929000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391489                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.590844                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 611     82.46%     82.46% # number of callpals executed
system.cpu15.kern.callpal::rdps                    86     11.61%     94.06% # number of callpals executed
system.cpu15.kern.callpal::rti                     44      5.94%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  741                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             574                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         459.468545                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              3346                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             574                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            5.829268                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   430.862759                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    28.605786                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.841529                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.055871                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.897400                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           59858                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          59858                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        19087                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         19087                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         9206                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         9206                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          172                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          121                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          121                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        28293                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          28293                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        28293                       # number of overall hits
system.cpu15.dcache.overall_hits::total         28293                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          828                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          828                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           50                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           14                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           20                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          878                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          878                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          878                       # number of overall misses
system.cpu15.dcache.overall_misses::total          878                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        19915                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        19915                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         9256                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9256                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        29171                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        29171                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        29171                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        29171                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.041577                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.041577                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.005402                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.005402                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.075269                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.075269                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.141844                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.141844                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.030098                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.030098                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.030098                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.030098                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           41                       # number of writebacks
system.cpu15.dcache.writebacks::total              41                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             273                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             11363                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             273                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           41.622711                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   411.932081                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    19.067919                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.804555                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.037242                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          186605                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         186605                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        92893                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         92893                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        92893                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          92893                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        92893                       # number of overall hits
system.cpu15.icache.overall_hits::total         92893                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          273                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          273                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          273                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          273                       # number of overall misses
system.cpu15.icache.overall_misses::total          273                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        93166                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        93166                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        93166                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        93166                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        93166                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        93166                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.002930                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002930                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.002930                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002930                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.002930                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002930                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          273                       # number of writebacks
system.cpu15.icache.writebacks::total             273                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2023                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2023                       # Transaction distribution
system.iobus.trans_dist::WriteReq              180475                       # Transaction distribution
system.iobus.trans_dist::WriteResp             180475                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  364996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        14070                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11371158                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               177780                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          372                       # number of demand (read+write) misses
system.iocache.demand_misses::total               372                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          372                       # number of overall misses
system.iocache.overall_misses::total              372                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          372                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             372                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          372                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            372                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2267501                       # number of replacements
system.l2.tags.tagsinuse                  3968.961151                       # Cycle average of tags in use
system.l2.tags.total_refs                     1054359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2267501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.464987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2795.920504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.005192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.579406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     0.411276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.090120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.046818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.194040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   117.314965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  1032.847291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     1.300502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     0.369921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     0.203297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     0.454841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.023427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     0.059986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.705135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.182837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.071698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.146612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     6.275513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     4.561292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     4.118462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     2.750938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.003496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.138827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.015470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.000908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.011994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.022918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.004084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.075880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.053501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.682598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.028641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.252160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.001532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.001005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968985                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          824                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44506073                       # Number of tag accesses
system.l2.tags.data_accesses                 44506073                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1804977                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1804977                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       119825                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           119825                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus02.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        91588                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          241                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 91962                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          250                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       137857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         1056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         1014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst          276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst          266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144078                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data          391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       116638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data          454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         1700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data          418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          443                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            124344                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data          399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          398                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       137857                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       208226                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          819                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data          468                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          292                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          452                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          208                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          360                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          463                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         1056                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         1941                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         1014                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst          276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data          411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          400                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data          418                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst          266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          231                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          443                       # number of demand (read+write) hits
system.l2.demand_hits::total                   360384                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          270                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data          399                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          250                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          398                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       137857                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       208226                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          819                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          324                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          351                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data          468                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          292                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          452                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          208                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          138                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          360                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          463                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         1056                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         1941                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         1014                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          968                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst          276                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data          411                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          276                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          400                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          276                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          425                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          276                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data          418                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst          266                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          432                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          231                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          443                       # number of overall hits
system.l2.overall_hits::total                  360384                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                555                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              277                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data      1639245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data           35                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         1933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          682                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1642254                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        57978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61665                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       540579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data          172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         1781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          544364                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          211                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data          123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data          142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        57978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data      2179824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data          207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data           84                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst           66                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           86                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2094                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3714                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          876                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1649                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           65                       # number of demand (read+write) misses
system.l2.demand_misses::total                2248283                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          211                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data          123                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data          142                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        57978                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data      2179824                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          314                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          314                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data          207                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data           84                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst           66                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data          121                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           86                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2094                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3714                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          876                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1649                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          123                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           44                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           39                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           43                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           40                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           65                       # number of overall misses
system.l2.overall_misses::total               2248283                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1804977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1804977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       119825                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       119825                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              567                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data      1730833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1734216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       195835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst          298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         3150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst          277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst          276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         205743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data          483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       657217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data          626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data          510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         3481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        668708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          481                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data          522                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       195835                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data      2388050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1133                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data          675                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst          298                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data          536                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          259                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         3150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         5655                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1890                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst          277                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          464                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          461                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst          276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          273                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          508                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2608667                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          481                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data          522                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       195835                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data      2388050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1133                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data          675                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst          298                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data          536                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          259                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         3150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         5655                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1890                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst          277                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          464                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          461                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst          276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          273                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          508                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2608667                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.966667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.885714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.978836                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.975352                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.794872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.947084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.934343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.714286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.889144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.902116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.428571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.272727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.946972                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.438669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.094203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.296055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.277140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.038356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.020134                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.240876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.069767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.664762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.463492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.003610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.036232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.153846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.299719                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.190476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.236084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.822527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.293182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.274760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.113725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.412766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.111324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.511635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.519613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.227969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.076212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.073333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.073171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.080260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.106855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814053                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.438669                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.235632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.094203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.262963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.296055                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.912805                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.277140                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.492163                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.038356                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.306667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.020134                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.156716                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.240876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.467181                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.069767                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.156648                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.664762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.656764                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.463492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.630111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.003610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.230337                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.099099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.084052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.093275                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.036232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.084746                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.153846                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.127953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861851                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.438669                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.235632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.094203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.262963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.296055                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.912805                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.277140                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.492163                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.038356                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.306667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.020134                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.156716                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.240876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.467181                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.069767                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.156648                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.664762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.656764                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.463492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.630111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.003610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.230337                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.099099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.084052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.093275                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.036232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.084746                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.153846                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.127953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861851                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1660567                       # number of writebacks
system.l2.writebacks::total                   1660567                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1651                       # Transaction distribution
system.membus.trans_dist::ReadResp             608052                       # Transaction distribution
system.membus.trans_dist::WriteReq               3067                       # Transaction distribution
system.membus.trans_dist::WriteResp              3067                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1837975                       # Transaction distribution
system.membus.trans_dist::CleanEvict           541135                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              881                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            463                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             918                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1642376                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1642168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        606401                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6700566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6710002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7242970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        14070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    250160896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    250174966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               261552886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4811745                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4811745    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4811745                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              43380                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             23291                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              66671                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             20387                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         20387                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               85093948                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            207808                       # Number of instructions committed
system.switch_cpus00.committedOps              207808                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       200057                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             13733                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        14971                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             200057                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       265233                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       156964                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               66859                       # number of memory refs
system.switch_cpus00.num_load_insts             43524                       # Number of load instructions
system.switch_cpus00.num_store_insts            23335                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     84885165.589291                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     208782.410709                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.002454                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.997546                       # Percentage of idle cycles
system.switch_cpus00.Branches                   31964                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          851      0.41%      0.41% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          131184     63.13%     63.54% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            517      0.25%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.79% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          45661     21.97%     85.76% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         23421     11.27%     97.03% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         6174      2.97%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           207808                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              19298                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              9293                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              28591                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               83763097                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             90647                       # Number of instructions committed
system.switch_cpus01.committedOps               90647                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        87438                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         7272                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              87438                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       120660                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        69922                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               28635                       # number of memory refs
system.switch_cpus01.num_load_insts             19298                       # Number of load instructions
system.switch_cpus01.num_store_insts             9337                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     83673472.549188                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     89624.450812                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001070                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998930                       # Percentage of idle cycles
system.switch_cpus01.Branches                   12586                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          413      0.46%      0.46% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           57861     63.83%     64.29% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            359      0.40%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.68% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          19589     21.61%     86.29% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          9337     10.30%     96.59% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         3088      3.41%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            90647                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            8398548                       # DTB read hits
system.switch_cpus02.dtb.read_misses             5881                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        3592397                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          23308549                       # DTB write hits
system.switch_cpus02.dtb.write_misses           17735                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      13387185                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           31707097                       # DTB hits
system.switch_cpus02.dtb.data_misses            23616                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       16979582                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          46311876                       # ITB hits
system.switch_cpus02.itb.fetch_misses             182                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      46312058                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               85094089                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          83649719                       # Number of instructions committed
system.switch_cpus02.committedOps            83649719                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     76254112                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         5354                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            758918                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      6672905                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           76254112                       # number of integer instructions
system.switch_cpus02.num_fp_insts                5354                       # number of float instructions
system.switch_cpus02.num_int_register_reads    111612605                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     44727672                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         1178                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         1197                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            31732653                       # number of memory refs
system.switch_cpus02.num_load_insts           8406069                       # Number of load instructions
system.switch_cpus02.num_store_insts         23326584                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     1009426.619772                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     84084662.380228                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.988138                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.011862                       # Percentage of idle cycles
system.switch_cpus02.Branches                 7613898                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      7021514      8.39%      8.39% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        44206395     52.83%     61.22% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          59813      0.07%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          3214      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt            50      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            16      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     61.30% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        8533353     10.20%     71.50% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      23337255     27.89%     99.39% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       511724      0.61%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         83673335                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              17111                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             24                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             10666                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              27777                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             24                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              9682                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          9682                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               83762931                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             80570                       # Number of instructions committed
system.switch_cpus03.committedOps               80570                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        77183                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              3454                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         6055                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              77183                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads       105252                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        59591                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               27850                       # number of memory refs
system.switch_cpus03.num_load_insts             17130                       # Number of load instructions
system.switch_cpus03.num_store_insts            10720                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     83683276.849753                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     79654.150247                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000951                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999049                       # Percentage of idle cycles
system.switch_cpus03.Branches                   11037                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          596      0.74%      0.74% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           48139     59.75%     60.49% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            266      0.33%     60.82% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     60.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.01%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          17529     21.76%     82.59% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         10724     13.31%     95.90% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         3307      4.10%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            80572                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              21011                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             10216                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              31227                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             10525                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         10525                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               83762842                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts             98816                       # Number of instructions committed
system.switch_cpus04.committedOps               98816                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses        95237                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              3912                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts         7816                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts              95237                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads       131335                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes        76224                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               31271                       # number of memory refs
system.switch_cpus04.num_load_insts             21011                       # Number of load instructions
system.switch_cpus04.num_store_insts            10260                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     83665137.075149                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     97704.924851                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001166                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998834                       # Percentage of idle cycles
system.switch_cpus04.Branches                   13623                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass          403      0.41%      0.41% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           62733     63.48%     63.89% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            363      0.37%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     64.26% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          21329     21.58%     85.84% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         10260     10.38%     96.23% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3728      3.77%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total            98816                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              19415                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits              9302                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              28717                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               83762757                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             90917                       # Number of instructions committed
system.switch_cpus05.committedOps               90917                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        87699                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         7398                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              87699                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads       120930                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        70057                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               28761                       # number of memory refs
system.switch_cpus05.num_load_insts             19415                       # Number of load instructions
system.switch_cpus05.num_store_insts             9346                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     83672865.830173                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     89891.169827                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001073                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998927                       # Percentage of idle cycles
system.switch_cpus05.Branches                   12721                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          413      0.45%      0.45% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           58005     63.80%     64.25% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            359      0.39%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.65% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          19706     21.67%     86.32% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite          9346     10.28%     96.60% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         3088      3.40%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            90917                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              14084                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              7770                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              21854                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits              9787                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses          9787                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               83762672                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             62682                       # Number of instructions committed
system.switch_cpus06.committedOps               62682                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        59710                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              2656                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         4197                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              59710                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads        80856                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        47342                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               21898                       # number of memory refs
system.switch_cpus06.num_load_insts             14084                       # Number of load instructions
system.switch_cpus06.num_store_insts             7814                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     83700710.830215                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     61961.169785                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000740                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999260                       # Percentage of idle cycles
system.switch_cpus06.Branches                    8259                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          377      0.60%      0.60% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           36480     58.20%     58.80% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            219      0.35%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          14392     22.96%     82.11% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          7814     12.47%     94.58% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         3400      5.42%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            62682                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              19493                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              9308                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              28801                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               83762479                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             91097                       # Number of instructions committed
system.switch_cpus07.committedOps               91097                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        87873                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         7482                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              87873                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads       121110                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        70147                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               28845                       # number of memory refs
system.switch_cpus07.num_load_insts             19493                       # Number of load instructions
system.switch_cpus07.num_store_insts             9352                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     83672410.073900                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     90068.926100                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001075                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998925                       # Percentage of idle cycles
system.switch_cpus07.Branches                   12811                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          413      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           58101     63.78%     64.23% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            359      0.39%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.63% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          19784     21.72%     86.34% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          9352     10.27%     96.61% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         3088      3.39%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            91097                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              82501                       # DTB read hits
system.switch_cpus08.dtb.read_misses              129                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          34699                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             54404                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         20412                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             136905                       # DTB hits
system.switch_cpus08.dtb.data_misses              147                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          55111                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            173415                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        173536                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               83346931                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            391106                       # Number of instructions committed
system.switch_cpus08.committedOps              391106                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       378313                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          385                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             11559                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        39961                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             378313                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 385                       # number of float instructions
system.switch_cpus08.num_int_register_reads       518693                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       279373                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              137279                       # number of memory refs
system.switch_cpus08.num_load_insts             82760                       # Number of load instructions
system.switch_cpus08.num_store_insts            54519                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     82961740.953078                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     385190.046922                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.004622                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.995378                       # Percentage of idle cycles
system.switch_cpus08.Branches                   55641                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         5835      1.49%      1.49% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          238784     61.03%     62.52% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            545      0.14%     62.66% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.66% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          84066     21.49%     84.16% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         54800     14.01%     98.16% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         7184      1.84%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           391263                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              39838                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1937                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             22863                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           956                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              62701                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2893                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             33070                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         33195                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               83762506                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            208413                       # Number of instructions committed
system.switch_cpus09.committedOps              208413                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       200154                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              5612                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        23067                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             200154                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       266230                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       152440                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               63844                       # number of memory refs
system.switch_cpus09.num_load_insts             40717                       # Number of load instructions
system.switch_cpus09.num_store_insts            23127                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     83555887.403442                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     206618.596558                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.002467                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.997533                       # Percentage of idle cycles
system.switch_cpus09.Branches                   31139                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         3175      1.52%      1.52% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          130369     62.44%     63.96% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            364      0.17%     64.13% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     64.13% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     64.15% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          42070     20.15%     84.30% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         23149     11.09%     95.38% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         9637      4.62%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           208799                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              19610                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              9317                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              28927                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               83762417                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             91367                       # Number of instructions committed
system.switch_cpus10.committedOps               91367                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        88134                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         7608                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              88134                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads       121380                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        70282                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               28971                       # number of memory refs
system.switch_cpus10.num_load_insts             19610                       # Number of load instructions
system.switch_cpus10.num_store_insts             9361                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     83672081.058845                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     90335.941155                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001078                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998922                       # Percentage of idle cycles
system.switch_cpus10.Branches                   12946                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          413      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           58245     63.75%     64.20% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            359      0.39%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          19901     21.78%     86.37% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          9361     10.25%     96.62% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         3088      3.38%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            91367                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              19649                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              9320                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              28969                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               83762332                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             91457                       # Number of instructions committed
system.switch_cpus11.committedOps               91457                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        88221                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         7650                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              88221                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads       121470                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        70327                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               29013                       # number of memory refs
system.switch_cpus11.num_load_insts             19649                       # Number of load instructions
system.switch_cpus11.num_store_insts             9364                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     83671907.123366                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     90424.876634                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001080                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998920                       # Percentage of idle cycles
system.switch_cpus11.Branches                   12991                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          413      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           58293     63.74%     64.19% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            359      0.39%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.58% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          19940     21.80%     86.38% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          9364     10.24%     96.62% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         3088      3.38%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            91457                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              19688                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              9323                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              29011                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               83762247                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             91547                       # Number of instructions committed
system.switch_cpus12.committedOps               91547                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        88308                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         7692                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              88308                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads       121560                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        70372                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               29055                       # number of memory refs
system.switch_cpus12.num_load_insts             19688                       # Number of load instructions
system.switch_cpus12.num_store_insts             9367                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     83671733.188067                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     90513.811933                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001081                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998919                       # Percentage of idle cycles
system.switch_cpus12.Branches                   13036                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          413      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           58341     63.73%     64.18% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            359      0.39%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.57% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          19979     21.82%     86.39% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          9367     10.23%     96.63% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         3088      3.37%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            91547                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              19727                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              9326                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              29053                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               83762162                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             91637                       # Number of instructions committed
system.switch_cpus13.committedOps               91637                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        88395                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         7734                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              88395                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads       121650                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        70417                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               29097                       # number of memory refs
system.switch_cpus13.num_load_insts             19727                       # Number of load instructions
system.switch_cpus13.num_store_insts             9370                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     83671559.252948                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     90602.747052                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001082                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998918                       # Percentage of idle cycles
system.switch_cpus13.Branches                   13081                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          413      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           58389     63.72%     64.17% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            359      0.39%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          20018     21.84%     86.41% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          9370     10.23%     96.63% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         3088      3.37%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            91637                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              19766                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              9329                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              29095                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              9085                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          9085                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               83762077                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             91727                       # Number of instructions committed
system.switch_cpus14.committedOps               91727                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        88482                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              3612                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         7776                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              88482                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads       121740                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        70462                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               29139                       # number of memory refs
system.switch_cpus14.num_load_insts             19766                       # Number of load instructions
system.switch_cpus14.num_store_insts             9373                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     83671385.318011                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     90691.681989                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001083                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998917                       # Percentage of idle cycles
system.switch_cpus14.Branches                   13126                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          413      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           58437     63.71%     64.16% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            359      0.39%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.55% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          20057     21.87%     86.42% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          9373     10.22%     96.63% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         3088      3.37%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            91727                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              20101                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              9483                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              29584                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              9319                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          9319                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               83761902                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             93166                       # Number of instructions committed
system.switch_cpus15.committedOps               93166                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        89871                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              3660                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         7925                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              89871                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads       123573                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        71547                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               29628                       # number of memory refs
system.switch_cpus15.num_load_insts             20101                       # Number of load instructions
system.switch_cpus15.num_store_insts             9527                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     83669787.069580                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     92114.930420                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001100                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998900                       # Percentage of idle cycles
system.switch_cpus15.Branches                   13361                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          391      0.42%      0.42% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           59297     63.65%     64.07% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            359      0.39%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.45% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          20399     21.90%     86.35% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          9528     10.23%     96.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         3192      3.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            93166                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5228333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2476218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       298973                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          66745                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        25649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        41096                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1651                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            882668                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3067                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1804977                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       119825                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          528668                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             807                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1734424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1734424                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        205743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       675274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         3490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       508144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      7113051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         2255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         8108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        17961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         7958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7696342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        39168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        52446                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        49888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     19987776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side    268131096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        95040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        71612                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        24000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        69088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        19072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        53472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        21312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        28320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        57248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       317312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       633064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       179072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       266364                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        17792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        59616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        54816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        55648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        55840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        17728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        56608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        19072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        58144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              290589622                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2623061                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7856112                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.280696                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.666499                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7467317     95.05%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  71017      0.90%     95.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46578      0.59%     96.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 100248      1.28%     97.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15501      0.20%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  31114      0.40%     98.42% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  14321      0.18%     98.60% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  11218      0.14%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   6426      0.08%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   2857      0.04%     98.86% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  6423      0.08%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1921      0.02%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  3960      0.05%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  4327      0.06%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  4065      0.05%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 66028      0.84%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  2791      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7856112                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.277717                       # Number of seconds simulated
sim_ticks                                277717386500                       # Number of ticks simulated
final_tick                               2587953727000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1518963                       # Simulator instruction rate (inst/s)
host_op_rate                                  1518963                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              120253422                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835916                       # Number of bytes of host memory used
host_seconds                                  2309.43                       # Real time elapsed on the host
sim_insts                                  3507945283                       # Number of instructions simulated
sim_ops                                    3507945283                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst      5734528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data     48897280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst      3060864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data     28249472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      1983104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     18581632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst      5156736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data     41006720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst      3981696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data     43946048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst      3650112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data     36203008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst      4757120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data     47901504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst      2304960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data     33494272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst      6214272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data     56664512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst      3805632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data     43667648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst      3508800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data     35138624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst      2556480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data     39434688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst      3417600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data     46875200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst      3804352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data     51036480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst      3228992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data     38984768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst      5665536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data     52792768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          725705408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst      5734528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst      3060864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      1983104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst      5156736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst      3981696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst      3650112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst      4757120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst      2304960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst      6214272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst      3805632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst      3508800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst      2556480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst      3417600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst      3804352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst      3228992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst      5665536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      62830784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    520319040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       520319040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst        89602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data       764020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst        47826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data       441398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        30986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       290338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst        80574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data       640730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst        62214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       686657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst        57033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       565672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst        74330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data       748461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst        36015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data       523348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst        97098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data       885383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst        59463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data       682307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst        54825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data       549041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst        39945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data       616167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst        53400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data       732425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst        59443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data       797445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst        50453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data       609137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst        88524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data       824887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11339147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8129985                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8129985                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst     20648790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data    176068487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst     11021507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data    101720214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      7140727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     66908422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst     18568287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data    147656294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst     14337223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    158240176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     13143261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    130359170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst     17129356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data    172482914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      8299660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data    120605600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst     22376244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data    204036603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst     13703254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data    157237718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst     12634427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data    126526554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst      9205329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data    141995748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst     12306035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data    168787416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst     13698645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data    183771281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst     11626899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data    140375684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst     20400365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data    190095293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2613107581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst     20648790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst     11021507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      7140727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst     18568287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst     14337223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     13143261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst     17129356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      8299660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst     22376244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst     13703254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst     12634427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst      9205329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst     12306035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst     13698645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst     11626899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst     20400365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        226240009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1873555871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1873555871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1873555871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst     20648790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data    176068487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst     11021507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data    101720214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      7140727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     66908422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst     18568287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data    147656294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst     14337223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    158240176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     13143261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    130359170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst     17129356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data    172482914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      8299660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data    120605600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst     22376244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data    204036603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst     13703254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data    157237718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst     12634427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data    126526554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst      9205329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data    141995748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst     12306035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data    168787416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst     13698645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data    183771281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst     11626899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data    140375684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst     20400365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data    190095293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4486663452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    783                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    63943                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   6429     37.21%     37.21% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    20      0.12%     37.32% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   285      1.65%     38.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                  1593      9.22%     48.19% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  8951     51.81%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              17278                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    6429     45.59%     45.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     20      0.14%     45.73% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    285      2.02%     47.75% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                   1593     11.30%     59.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   5776     40.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               14103                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           276199887000     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1500000      0.00%     99.48% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              13965000      0.01%     99.48% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             294012500      0.11%     99.59% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1146061000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       277655425500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.645291                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.816240                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        3      2.08%      2.08% # number of syscalls executed
system.cpu00.kern.syscall::74                      10      6.94%      9.03% # number of syscalls executed
system.cpu00.kern.syscall::75                     131     90.97%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                  144                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                2181      8.66%      8.66% # number of callpals executed
system.cpu00.kern.callpal::swpctx                1845      7.33%     15.99% # number of callpals executed
system.cpu00.kern.callpal::tbi                     11      0.04%     16.04% # number of callpals executed
system.cpu00.kern.callpal::swpipl               12474     49.55%     65.59% # number of callpals executed
system.cpu00.kern.callpal::rdps                   771      3.06%     68.65% # number of callpals executed
system.cpu00.kern.callpal::rti                   2921     11.60%     80.25% # number of callpals executed
system.cpu00.kern.callpal::callsys                325      1.29%     81.54% # number of callpals executed
system.cpu00.kern.callpal::imb                     11      0.04%     81.59% # number of callpals executed
system.cpu00.kern.callpal::rdunique              4635     18.41%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                25174                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            4764                       # number of protection mode switches
system.cpu00.kern.mode_switch::user              2070                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel              2070                      
system.cpu00.kern.mode_good::user                2070                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.434509                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.605795                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     203456851500     62.20%     62.20% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       123656585000     37.80%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   1845                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         1371084                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         460.847080                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          68456449                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         1371084                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           49.928705                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    20.308646                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   440.538434                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.039665                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.860427                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.900092                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          441                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       140923319                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      140923319                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     48266212                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      48266212                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     20031389                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     20031389                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        25011                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        25011                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        26006                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        26006                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     68297601                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       68297601                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     68297601                       # number of overall hits
system.cpu00.dcache.overall_hits::total      68297601                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      1064878                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1064878                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data       330661                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       330661                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         9868                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         9868                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         7827                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         7827                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      1395539                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1395539                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      1395539                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1395539                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     49331090                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     49331090                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     20362050                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     20362050                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        34879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        34879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        33833                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        33833                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     69693140                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     69693140                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     69693140                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     69693140                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.021586                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.021586                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.016239                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.016239                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.282921                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.282921                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.231342                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.231342                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.020024                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.020024                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.020024                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.020024                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks      1080557                       # number of writebacks
system.cpu00.dcache.writebacks::total         1080557                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          178880                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         251328057                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          178880                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1405.009263                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    31.381215                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   480.618785                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.061291                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.938709                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          437                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       506395810                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      506395810                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    252929585                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     252929585                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    252929585                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      252929585                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    252929585                       # number of overall hits
system.cpu00.icache.overall_hits::total     252929585                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       178880                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       178880                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       178880                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       178880                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       178880                       # number of overall misses
system.cpu00.icache.overall_misses::total       178880                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    253108465                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    253108465                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    253108465                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    253108465                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    253108465                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    253108465                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000707                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000707                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000707                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000707                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000707                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000707                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       178880                       # number of writebacks
system.cpu00.icache.writebacks::total          178880                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   1419                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    30181                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   3475     34.37%     34.37% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   285      2.82%     37.19% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  1655     16.37%     53.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  4695     46.44%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              10110                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    3475     45.42%     45.42% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    285      3.73%     49.14% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   1655     21.63%     70.78% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   2236     29.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                7651                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           277359933500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              13965000      0.01%     99.66% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             316354000      0.11%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             630188500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       278320441000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.476251                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.756775                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1     11.11%     11.11% # number of syscalls executed
system.cpu01.kern.syscall::74                       7     77.78%     88.89% # number of syscalls executed
system.cpu01.kern.syscall::75                       1     11.11%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    9                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                 166      1.36%      1.36% # number of callpals executed
system.cpu01.kern.callpal::swpctx                1548     12.72%     14.08% # number of callpals executed
system.cpu01.kern.callpal::tbi                     10      0.08%     14.16% # number of callpals executed
system.cpu01.kern.callpal::swpipl                6096     50.08%     64.25% # number of callpals executed
system.cpu01.kern.callpal::rdps                   617      5.07%     69.31% # number of callpals executed
system.cpu01.kern.callpal::rti                   2081     17.10%     86.41% # number of callpals executed
system.cpu01.kern.callpal::callsys                 92      0.76%     87.17% # number of callpals executed
system.cpu01.kern.callpal::imb                     10      0.08%     87.25% # number of callpals executed
system.cpu01.kern.callpal::rdunique              1552     12.75%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                12172                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            1188                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               633                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              2441                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               738                      
system.cpu01.kern.mode_good::user                 633                      
system.cpu01.kern.mode_good::idle                 105                      
system.cpu01.kern.mode_switch_good::kernel     0.621212                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.043015                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.346316                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        707313000      0.27%      0.27% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        84735524500     32.19%     32.46% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       177798273500     67.54%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   1548                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements          871344                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         437.349294                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          47268607                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          871344                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           54.247928                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2345906563500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    32.244574                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   405.104720                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.062978                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.791220                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.854198                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        97540112                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       97540112                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     34241830                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      34241830                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     13167040                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     13167040                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        11861                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        11861                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        10818                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        10818                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     47408870                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       47408870                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     47408870                       # number of overall hits
system.cpu01.dcache.overall_hits::total      47408870                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data       653674                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       653674                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       232283                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       232283                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         4301                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         4301                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         4852                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4852                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data       885957                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       885957                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data       885957                       # number of overall misses
system.cpu01.dcache.overall_misses::total       885957                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     34895504                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     34895504                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     13399323                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     13399323                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        16162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        16162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        15670                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        15670                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     48294827                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     48294827                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     48294827                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     48294827                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.018732                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.018732                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.017335                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.017335                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.266118                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.266118                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.309636                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.309636                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.018345                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.018345                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.018345                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.018345                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       720684                       # number of writebacks
system.cpu01.dcache.writebacks::total          720684                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           95992                       # number of replacements
system.cpu01.icache.tags.tagsinuse         510.590185                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         177075005                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           95992                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1844.685026                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2345730400500                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    71.173081                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   439.417104                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.139010                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.858237                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.997246                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       343917713                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      343917713                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    171814846                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     171814846                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    171814846                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      171814846                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    171814846                       # number of overall hits
system.cpu01.icache.overall_hits::total     171814846                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        96007                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        96007                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        96007                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        96007                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        96007                       # number of overall misses
system.cpu01.icache.overall_misses::total        96007                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    171910853                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    171910853                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    171910853                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    171910853                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    171910853                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    171910853                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000558                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000558                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000558                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000558                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000558                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000558                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        95992                       # number of writebacks
system.cpu01.icache.writebacks::total           95992                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1454                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    43041                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   6229     37.54%     37.54% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   285      1.72%     39.26% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                  1779     10.72%     49.98% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  8300     50.02%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              16593                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    6229     47.07%     47.07% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    285      2.15%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                   1779     13.44%     62.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   4940     37.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               13233                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           275747963500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              13965000      0.01%     99.32% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             333629000      0.12%     99.44% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1559580500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       277655138000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.595181                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.797505                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        3      2.52%      2.52% # number of syscalls executed
system.cpu02.kern.syscall::17                       2      1.68%      4.20% # number of syscalls executed
system.cpu02.kern.syscall::71                      41     34.45%     38.66% # number of syscalls executed
system.cpu02.kern.syscall::73                       8      6.72%     45.38% # number of syscalls executed
system.cpu02.kern.syscall::74                      65     54.62%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  119                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1355      5.56%      5.56% # number of callpals executed
system.cpu02.kern.callpal::swpctx                2242      9.20%     14.76% # number of callpals executed
system.cpu02.kern.callpal::tbi                     12      0.05%     14.80% # number of callpals executed
system.cpu02.kern.callpal::swpipl               11844     48.58%     63.39% # number of callpals executed
system.cpu02.kern.callpal::rdps                   649      2.66%     66.05% # number of callpals executed
system.cpu02.kern.callpal::rti                   2700     11.08%     77.13% # number of callpals executed
system.cpu02.kern.callpal::callsys                488      2.00%     79.13% # number of callpals executed
system.cpu02.kern.callpal::imb                     12      0.05%     79.18% # number of callpals executed
system.cpu02.kern.callpal::rdunique              5076     20.82%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                24378                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            4943                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1195                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1196                      
system.cpu02.kern.mode_good::user                1195                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.241958                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.389541                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      80847505000     49.72%     49.72% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        81742026500     50.28%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   2242                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          454617                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         442.978644                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          31238698                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          454617                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           68.714320                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   442.978644                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.865193                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.865193                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        64070449                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       64070449                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     26508071                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      26508071                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      4727872                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      4727872                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        21160                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        21160                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        21057                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        21057                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     31235943                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       31235943                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     31235943                       # number of overall hits
system.cpu02.dcache.overall_hits::total      31235943                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       330686                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       330686                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       162199                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       162199                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         9866                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         9866                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         8824                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         8824                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       492885                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       492885                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       492885                       # number of overall misses
system.cpu02.dcache.overall_misses::total       492885                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     26838757                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     26838757                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      4890071                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      4890071                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        31026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        31026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        29881                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        29881                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     31728828                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     31728828                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     31728828                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     31728828                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.012321                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.012321                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.033169                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.033169                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.317991                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.317991                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.295305                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.295305                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.015534                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.015534                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.015534                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.015534                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       269810                       # number of writebacks
system.cpu02.dcache.writebacks::total          269810                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          111352                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         173722178                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          111352                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1560.117268                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       338248216                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      338248216                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    168957080                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     168957080                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    168957080                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      168957080                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    168957080                       # number of overall hits
system.cpu02.icache.overall_hits::total     168957080                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       111352                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       111352                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       111352                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       111352                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       111352                       # number of overall misses
system.cpu02.icache.overall_misses::total       111352                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    169068432                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    169068432                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    169068432                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    169068432                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    169068432                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    169068432                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000659                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000659                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000659                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000659                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000659                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000659                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       111352                       # number of writebacks
system.cpu02.icache.writebacks::total          111352                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    903                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    68160                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   7154     38.65%     38.65% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   285      1.54%     40.19% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                  1678      9.07%     49.26% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  9392     50.74%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              18509                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    7154     46.14%     46.14% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    285      1.84%     47.98% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                   1678     10.82%     58.80% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   6387     41.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               15504                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           276575908000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              13965000      0.01%     99.38% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             307124000      0.11%     99.49% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            1423502500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       278320499500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.680047                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.837647                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        4      2.78%      2.78% # number of syscalls executed
system.cpu03.kern.syscall::17                       1      0.69%      3.47% # number of syscalls executed
system.cpu03.kern.syscall::71                       1      0.69%      4.17% # number of syscalls executed
system.cpu03.kern.syscall::74                      26     18.06%     22.22% # number of syscalls executed
system.cpu03.kern.syscall::75                     112     77.78%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                  144                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                2272      7.82%      7.82% # number of callpals executed
system.cpu03.kern.callpal::swpctx                2256      7.76%     15.58% # number of callpals executed
system.cpu03.kern.callpal::tbi                     12      0.04%     15.62% # number of callpals executed
system.cpu03.kern.callpal::swpipl               13409     46.14%     61.77% # number of callpals executed
system.cpu03.kern.callpal::rdps                   741      2.55%     64.32% # number of callpals executed
system.cpu03.kern.callpal::rti                   3159     10.87%     75.19% # number of callpals executed
system.cpu03.kern.callpal::callsys                577      1.99%     77.17% # number of callpals executed
system.cpu03.kern.callpal::imb                     12      0.04%     77.21% # number of callpals executed
system.cpu03.kern.callpal::rdunique              6622     22.79%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                29060                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            5415                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              2192                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              2192                      
system.cpu03.kern.mode_good::user                2192                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.404801                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.576311                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     212893725000     66.55%     66.55% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       107006404000     33.45%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                   2256                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         1082208                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         463.675596                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          53389851                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         1082208                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           49.334186                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.051774                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   463.623822                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000101                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.905515                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.905616                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       110296226                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      110296226                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     37260173                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      37260173                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     16130959                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     16130959                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        28776                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        28776                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        29868                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        29868                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     53391132                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       53391132                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     53391132                       # number of overall hits
system.cpu03.dcache.overall_hits::total      53391132                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data       798798                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       798798                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data       318970                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       318970                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data        11297                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        11297                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         9188                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         9188                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      1117768                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1117768                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      1117768                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1117768                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     38058971                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     38058971                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     16449929                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     16449929                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        40073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        40073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        39056                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        39056                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     54508900                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     54508900                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     54508900                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     54508900                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.020988                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.020988                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.019390                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.019390                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.281911                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.281911                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.235252                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.235252                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.020506                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.020506                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.020506                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.020506                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       851148                       # number of writebacks
system.cpu03.dcache.writebacks::total          851148                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          191381                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         216590868                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          191381                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1131.726075                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.860098                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.139902                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.001680                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.998320                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          400                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       440766531                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      440766531                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    220096194                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     220096194                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    220096194                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      220096194                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    220096194                       # number of overall hits
system.cpu03.icache.overall_hits::total     220096194                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       191381                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       191381                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       191381                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       191381                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       191381                       # number of overall misses
system.cpu03.icache.overall_misses::total       191381                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    220287575                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    220287575                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    220287575                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    220287575                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    220287575                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    220287575                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000869                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000869                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000869                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000869                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000869                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000869                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       191381                       # number of writebacks
system.cpu03.icache.writebacks::total          191381                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   1156                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    60384                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   8485     40.97%     40.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   285      1.38%     42.35% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                  1660      8.02%     50.36% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 10280     49.64%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              20710                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    8485     47.39%     47.39% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    285      1.59%     48.98% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                   1660      9.27%     58.25% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   7476     41.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               17906                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           276445769500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              13965000      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30             305792500      0.11%     99.44% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            1554957500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       278320484500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.727237                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.864606                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        4      2.17%      2.17% # number of syscalls executed
system.cpu04.kern.syscall::73                       1      0.54%      2.72% # number of syscalls executed
system.cpu04.kern.syscall::74                      15      8.15%     10.87% # number of syscalls executed
system.cpu04.kern.syscall::75                     164     89.13%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  184                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                2837      9.47%      9.47% # number of callpals executed
system.cpu04.kern.callpal::swpctx                2210      7.38%     16.85% # number of callpals executed
system.cpu04.kern.callpal::tbi                     12      0.04%     16.89% # number of callpals executed
system.cpu04.kern.callpal::swpipl               15292     51.05%     67.94% # number of callpals executed
system.cpu04.kern.callpal::rdps                   803      2.68%     70.62% # number of callpals executed
system.cpu04.kern.callpal::rti                   3482     11.62%     82.24% # number of callpals executed
system.cpu04.kern.callpal::callsys                478      1.60%     83.84% # number of callpals executed
system.cpu04.kern.callpal::imb                     12      0.04%     83.88% # number of callpals executed
system.cpu04.kern.callpal::rdunique              4830     16.12%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                29956                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            5692                       # number of protection mode switches
system.cpu04.kern.mode_switch::user              2276                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel              2276                      
system.cpu04.kern.mode_good::user                2276                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.399859                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.571285                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     168913510500     62.73%     62.73% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       100378393500     37.27%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                   2210                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          966014                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         482.657274                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          51110482                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          966014                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           52.908635                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   482.657274                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.942690                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.942690                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       105413334                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      105413334                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     37848705                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      37848705                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     13279935                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     13279935                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        28887                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        28887                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        29745                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        29745                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     51128640                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       51128640                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     51128640                       # number of overall hits
system.cpu04.dcache.overall_hits::total      51128640                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       703484                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       703484                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data       295306                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       295306                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data        11151                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total        11151                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         9384                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         9384                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       998790                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       998790                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       998790                       # number of overall misses
system.cpu04.dcache.overall_misses::total       998790                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     38552189                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     38552189                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     13575241                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     13575241                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        40038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        40038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        39129                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        39129                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     52127430                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     52127430                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     52127430                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     52127430                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.018248                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.018248                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.021753                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.021753                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.278510                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.278510                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.239822                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.239822                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.019161                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.019161                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.019161                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.019161                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       710169                       # number of writebacks
system.cpu04.dcache.writebacks::total          710169                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          158277                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         206064834                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          158277                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1301.925321                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.006048                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.993952                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000012                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999988                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       417393933                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      417393933                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    208459551                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     208459551                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    208459551                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      208459551                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    208459551                       # number of overall hits
system.cpu04.icache.overall_hits::total     208459551                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       158277                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       158277                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       158277                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       158277                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       158277                       # number of overall misses
system.cpu04.icache.overall_misses::total       158277                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    208617828                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    208617828                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    208617828                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    208617828                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    208617828                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    208617828                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000759                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000759                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000759                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000759                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000759                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000759                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       158277                       # number of writebacks
system.cpu04.icache.writebacks::total          158277                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   1315                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    50980                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   5957     36.37%     36.37% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   285      1.74%     38.11% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                  1815     11.08%     49.19% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  8322     50.81%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              16379                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    5957     46.34%     46.34% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    285      2.22%     48.56% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                   1815     14.12%     62.68% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   4797     37.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               12854                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           276353142500     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              13965000      0.01%     99.28% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30             333618000      0.12%     99.40% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            1681912000      0.60%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       278382637500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.576424                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.784785                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        7      7.69%      7.69% # number of syscalls executed
system.cpu05.kern.syscall::17                       2      2.20%      9.89% # number of syscalls executed
system.cpu05.kern.syscall::71                      11     12.09%     21.98% # number of syscalls executed
system.cpu05.kern.syscall::73                      43     47.25%     69.23% # number of syscalls executed
system.cpu05.kern.syscall::74                      28     30.77%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   91                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                1312      5.57%      5.57% # number of callpals executed
system.cpu05.kern.callpal::swpctx                2347      9.97%     15.55% # number of callpals executed
system.cpu05.kern.callpal::tbi                     12      0.05%     15.60% # number of callpals executed
system.cpu05.kern.callpal::swpipl               11678     49.61%     65.21% # number of callpals executed
system.cpu05.kern.callpal::rdps                   694      2.95%     68.16% # number of callpals executed
system.cpu05.kern.callpal::rti                   2631     11.18%     79.34% # number of callpals executed
system.cpu05.kern.callpal::callsys                383      1.63%     80.96% # number of callpals executed
system.cpu05.kern.callpal::imb                     12      0.05%     81.01% # number of callpals executed
system.cpu05.kern.callpal::rdunique              4469     18.99%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                23538                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            4977                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              1239                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              1238                      
system.cpu05.kern.mode_good::user                1239                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.248744                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.398488                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     240618010000     75.04%     75.04% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        80032628500     24.96%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                   2347                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          839895                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         465.057879                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          42724999                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          839895                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           50.869453                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   465.057879                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.908316                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.908316                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        88039545                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       88039545                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     30059124                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      30059124                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     12584769                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     12584769                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        21524                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        21524                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        21078                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        21078                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     42643893                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       42643893                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     42643893                       # number of overall hits
system.cpu05.dcache.overall_hits::total      42643893                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       659839                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       659839                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       218483                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       218483                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         9200                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         9200                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         8766                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         8766                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       878322                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       878322                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       878322                       # number of overall misses
system.cpu05.dcache.overall_misses::total       878322                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     30718963                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     30718963                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     12803252                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     12803252                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        30724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        30724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        29844                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        29844                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     43522215                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     43522215                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     43522215                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     43522215                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.021480                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.021480                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.017065                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.017065                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.299440                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.299440                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.293727                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.293727                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.020181                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.020181                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.020181                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.020181                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       630171                       # number of writebacks
system.cpu05.dcache.writebacks::total          630171                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          149739                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         163931792                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          149739                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1094.783537                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     0.572420                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   511.427580                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.001118                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.998882                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       332042963                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      332042963                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    165796873                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     165796873                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    165796873                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      165796873                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    165796873                       # number of overall hits
system.cpu05.icache.overall_hits::total     165796873                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       149739                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       149739                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       149739                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       149739                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       149739                       # number of overall misses
system.cpu05.icache.overall_misses::total       149739                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    165946612                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    165946612                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    165946612                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    165946612                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    165946612                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    165946612                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000902                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000902                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000902                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000902                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000902                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000902                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       149739                       # number of writebacks
system.cpu05.icache.writebacks::total          149739                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   1294                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    51686                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   6614     37.91%     37.91% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   285      1.63%     39.54% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                  1809     10.37%     49.91% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  8739     50.09%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              17447                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    6614     46.74%     46.74% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    285      2.01%     48.76% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                   1809     12.78%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   5442     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               14150                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           276183217500     99.23%     99.23% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              13965000      0.01%     99.24% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30             331063500      0.12%     99.36% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            1792223500      0.64%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       278320469500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.622726                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.811028                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        3      3.45%      3.45% # number of syscalls executed
system.cpu06.kern.syscall::17                      11     12.64%     16.09% # number of syscalls executed
system.cpu06.kern.syscall::74                      35     40.23%     56.32% # number of syscalls executed
system.cpu06.kern.syscall::75                      38     43.68%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   87                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                1475      6.61%      6.61% # number of callpals executed
system.cpu06.kern.callpal::swpctx                2358     10.57%     17.17% # number of callpals executed
system.cpu06.kern.callpal::tbi                     12      0.05%     17.23% # number of callpals executed
system.cpu06.kern.callpal::swpipl               12447     55.77%     73.00% # number of callpals executed
system.cpu06.kern.callpal::rdps                   705      3.16%     76.16% # number of callpals executed
system.cpu06.kern.callpal::rti                   2950     13.22%     89.38% # number of callpals executed
system.cpu06.kern.callpal::callsys                330      1.48%     90.85% # number of callpals executed
system.cpu06.kern.callpal::imb                     12      0.05%     90.91% # number of callpals executed
system.cpu06.kern.callpal::rdunique              2029      9.09%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                22318                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            5308                       # number of protection mode switches
system.cpu06.kern.mode_switch::user              1560                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel              1560                      
system.cpu06.kern.mode_good::user                1560                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.293896                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.454281                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     156814593000     58.82%     58.82% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       109799249500     41.18%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                   2358                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         1383963                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         470.233906                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          63522633                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         1383963                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           45.899083                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   470.233906                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.918426                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.918426                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       131606028                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      131606028                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data     45555986                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total      45555986                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     18051273                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     18051273                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        20301                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        20301                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data        19607                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        19607                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     63607259                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       63607259                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     63607259                       # number of overall hits
system.cpu06.dcache.overall_hits::total      63607259                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data      1083955                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total      1083955                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       341555                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       341555                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         9196                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         9196                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         8963                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         8963                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      1425510                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1425510                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      1425510                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1425510                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data     46639941                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total     46639941                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     18392828                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     18392828                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        29497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        29497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        28570                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        28570                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     65032769                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     65032769                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     65032769                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     65032769                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.023241                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.023241                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.018570                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.018570                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.311761                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.311761                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.313721                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.313721                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.021920                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.021920                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.021920                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.021920                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks      1066418                       # number of writebacks
system.cpu06.dcache.writebacks::total         1066418                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          170724                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         224961885                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          170724                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1317.693382                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       452573424                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      452573424                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    226030626                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     226030626                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    226030626                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      226030626                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    226030626                       # number of overall hits
system.cpu06.icache.overall_hits::total     226030626                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       170724                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       170724                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       170724                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       170724                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       170724                       # number of overall misses
system.cpu06.icache.overall_misses::total       170724                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    226201350                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    226201350                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    226201350                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    226201350                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    226201350                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    226201350                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000755                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000755                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000755                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000755                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000755                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000755                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       170724                       # number of writebacks
system.cpu06.icache.writebacks::total          170724                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   1293                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    43850                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   5233     36.65%     36.65% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   285      2.00%     38.65% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                  1798     12.59%     51.24% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  6962     48.76%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              14278                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    5233     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    285      2.49%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                   1798     15.73%     64.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   4115     36.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               11431                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           276621703000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              13965000      0.01%     99.39% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             334089000      0.12%     99.51% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            1350893500      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       278320650500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.591066                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.800602                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        6     13.33%     13.33% # number of syscalls executed
system.cpu07.kern.syscall::17                       1      2.22%     15.56% # number of syscalls executed
system.cpu07.kern.syscall::71                       2      4.44%     20.00% # number of syscalls executed
system.cpu07.kern.syscall::73                       4      8.89%     28.89% # number of syscalls executed
system.cpu07.kern.syscall::74                      24     53.33%     82.22% # number of syscalls executed
system.cpu07.kern.syscall::75                       8     17.78%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   45                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                 655      3.39%      3.39% # number of callpals executed
system.cpu07.kern.callpal::swpctx                2105     10.89%     14.28% # number of callpals executed
system.cpu07.kern.callpal::tbi                     12      0.06%     14.34% # number of callpals executed
system.cpu07.kern.callpal::swpipl                9649     49.92%     64.26% # number of callpals executed
system.cpu07.kern.callpal::rdps                   646      3.34%     67.60% # number of callpals executed
system.cpu07.kern.callpal::rti                   2565     13.27%     80.87% # number of callpals executed
system.cpu07.kern.callpal::callsys                279      1.44%     82.31% # number of callpals executed
system.cpu07.kern.callpal::imb                     12      0.06%     82.37% # number of callpals executed
system.cpu07.kern.callpal::rdunique              3407     17.63%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                19330                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            4670                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              1224                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              1224                      
system.cpu07.kern.mode_good::user                1224                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.262099                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.415338                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     184129915000     69.45%     69.45% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        81006025000     30.55%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                   2105                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          702761                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         465.272849                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          41156228                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          702761                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           58.563620                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   465.272849                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.908736                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.908736                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        84698116                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       84698116                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     31482352                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      31482352                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data      9718887                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      9718887                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        17213                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        17213                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        16452                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        16452                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     41201239                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       41201239                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     41201239                       # number of overall hits
system.cpu07.dcache.overall_hits::total      41201239                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       542863                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       542863                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       190089                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       190089                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         7648                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         7648                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         7399                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         7399                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data       732952                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       732952                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data       732952                       # number of overall misses
system.cpu07.dcache.overall_misses::total       732952                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     32025215                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     32025215                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data      9908976                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      9908976                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        24861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        24861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        23851                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        23851                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     41934191                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     41934191                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     41934191                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     41934191                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.016951                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.016951                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.019184                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.019184                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.307630                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.307630                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.310218                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.310218                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.017479                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.017479                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.017479                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.017479                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       514658                       # number of writebacks
system.cpu07.dcache.writebacks::total          514658                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          102595                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.982326                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         164842844                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          102595                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1606.733700                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2313510434500                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     1.818765                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   510.163561                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.003552                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.996413                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       333420633                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      333420633                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    166556415                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     166556415                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    166556415                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      166556415                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    166556415                       # number of overall hits
system.cpu07.icache.overall_hits::total     166556415                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       102601                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       102601                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       102601                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       102601                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       102601                       # number of overall misses
system.cpu07.icache.overall_misses::total       102601                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    166659016                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    166659016                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    166659016                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    166659016                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    166659016                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    166659016                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000616                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000616                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000616                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000616                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000616                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000616                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       102595                       # number of writebacks
system.cpu07.icache.writebacks::total          102595                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    656                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    80739                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                  10248     41.02%     41.02% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   285      1.14%     42.16% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                  1489      5.96%     48.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 12962     51.88%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              24984                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                   10248     47.20%     47.20% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    285      1.31%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                   1489      6.86%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   9690     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               21712                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           276329951500     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              13965000      0.01%     99.29% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30             266847000      0.10%     99.39% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            1709691000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       278320454500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.747570                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.869036                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        2      0.61%      0.61% # number of syscalls executed
system.cpu08.kern.syscall::71                       1      0.31%      0.92% # number of syscalls executed
system.cpu08.kern.syscall::73                       1      0.31%      1.22% # number of syscalls executed
system.cpu08.kern.syscall::74                      38     11.62%     12.84% # number of syscalls executed
system.cpu08.kern.syscall::75                     285     87.16%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                  327                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                5109     14.09%     14.09% # number of callpals executed
system.cpu08.kern.callpal::swpctx                2161      5.96%     20.05% # number of callpals executed
system.cpu08.kern.callpal::tbi                     12      0.03%     20.08% # number of callpals executed
system.cpu08.kern.callpal::swpipl               19273     53.14%     73.22% # number of callpals executed
system.cpu08.kern.callpal::rdps                   945      2.61%     75.83% # number of callpals executed
system.cpu08.kern.callpal::rti                   3953     10.90%     86.73% # number of callpals executed
system.cpu08.kern.callpal::callsys                582      1.60%     88.33% # number of callpals executed
system.cpu08.kern.callpal::imb                     12      0.03%     88.37% # number of callpals executed
system.cpu08.kern.callpal::rdunique              4219     11.63%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                36266                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            6114                       # number of protection mode switches
system.cpu08.kern.mode_switch::user              3233                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel              3233                      
system.cpu08.kern.mode_good::user                3233                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.528786                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.691773                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     181827584000     56.97%     56.97% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       137354656000     43.03%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                   2161                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         1700623                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         479.767266                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          75641370                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         1700623                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           44.478623                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   479.767266                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.937045                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.937045                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       156571359                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      156571359                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     53705686                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      53705686                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     21867477                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     21867477                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        34577                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        34577                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        35493                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        35493                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     75573163                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       75573163                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     75573163                       # number of overall hits
system.cpu08.dcache.overall_hits::total      75573163                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      1276323                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      1276323                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data       469182                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       469182                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data        14036                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        14036                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data        11897                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        11897                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      1745505                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1745505                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      1745505                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1745505                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     54982009                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     54982009                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     22336659                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     22336659                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        48613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        48613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        47390                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        47390                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     77318668                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     77318668                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     77318668                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     77318668                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.023213                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.023213                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.021005                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.021005                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.288729                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.288729                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.251045                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.251045                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022575                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022575                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022575                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022575                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks      1281054                       # number of writebacks
system.cpu08.dcache.writebacks::total         1281054                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          230617                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         280680705                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          230617                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1217.085926                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       569677167                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      569677167                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    284492658                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     284492658                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    284492658                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      284492658                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    284492658                       # number of overall hits
system.cpu08.icache.overall_hits::total     284492658                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       230617                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       230617                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       230617                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       230617                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       230617                       # number of overall misses
system.cpu08.icache.overall_misses::total       230617                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    284723275                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    284723275                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    284723275                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    284723275                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    284723275                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    284723275                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000810                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000810                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000810                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000810                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000810                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000810                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       230617                       # number of writebacks
system.cpu08.icache.writebacks::total          230617                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   1372                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    50093                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   7558     39.28%     39.28% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   285      1.48%     40.76% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                  1672      8.69%     49.45% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  9725     50.55%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              19240                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    7558     47.65%     47.65% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    285      1.80%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                   1672     10.54%     59.99% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   6347     40.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               15862                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           276282317500     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              13965000      0.01%     99.27% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30             311411500      0.11%     99.38% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            1712866000      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       278320560000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.652648                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.824428                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        4      2.35%      2.35% # number of syscalls executed
system.cpu09.kern.syscall::17                       3      1.76%      4.12% # number of syscalls executed
system.cpu09.kern.syscall::74                      44     25.88%     30.00% # number of syscalls executed
system.cpu09.kern.syscall::75                     119     70.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                  170                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                2804     11.02%     11.02% # number of callpals executed
system.cpu09.kern.callpal::swpctx                2183      8.58%     19.59% # number of callpals executed
system.cpu09.kern.callpal::tbi                     12      0.05%     19.64% # number of callpals executed
system.cpu09.kern.callpal::swpipl               14080     55.32%     74.95% # number of callpals executed
system.cpu09.kern.callpal::rdps                   779      3.06%     78.02% # number of callpals executed
system.cpu09.kern.callpal::rti                   3229     12.69%     90.70% # number of callpals executed
system.cpu09.kern.callpal::callsys                376      1.48%     92.18% # number of callpals executed
system.cpu09.kern.callpal::imb                     12      0.05%     92.23% # number of callpals executed
system.cpu09.kern.callpal::rdunique              1979      7.77%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                25454                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            5412                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              1795                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              1795                      
system.cpu09.kern.mode_good::user                1795                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.331670                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.498127                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     166459935000     65.75%     65.75% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        86715907000     34.25%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                   2183                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements         1056252                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         462.723496                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          52635413                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs         1056252                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           49.832249                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   462.723496                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.903757                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.903757                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          329                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       108856575                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      108856575                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     38198932                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      38198932                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     14527630                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     14527630                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        22077                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        22077                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        22109                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        22109                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data     52726562                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       52726562                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data     52726562                       # number of overall hits
system.cpu09.dcache.overall_hits::total      52726562                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data       799441                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       799441                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       292358                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       292358                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data        10636                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        10636                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         9563                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         9563                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data      1091799                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1091799                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data      1091799                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1091799                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     38998373                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     38998373                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data     14819988                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total     14819988                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        32713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        32713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        31672                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        31672                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data     53818361                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     53818361                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data     53818361                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     53818361                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.020499                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.020499                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.019727                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.019727                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.325131                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.325131                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.301939                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.301939                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.020287                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.020287                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.020287                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.020287                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       841929                       # number of writebacks
system.cpu09.dcache.writebacks::total          841929                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements          143977                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         179299540                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs          143977                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1245.334602                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     0.853497                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   511.146503                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.001667                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.998333                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       362188909                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      362188909                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst    180878489                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total     180878489                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst    180878489                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total      180878489                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst    180878489                       # number of overall hits
system.cpu09.icache.overall_hits::total     180878489                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst       143977                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total       143977                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst       143977                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total       143977                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst       143977                       # number of overall misses
system.cpu09.icache.overall_misses::total       143977                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst    181022466                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total    181022466                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst    181022466                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total    181022466                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst    181022466                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total    181022466                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000795                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000795                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000795                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000795                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000795                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000795                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks       143977                       # number of writebacks
system.cpu09.icache.writebacks::total          143977                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   1311                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    46503                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   5788     37.16%     37.16% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   285      1.83%     38.99% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                  1752     11.25%     50.23% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  7752     49.77%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              15577                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    5788     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    285      2.29%     48.71% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                   1752     14.05%     62.76% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   4643     37.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               12468                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           276485700500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              13965000      0.01%     99.35% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             325572000      0.12%     99.46% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            1497285000      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       278322522500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.598942                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.800411                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        4      4.55%      4.55% # number of syscalls executed
system.cpu10.kern.syscall::71                       1      1.14%      5.68% # number of syscalls executed
system.cpu10.kern.syscall::74                      41     46.59%     52.27% # number of syscalls executed
system.cpu10.kern.syscall::75                      42     47.73%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                   88                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                1530      7.23%      7.23% # number of callpals executed
system.cpu10.kern.callpal::swpctx                2117     10.00%     17.23% # number of callpals executed
system.cpu10.kern.callpal::tbi                     11      0.05%     17.28% # number of callpals executed
system.cpu10.kern.callpal::swpipl               10773     50.89%     68.17% # number of callpals executed
system.cpu10.kern.callpal::rdps                   722      3.41%     71.58% # number of callpals executed
system.cpu10.kern.callpal::rti                   2793     13.19%     84.77% # number of callpals executed
system.cpu10.kern.callpal::callsys                287      1.36%     86.13% # number of callpals executed
system.cpu10.kern.callpal::imb                     11      0.05%     86.18% # number of callpals executed
system.cpu10.kern.callpal::rdunique              2926     13.82%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                21170                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            4910                       # number of protection mode switches
system.cpu10.kern.mode_switch::user              1416                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel              1416                      
system.cpu10.kern.mode_good::user                1416                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.288391                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.447676                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2459945087500     97.14%     97.14% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        72385427000      2.86%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                   2117                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements          815499                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         450.407702                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          40943922                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          815499                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           50.207201                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2310660188000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     0.594799                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   449.812903                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.001162                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.878541                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.879703                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        82915606                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       82915606                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data     28135736                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      28135736                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     11998533                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     11998533                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        19147                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        19147                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        18912                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        18912                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     40134269                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       40134269                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     40134269                       # number of overall hits
system.cpu10.dcache.overall_hits::total      40134269                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data       607178                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       607178                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data       238202                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       238202                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         8938                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         8938                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         8150                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         8150                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data       845380                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       845380                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data       845380                       # number of overall misses
system.cpu10.dcache.overall_misses::total       845380                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data     28742914                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     28742914                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     12236735                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     12236735                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        28085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        28085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        27062                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        27062                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     40979649                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     40979649                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     40979649                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     40979649                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.021124                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.021124                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.019466                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.019466                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.318248                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.318248                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.301160                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.301160                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.020629                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.020629                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.020629                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.020629                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       635026                       # number of writebacks
system.cpu10.dcache.writebacks::total          635026                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          133244                       # number of replacements
system.cpu10.icache.tags.tagsinuse         511.621164                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         150774125                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          133244                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1131.564085                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2320413859000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     3.455007                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   508.166157                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.006748                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.992512                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.999260                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       301218225                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      301218225                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    150409116                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     150409116                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    150409116                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      150409116                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    150409116                       # number of overall hits
system.cpu10.icache.overall_hits::total     150409116                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       133331                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       133331                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       133331                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       133331                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       133331                       # number of overall misses
system.cpu10.icache.overall_misses::total       133331                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    150542447                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    150542447                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    150542447                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    150542447                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    150542447                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    150542447                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000886                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000886                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000886                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000886                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000886                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000886                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       133244                       # number of writebacks
system.cpu10.icache.writebacks::total          133244                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   1438                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    35118                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   4480     35.88%     35.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   285      2.28%     38.16% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                  1734     13.89%     52.05% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  5987     47.95%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              12486                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    4480     46.10%     46.10% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    285      2.93%     49.04% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                   1734     17.85%     66.88% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   3218     33.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                9717                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           276859822000     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              13965000      0.01%     99.48% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             326679000      0.12%     99.60% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            1120109000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       278320575000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.537498                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.778232                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1      2.94%      2.94% # number of syscalls executed
system.cpu11.kern.syscall::17                       2      5.88%      8.82% # number of syscalls executed
system.cpu11.kern.syscall::74                      17     50.00%     58.82% # number of syscalls executed
system.cpu11.kern.syscall::75                      14     41.18%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                   34                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                 625      4.15%      4.15% # number of callpals executed
system.cpu11.kern.callpal::swpctx                1853     12.30%     16.44% # number of callpals executed
system.cpu11.kern.callpal::tbi                     11      0.07%     16.52% # number of callpals executed
system.cpu11.kern.callpal::swpipl                8103     53.77%     70.28% # number of callpals executed
system.cpu11.kern.callpal::rdps                   665      4.41%     74.69% # number of callpals executed
system.cpu11.kern.callpal::rti                   2389     15.85%     90.54% # number of callpals executed
system.cpu11.kern.callpal::callsys                152      1.01%     91.55% # number of callpals executed
system.cpu11.kern.callpal::imb                     11      0.07%     91.63% # number of callpals executed
system.cpu11.kern.callpal::rdunique              1262      8.37%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                15071                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            4242                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               897                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               897                      
system.cpu11.kern.mode_good::user                 897                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.211457                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.349095                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2437469846000     96.78%     96.78% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        81109751000      3.22%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                   1853                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         1021028                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         460.302049                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          52581950                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         1021028                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           51.499028                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2320853348500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.844581                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   448.457468                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.023134                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.875893                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.899027                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       106778662                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      106778662                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     36963333                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      36963333                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     14820035                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     14820035                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        13378                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        13378                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        11692                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        11692                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     51783368                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       51783368                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     51783368                       # number of overall hits
system.cpu11.dcache.overall_hits::total      51783368                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data       822896                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       822896                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data       222581                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       222581                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         6112                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         6112                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         6801                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         6801                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      1045477                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1045477                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      1045477                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1045477                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     37786229                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     37786229                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     15042616                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     15042616                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        19490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        19490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        18493                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        18493                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     52828845                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     52828845                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     52828845                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     52828845                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.021778                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.021778                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.014797                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.014797                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.313597                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.313597                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.367761                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.367761                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.019790                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.019790                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.019790                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.019790                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       807322                       # number of writebacks
system.cpu11.dcache.writebacks::total          807322                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements           99866                       # number of replacements
system.cpu11.icache.tags.tagsinuse         509.085372                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         167480435                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           99866                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1677.051599                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2340490965500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    26.771111                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   482.314261                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.052287                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.942020                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.994307                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       332644679                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      332644679                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst    166172410                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     166172410                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst    166172410                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      166172410                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst    166172410                       # number of overall hits
system.cpu11.icache.overall_hits::total     166172410                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst        99953                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        99953                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst        99953                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        99953                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst        99953                       # number of overall misses
system.cpu11.icache.overall_misses::total        99953                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst    166272363                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    166272363                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst    166272363                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    166272363                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst    166272363                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    166272363                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000601                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000601                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000601                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000601                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000601                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks        99866                       # number of writebacks
system.cpu11.icache.writebacks::total           99866                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   1298                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    42582                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   4859     35.11%     35.11% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   285      2.06%     37.16% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                  1744     12.60%     49.77% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  6953     50.23%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              13841                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    4859     45.81%     45.81% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    285      2.69%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                   1744     16.44%     64.94% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   3718     35.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               10606                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           276613497500     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              13965000      0.01%     99.39% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30             324184000      0.12%     99.51% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            1368943500      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       278320590000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.534733                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.766274                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1      2.38%      2.38% # number of syscalls executed
system.cpu12.kern.syscall::17                       4      9.52%     11.90% # number of syscalls executed
system.cpu12.kern.syscall::71                       1      2.38%     14.29% # number of syscalls executed
system.cpu12.kern.syscall::73                       1      2.38%     16.67% # number of syscalls executed
system.cpu12.kern.syscall::74                      26     61.90%     78.57% # number of syscalls executed
system.cpu12.kern.syscall::75                       9     21.43%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   42                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                 805      4.65%      4.65% # number of callpals executed
system.cpu12.kern.callpal::swpctx                1973     11.40%     16.05% # number of callpals executed
system.cpu12.kern.callpal::tbi                     11      0.06%     16.11% # number of callpals executed
system.cpu12.kern.callpal::swpipl                9372     54.15%     70.27% # number of callpals executed
system.cpu12.kern.callpal::rdps                   664      3.84%     74.10% # number of callpals executed
system.cpu12.kern.callpal::rti                   2461     14.22%     88.32% # number of callpals executed
system.cpu12.kern.callpal::callsys                167      0.96%     89.29% # number of callpals executed
system.cpu12.kern.callpal::imb                     11      0.06%     89.35% # number of callpals executed
system.cpu12.kern.callpal::rdunique              1843     10.65%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                17307                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            4434                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              1117                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              1117                      
system.cpu12.kern.mode_good::user                1117                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.251917                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.402450                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2428422962500     96.07%     96.07% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        99260664500      3.93%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                   1973                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         1209979                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         458.836701                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          64310084                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         1209979                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           53.149752                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2322426973000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    13.714089                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   445.122612                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.026785                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.869380                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.896165                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          326                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.636719                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       130853285                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      130853285                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     45023363                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      45023363                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     18496218                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     18496218                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        16600                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        16600                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        13887                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        13887                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     63519581                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       63519581                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     63519581                       # number of overall hits
system.cpu12.dcache.overall_hits::total      63519581                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data       930428                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       930428                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data       311424                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       311424                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         7019                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         7019                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         8519                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         8519                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      1241852                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1241852                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      1241852                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1241852                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     45953791                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     45953791                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     18807642                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     18807642                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        23619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        23619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        22406                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        22406                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     64761433                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     64761433                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     64761433                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     64761433                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.020247                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.020247                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.016558                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.016558                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.297176                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.297176                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.380211                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.380211                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.019176                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.019176                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.019176                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.019176                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks      1020921                       # number of writebacks
system.cpu12.dcache.writebacks::total         1020921                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          126693                       # number of replacements
system.cpu12.icache.tags.tagsinuse         508.932192                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         204812712                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          126693                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1616.606379                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2337388936000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    19.390455                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   489.541736                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.037872                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.956136                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.994008                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       406732670                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      406732670                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    203176165                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     203176165                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    203176165                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      203176165                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    203176165                       # number of overall hits
system.cpu12.icache.overall_hits::total     203176165                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       126780                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       126780                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       126780                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       126780                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       126780                       # number of overall misses
system.cpu12.icache.overall_misses::total       126780                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    203302945                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    203302945                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    203302945                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    203302945                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    203302945                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    203302945                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000624                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000624                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000624                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000624                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000624                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000624                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       126693                       # number of writebacks
system.cpu12.icache.writebacks::total          126693                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   1220                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    43528                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   4741     34.78%     34.78% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   285      2.09%     36.87% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                  1731     12.70%     49.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  6874     50.43%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              13631                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    4741     45.50%     45.50% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    285      2.74%     48.23% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                   1731     16.61%     64.85% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   3663     35.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               10420                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           276705249000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              13965000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30             320581500      0.12%     99.54% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            1280809500      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       278320605000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.532878                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.764434                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1      2.70%      2.70% # number of syscalls executed
system.cpu13.kern.syscall::17                       2      5.41%      8.11% # number of syscalls executed
system.cpu13.kern.syscall::74                      23     62.16%     70.27% # number of syscalls executed
system.cpu13.kern.syscall::75                      11     29.73%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                   37                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                 797      4.59%      4.59% # number of callpals executed
system.cpu13.kern.callpal::swpctx                1912     11.01%     15.60% # number of callpals executed
system.cpu13.kern.callpal::tbi                     10      0.06%     15.66% # number of callpals executed
system.cpu13.kern.callpal::swpipl                9239     53.21%     68.87% # number of callpals executed
system.cpu13.kern.callpal::rdps                   646      3.72%     72.59% # number of callpals executed
system.cpu13.kern.callpal::rti                   2418     13.93%     86.52% # number of callpals executed
system.cpu13.kern.callpal::callsys                205      1.18%     87.70% # number of callpals executed
system.cpu13.kern.callpal::imb                     10      0.06%     87.76% # number of callpals executed
system.cpu13.kern.callpal::rdunique              2126     12.24%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                17363                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            4330                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              1130                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              1130                      
system.cpu13.kern.mode_good::user                1130                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.260970                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.413919                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2419679340000     95.62%     95.62% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       110817408000      4.38%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                   1912                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements         1334708                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         465.499655                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          70718132                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         1334708                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           52.983973                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2325404208500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    14.806723                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   450.692932                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.028919                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.880260                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.909179                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       143989983                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      143989983                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     49721538                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      49721538                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     20180799                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     20180799                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        17067                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        17067                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        14184                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        14184                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     69902337                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       69902337                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     69902337                       # number of overall hits
system.cpu13.dcache.overall_hits::total      69902337                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      1044845                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      1044845                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       320543                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       320543                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         6810                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         6810                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         8473                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         8473                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data      1365388                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1365388                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data      1365388                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1365388                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     50766383                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     50766383                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     20501342                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     20501342                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        23877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        23877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        22657                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        22657                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     71267725                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     71267725                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     71267725                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     71267725                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.020581                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.020581                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.015635                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.015635                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.285212                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.285212                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.373968                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.373968                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.019159                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.019159                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.019159                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.019159                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks      1095667                       # number of writebacks
system.cpu13.dcache.writebacks::total         1095667                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements          135114                       # number of replacements
system.cpu13.icache.tags.tagsinuse         508.773555                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         226132819                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          135114                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1673.644619                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2325595803000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    20.221919                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   488.551635                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.039496                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.954202                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.993698                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       452228681                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      452228681                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    225911539                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     225911539                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    225911539                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      225911539                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    225911539                       # number of overall hits
system.cpu13.icache.overall_hits::total     225911539                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst       135201                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       135201                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst       135201                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       135201                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst       135201                       # number of overall misses
system.cpu13.icache.overall_misses::total       135201                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    226046740                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    226046740                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    226046740                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    226046740                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    226046740                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    226046740                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000598                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000598                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000598                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000598                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000598                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000598                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks       135114                       # number of writebacks
system.cpu13.icache.writebacks::total          135114                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   1309                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    41508                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   4774     35.60%     35.60% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   285      2.13%     37.73% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                  1804     13.45%     51.18% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  6547     48.82%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              13410                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    4774     44.98%     44.98% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    285      2.69%     47.66% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                   1804     17.00%     64.66% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   3751     35.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               10614                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           276917691500     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              13965000      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30             320757500      0.12%     99.62% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            1068206000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       278320620000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.572934                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.791499                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        2      4.08%      4.08% # number of syscalls executed
system.cpu14.kern.syscall::17                       1      2.04%      6.12% # number of syscalls executed
system.cpu14.kern.syscall::74                      19     38.78%     44.90% # number of syscalls executed
system.cpu14.kern.syscall::75                      27     55.10%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                   49                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                 833      4.81%      4.81% # number of callpals executed
system.cpu14.kern.callpal::swpctx                1764     10.18%     14.99% # number of callpals executed
system.cpu14.kern.callpal::tbi                     10      0.06%     15.04% # number of callpals executed
system.cpu14.kern.callpal::swpipl                8968     51.75%     66.80% # number of callpals executed
system.cpu14.kern.callpal::rdps                   683      3.94%     70.74% # number of callpals executed
system.cpu14.kern.callpal::rti                   2472     14.27%     85.00% # number of callpals executed
system.cpu14.kern.callpal::callsys                180      1.04%     86.04% # number of callpals executed
system.cpu14.kern.callpal::imb                     10      0.06%     86.10% # number of callpals executed
system.cpu14.kern.callpal::rdunique              2409     13.90%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                17329                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            4236                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1121                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1121                      
system.cpu14.kern.mode_good::user                1121                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.264636                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.418518                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2449355159500     96.89%     96.89% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        78517163500      3.11%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                   1764                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          923896                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         462.814979                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          48109316                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          923896                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           52.072220                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2327160858500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    19.975159                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   442.839820                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.039014                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.864922                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.903936                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        97639692                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       97639692                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data     33325382                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      33325382                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     14022080                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     14022080                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        16770                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        16770                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        14172                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        14172                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     47347462                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       47347462                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     47347462                       # number of overall hits
system.cpu14.dcache.overall_hits::total      47347462                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       703927                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       703927                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data       247796                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       247796                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         6571                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         6571                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         7932                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         7932                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       951723                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       951723                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       951723                       # number of overall misses
system.cpu14.dcache.overall_misses::total       951723                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data     34029309                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     34029309                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     14269876                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     14269876                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        23341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        23341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        22104                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        22104                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     48299185                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     48299185                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     48299185                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     48299185                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.020686                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.020686                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.017365                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017365                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.281522                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.281522                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.358849                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.358849                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.019705                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.019705                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.019705                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.019705                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       752409                       # number of writebacks
system.cpu14.dcache.writebacks::total          752409                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements          114814                       # number of replacements
system.cpu14.icache.tags.tagsinuse         507.457042                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         161999830                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          114814                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1410.976275                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2334832894500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    29.966387                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   477.490655                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.058528                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.932599                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.991127                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       322753971                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      322753971                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst    161204634                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     161204634                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst    161204634                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      161204634                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst    161204634                       # number of overall hits
system.cpu14.icache.overall_hits::total     161204634                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst       114901                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       114901                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst       114901                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       114901                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst       114901                       # number of overall misses
system.cpu14.icache.overall_misses::total       114901                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst    161319535                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    161319535                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst    161319535                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    161319535                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst    161319535                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    161319535                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000712                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000712                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000712                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000712                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000712                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000712                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks       114814                       # number of writebacks
system.cpu14.icache.writebacks::total          114814                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    714                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    69379                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   8241     35.90%     35.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   285      1.24%     37.14% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                  2714     11.82%     48.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 11718     51.04%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              22958                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    8241     41.24%     41.24% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    285      1.43%     42.66% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                   2714     13.58%     56.24% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   8744     43.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               19984                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           276655902000     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              13965000      0.01%     99.41% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30             324398500      0.12%     99.52% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            1326369500      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       278320635000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.746202                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.870459                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        2      1.47%      1.47% # number of syscalls executed
system.cpu15.kern.syscall::17                       4      2.94%      4.41% # number of syscalls executed
system.cpu15.kern.syscall::73                       1      0.74%      5.15% # number of syscalls executed
system.cpu15.kern.syscall::74                      19     13.97%     19.12% # number of syscalls executed
system.cpu15.kern.syscall::75                     110     80.88%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                  136                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                2137      7.20%      7.20% # number of callpals executed
system.cpu15.kern.callpal::swpctx                1804      6.08%     13.29% # number of callpals executed
system.cpu15.kern.callpal::tbi                     10      0.03%     13.32% # number of callpals executed
system.cpu15.kern.callpal::swpipl               18134     61.14%     74.46% # number of callpals executed
system.cpu15.kern.callpal::rdps                   770      2.60%     77.05% # number of callpals executed
system.cpu15.kern.callpal::rti                   2941      9.92%     86.97% # number of callpals executed
system.cpu15.kern.callpal::callsys                288      0.97%     87.94% # number of callpals executed
system.cpu15.kern.callpal::imb                     10      0.03%     87.97% # number of callpals executed
system.cpu15.kern.callpal::rdunique              3567     12.03%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                29661                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            4745                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              2181                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              2181                      
system.cpu15.kern.mode_good::user                2181                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.459642                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.629801                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2450739185500     94.70%     94.70% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       137108687000      5.30%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                   1804                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         1608574                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         488.381167                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          78256993                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         1608574                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           48.649918                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2331027874000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    21.707811                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   466.673355                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.042398                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.911471                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.953869                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       159773862                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      159773862                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     55458504                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      55458504                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     21902767                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     21902767                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data        25445                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        25445                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        23898                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        23898                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     77361271                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       77361271                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     77361271                       # number of overall hits
system.cpu15.dcache.overall_hits::total      77361271                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      1211346                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      1211346                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       426645                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       426645                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data        10224                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        10224                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data        10576                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        10576                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      1637991                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1637991                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      1637991                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1637991                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     56669850                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     56669850                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     22329412                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     22329412                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        35669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        35669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        34474                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        34474                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     78999262                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     78999262                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     78999262                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     78999262                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.021375                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.021375                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.019107                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.019107                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.286635                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.286635                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.306782                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.306782                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.020734                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.020734                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.020734                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.020734                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks      1287718                       # number of writebacks
system.cpu15.dcache.writebacks::total         1287718                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          191680                       # number of replacements
system.cpu15.icache.tags.tagsinuse         506.836960                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         280804870                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          191680                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1464.966976                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2342992768000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    32.834211                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   474.002749                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.064129                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.925787                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.989916                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       561731993                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      561731993                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    280578355                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     280578355                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    280578355                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      280578355                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    280578355                       # number of overall hits
system.cpu15.icache.overall_hits::total     280578355                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       191761                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       191761                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       191761                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       191761                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       191761                       # number of overall misses
system.cpu15.icache.overall_misses::total       191761                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    280770116                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    280770116                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    280770116                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    280770116                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    280770116                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    280770116                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000683                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000683                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000683                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       191680                       # number of writebacks
system.cpu15.icache.writebacks::total          191680                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  122                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 122                       # Transaction distribution
system.iobus.trans_dist::WriteReq               58411                       # Transaction distribution
system.iobus.trans_dist::WriteResp              58411                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       116696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       117066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  117066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       466784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       467109                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   467109                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  14897325                       # number of replacements
system.l2.tags.tagsinuse                  4015.427184                       # Cycle average of tags in use
system.l2.tags.total_refs                    15869135                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14897325                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.065234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1884.546335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    24.095381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data   170.068893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst    17.854332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data    89.878921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    17.519396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data    88.834002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    25.146956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   117.505786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst    13.924171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    93.154285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst    19.684975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    93.563518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst    24.329712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   127.818914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     9.567152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data    65.311250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst    28.547194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   152.838266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst    14.215223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data   109.982780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst    13.064935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data    64.387531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst    14.122467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data   119.047242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst    16.123184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data   142.838353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst    20.752851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   160.008414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst    15.478869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data    83.239772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst    24.006073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data   153.970055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.460094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.005883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.041521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.004359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.021943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.004277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.021688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.006139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.028688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.003399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.022743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.004806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.022843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.005940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.031206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.002336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.015945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.006970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.037314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.003471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.026851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.003190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.015720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.003448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.029064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.003936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.034873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.005067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.039065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.003779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.020322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.005861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.037590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980329                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 311492231                       # Number of tag accesses
system.l2.tags.data_accesses                311492231                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     13565661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13565661                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       386335                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           386335                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data          465                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data           81                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data          465                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data          354                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data          304                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data          411                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data          319                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data          268                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data          335                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data          306                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data          325                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data          159                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data          267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data          219                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data          179                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data          236                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4693                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data          239                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data           61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           89                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data          141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data           78                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data          104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data           84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data           49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data          137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data           98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data           73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data           48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data           62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data           59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data           71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1423                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data        60737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data        56466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        24121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data        56598                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        43366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data        28790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data        54495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data        23777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data        98670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data        38758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data        34232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data        43713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data        61605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data        72169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data        41364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data        94442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                833303                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst        89278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst        48181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        80366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst       110807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst        96063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst        92706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst        96394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst        66586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst       133519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst        84514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst        78506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst        60008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst        73380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst        75758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst        64448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst       103237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1353751                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data       544965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data       369462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       131717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data       383076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       229782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       238159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data       570945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       149710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data       711864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data       327864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data       226016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data       356556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data       408657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data       459440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data       269298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data       682957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6060468                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst        89278                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data       605702                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst        48181                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data       425928                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        80366                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       155838                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst       110807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data       439674                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst        96063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       273148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst        92706                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       266949                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst        96394                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data       625440                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst        66586                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       173487                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst       133519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data       810534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst        84514                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data       366622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst        78506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data       260248                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst        60008                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data       400269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst        73380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data       470262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst        75758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data       531609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst        64448                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       310662                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst       103237                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       777399                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8247522                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst        89278                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data       605702                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst        48181                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data       425928                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        80366                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       155838                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst       110807                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data       439674                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst        96063                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       273148                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst        92706                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       266949                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst        96394                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data       625440                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst        66586                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       173487                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst       133519                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data       810534                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst        84514                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data       366622                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst        78506                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data       260248                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst        60008                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data       400269                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst        73380                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data       470262                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst        75758                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data       531609                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst        64448                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       310662                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst       103237                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       777399                       # number of overall hits
system.l2.overall_hits::total                 8247522                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         1701                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data         1304                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data         2290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data         1982                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data         3086                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data         4864                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data         2417                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data         1992                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data        10062                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data         2774                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data         2015                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data         2362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data         4609                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data         4888                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data         3561                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data         7179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              57086                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          813                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          566                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          902                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          890                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data         1026                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data         1017                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data         1037                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          871                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data         1034                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data         1014                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          878                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data         1057                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data         2126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data         2254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data         2122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data         2108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            19715                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data       261345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data       170144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       120226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data       248719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data       236913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data       172151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data       272139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data       153286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data       348184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data       238003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data       192358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data       169369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data       236452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data       234447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data       195596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data       317268                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3566600                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst        89602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst        47826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        30986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst        80574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst        62214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst        57033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst        74330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst        36015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst        97098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst        59463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst        54825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst        39945                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst        53400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst        59443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst        50453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst        88524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           981731                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data       502737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data       271270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       170284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data       392071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data       449835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data       393583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data       476376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data       370205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data       537283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data       444353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data       356725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data       446820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data       496016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data       563028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data       413576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data       507643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6791805                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst        89602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data       764082                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst        47826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data       441414                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        30986                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       290510                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst        80574                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data       640790                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst        62214                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       686748                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst        57033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       565734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst        74330                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data       748515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst        36015                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data       523491                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst        97098                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data       885467                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst        59463                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data       682356                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst        54825                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data       549083                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst        39945                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data       616189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst        53400                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data       732468                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst        59443                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data       797475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst        50453                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data       609172                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst        88524                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data       824911                       # number of demand (read+write) misses
system.l2.demand_misses::total               11340136                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst        89602                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data       764082                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst        47826                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data       441414                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        30986                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       290510                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst        80574                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data       640790                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst        62214                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       686748                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst        57033                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       565734                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst        74330                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data       748515                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst        36015                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data       523491                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst        97098                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data       885467                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst        59463                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data       682356                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst        54825                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data       549083                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst        39945                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data       616189                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst        53400                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data       732468                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst        59443                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data       797475                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst        50453                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data       609172                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst        88524                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data       824911                       # number of overall misses
system.l2.overall_misses::total              11340136                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     13565661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13565661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       386335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       386335                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         2166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data         1385                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data         2755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data         2336                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data         3390                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data         5275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data         2736                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data         2260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data        10397                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data         3080                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data         2340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data         2521                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data         4876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data         5107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data         3740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         7415                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            61779                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data         1052                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          627                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          991                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data         1031                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data         1104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data         1121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data         1121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          920                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data         1171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data         1112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          951                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data         1105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data         2188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data         2313                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data         2152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data         2179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          21138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data       322082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data       226610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       144347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data       305317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data       280279                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data       200941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data       326634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data       177063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data       446854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data       276761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data       226590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data       213082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data       298057                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data       306616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data       236960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data       411710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4399903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst       178880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst        96007                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       111352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst       191381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst       158277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst       149739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst       170724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst       102601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst       230617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst       143977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst       133331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst        99953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst       126780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst       135201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst       114901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst       191761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2335482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data      1047702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data       640732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       302001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data       775147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       679617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       631742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data      1047321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       519915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data      1249147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data       772217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data       582741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data       803376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data       904673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data      1022468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       682874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data      1190600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12852273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst       178880                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data      1369784                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst        96007                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data       867342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       111352                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       446348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst       191381                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data      1080464                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst       158277                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       959896                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst       149739                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       832683                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst       170724                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data      1373955                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst       102601                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data       696978                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst       230617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data      1696001                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst       143977                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data      1048978                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst       133331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data       809331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst        99953                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data      1016458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst       126780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data      1202730                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst       135201                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data      1329084                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst       114901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       919834                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst       191761                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data      1602310                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19587658                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst       178880                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data      1369784                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst        96007                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data       867342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       111352                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       446348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst       191381                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data      1080464                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst       158277                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       959896                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst       149739                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       832683                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst       170724                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data      1373955                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst       102601                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data       696978                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst       230617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data      1696001                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst       143977                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data      1048978                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst       133331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data       809331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst        99953                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data      1016458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst       126780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data      1202730                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst       135201                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data      1329084                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst       114901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       919834                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst       191761                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data      1602310                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19587658                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.785319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.941516                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.831216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.848459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.910324                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.922085                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.883406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.881416                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.967779                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.900649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.861111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.936930                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.945242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.957118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.952139                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.968173                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.924036                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.772814                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.902711                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.910192                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.863240                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.929348                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.907226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.925067                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.946739                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.883006                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.911871                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.923239                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.956561                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.971664                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.974492                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.986059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.967416                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.932680                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.811424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.750823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.832896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.814625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.845276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.856724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.833162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.865714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.779190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.859959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.848925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.794854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.793311                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.764627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.825439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.770610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810609                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.500906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.498151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.278271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.421014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.393070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.380883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.435381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.351020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.421036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.413003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.411195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.399638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.421202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.439664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.439100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.461637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.420355                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.479847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.423375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.563852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.505802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.661895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.623012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.454852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.712049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.430120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.575425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.612150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.556178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.548282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.550656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.605640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.426376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.528452                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.500906                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.557812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.498151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.508927                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.278271                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.650860                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.421014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.593069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.393070                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.715440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.380883                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.679411                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.435381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.544789                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.351020                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.751087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.421036                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.522091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.413003                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.650496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.411195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.678441                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.399638                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.606212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.421202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.609005                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.439664                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.600019                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.439100                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.662263                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.461637                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.514826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.578943                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.500906                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.557812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.498151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.508927                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.278271                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.650860                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.421014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.593069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.393070                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.715440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.380883                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.679411                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.435381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.544789                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.351020                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.751087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.421036                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.522091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.413003                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.650496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.411195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.678441                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.399638                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.606212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.421202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.609005                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.439664                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.600019                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.439100                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.662263                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.461637                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.514826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.578943                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8129985                       # number of writebacks
system.l2.writebacks::total                   8129985                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp            7773658                       # Transaction distribution
system.membus.trans_dist::WriteReq              58411                       # Transaction distribution
system.membus.trans_dist::WriteResp             58411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8129985                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2203135                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           154228                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         135691                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           77790                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3626053                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3565611                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7773536                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       117066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33439565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     33556631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33556631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       467109                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1246024448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1246491557                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1246491557                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          22081161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                22081161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            22081161                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           49342523                       # DTB read hits
system.switch_cpus00.dtb.read_misses            25867                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       48406224                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          20393920                       # DTB write hits
system.switch_cpus00.dtb.write_misses            4160                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      19191159                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           69736443                       # DTB hits
system.switch_cpus00.dtb.data_misses            30027                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       67597383                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         247713115                       # ITB hits
system.switch_cpus00.itb.fetch_misses            6859                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     247719974                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              555311556                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         253078438                       # Number of instructions committed
system.switch_cpus00.committedOps           253078438                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    236738319                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses       120666                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            313840                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     14737466                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          236738319                       # number of integer instructions
system.switch_cpus00.num_fp_insts              120666                       # number of float instructions
system.switch_cpus00.num_int_register_reads    352496922                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    201032701                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads        36474                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes        36862                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            69799617                       # number of memory refs
system.switch_cpus00.num_load_insts          49391958                       # Number of load instructions
system.switch_cpus00.num_store_insts         20407659                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     302253164.634681                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     253058391.365319                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.455705                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.544295                       # Percentage of idle cycles
system.switch_cpus00.Branches                16106181                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     15166812      5.99%      5.99% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       167425771     66.15%     72.14% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         106895      0.04%     72.18% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     72.18% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd         71776      0.03%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt          7136      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv          2262      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       49458522     19.54%     91.75% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      20411426      8.06%     99.82% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       457865      0.18%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        253108465                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           34898346                       # DTB read hits
system.switch_cpus01.dtb.read_misses            11587                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       34417743                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          13412771                       # DTB write hits
system.switch_cpus01.dtb.write_misses            1712                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      13105091                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           48311117                       # DTB hits
system.switch_cpus01.dtb.data_misses            13299                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses       47522834                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         169746083                       # ITB hits
system.switch_cpus01.itb.fetch_misses            2777                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     169748860                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              556642301                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         171897554                       # Number of instructions committed
system.switch_cpus01.committedOps           171897554                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    158248907                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses        83240                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            179358                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     13218874                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          158248907                       # number of integer instructions
system.switch_cpus01.num_fp_insts               83240                       # number of float instructions
system.switch_cpus01.num_int_register_reads    235242343                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    131045041                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads        20996                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes        21233                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            48344479                       # number of memory refs
system.switch_cpus01.num_load_insts          34923253                       # Number of load instructions
system.switch_cpus01.num_store_insts         13421226                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     384356348.891105                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     172285952.108895                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.309509                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.690491                       # Percentage of idle cycles
system.switch_cpus01.Branches                14549943                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     12442102      7.24%      7.24% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       110733876     64.41%     71.65% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          76319      0.04%     71.70% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     71.70% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd         54660      0.03%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt          4004      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv          1163      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     71.73% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       34951945     20.33%     92.06% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      13421544      7.81%     99.87% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       225240      0.13%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        171910853                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           26846935                       # DTB read hits
system.switch_cpus02.dtb.read_misses            11024                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       25720839                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           4916579                       # DTB write hits
system.switch_cpus02.dtb.write_misses            2438                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       4191187                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           31763514                       # DTB hits
system.switch_cpus02.dtb.data_misses            13462                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       29912026                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         163880167                       # ITB hits
system.switch_cpus02.itb.fetch_misses            3152                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     163883319                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              555311719                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         169054970                       # Number of instructions committed
system.switch_cpus02.committedOps           169054970                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    162244127                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        70463                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            224930                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     11440990                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          162244127                       # number of integer instructions
system.switch_cpus02.num_fp_insts               70463                       # number of float instructions
system.switch_cpus02.num_int_register_reads    244364870                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    145705775                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads        33471                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes        34197                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            31809954                       # number of memory refs
system.switch_cpus02.num_load_insts          26880807                       # Number of load instructions
system.switch_cpus02.num_store_insts          4929147                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     386279044.704638                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     169032674.295362                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.304392                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.695608                       # Percentage of idle cycles
system.switch_cpus02.Branches                11895739                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      6475367      3.83%      3.83% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       130400164     77.13%     80.96% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          25282      0.01%     80.97% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     80.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         13760      0.01%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt          2854      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           951      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     80.98% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       26946751     15.94%     96.92% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       4931549      2.92%     99.84% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       271754      0.16%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        169068432                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           38070484                       # DTB read hits
system.switch_cpus03.dtb.read_misses            25630                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       36992022                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          16485816                       # DTB write hits
system.switch_cpus03.dtb.write_misses            3961                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      15289159                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           54556300                       # DTB hits
system.switch_cpus03.dtb.data_misses            29591                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       52281181                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         214448197                       # ITB hits
system.switch_cpus03.itb.fetch_misses            7568                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     214455765                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              556641902                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         220257984                       # Number of instructions committed
system.switch_cpus03.committedOps           220257984                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    208390090                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses       136316                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            328072                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     10685303                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          208390090                       # number of integer instructions
system.switch_cpus03.num_fp_insts              136316                       # number of float instructions
system.switch_cpus03.num_int_register_reads    313288889                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    180715197                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads        51562                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes        52129                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            54625432                       # number of memory refs
system.switch_cpus03.num_load_insts          38124674                       # Number of load instructions
system.switch_cpus03.num_store_insts         16500758                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     335868895.494693                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     220773006.505307                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.396616                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.603384                       # Percentage of idle cycles
system.switch_cpus03.Branches                11743082                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     11003679      5.00%      5.00% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       153946890     69.88%     74.88% # Class of executed instruction
system.switch_cpus03.op_class::IntMult          88851      0.04%     74.92% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     74.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd         62225      0.03%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt          8480      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv          2753      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     74.95% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       38199965     17.34%     92.29% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      16504235      7.49%     99.79% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       470497      0.21%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        220287575                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           38567925                       # DTB read hits
system.switch_cpus04.dtb.read_misses            18489                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       37264585                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          13611743                       # DTB write hits
system.switch_cpus04.dtb.write_misses            4159                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      11906410                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           52179668                       # DTB hits
system.switch_cpus04.dtb.data_misses            22648                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       49170995                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         201231180                       # ITB hits
system.switch_cpus04.itb.fetch_misses            5844                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     201237024                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              556642125                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         208595180                       # Number of instructions committed
system.switch_cpus04.committedOps           208595180                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    196605896                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses       113492                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            319682                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     13797796                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          196605896                       # number of integer instructions
system.switch_cpus04.num_fp_insts              113492                       # number of float instructions
system.switch_cpus04.num_int_register_reads    293516142                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    168771379                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads        40081                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes        40739                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            52238021                       # number of memory refs
system.switch_cpus04.num_load_insts          38610716                       # Number of load instructions
system.switch_cpus04.num_store_insts         13627305                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     347566124.947932                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     209076000.052068                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.375602                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.624398                       # Percentage of idle cycles
system.switch_cpus04.Branches                14760599                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     11185755      5.36%      5.36% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       144541406     69.29%     74.65% # Class of executed instruction
system.switch_cpus04.op_class::IntMult          82247      0.04%     74.69% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     74.69% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd         51811      0.02%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt          5365      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv          1694      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     74.71% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       38717125     18.56%     93.27% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      13631693      6.53%     99.81% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       400732      0.19%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        208617828                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           30725669                       # DTB read hits
system.switch_cpus05.dtb.read_misses            18084                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       29590301                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          12829069                       # DTB write hits
system.switch_cpus05.dtb.write_misses            2547                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      12126708                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           43554738                       # DTB hits
system.switch_cpus05.dtb.data_misses            20631                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       41717009                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         160462921                       # ITB hits
system.switch_cpus05.itb.fetch_misses            4741                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     160467662                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              556766852                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         165925981                       # Number of instructions committed
system.switch_cpus05.committedOps           165925981                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    156125276                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses       116466                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            289952                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      9288071                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          156125276                       # number of integer instructions
system.switch_cpus05.num_fp_insts              116466                       # number of float instructions
system.switch_cpus05.num_int_register_reads    233183060                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    133580290                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads        40911                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes        41680                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            43609810                       # number of memory refs
system.switch_cpus05.num_load_insts          30767771                       # Number of load instructions
system.switch_cpus05.num_store_insts         12842039                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     390418823.064919                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     166348028.935081                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.298775                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.701225                       # Percentage of idle cycles
system.switch_cpus05.Branches                10245850                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      9028088      5.44%      5.44% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       112759572     67.95%     73.39% # Class of executed instruction
system.switch_cpus05.op_class::IntMult          78925      0.05%     73.44% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     73.44% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd         49667      0.03%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt          4256      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv          1406      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     73.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       30829730     18.58%     92.05% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      12844299      7.74%     99.79% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       350669      0.21%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        165946612                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits           46648523                       # DTB read hits
system.switch_cpus06.dtb.read_misses            18719                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses       45407236                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          18417777                       # DTB write hits
system.switch_cpus06.dtb.write_misses            3486                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      17284088                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           65066300                       # DTB hits
system.switch_cpus06.dtb.data_misses            22205                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses       62691324                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         220018989                       # ITB hits
system.switch_cpus06.itb.fetch_misses            5113                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     220024102                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              556642233                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         226179145                       # Number of instructions committed
system.switch_cpus06.committedOps           226179145                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    208421983                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses       141263                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            318106                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     17332442                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          208421983                       # number of integer instructions
system.switch_cpus06.num_fp_insts              141263                       # number of float instructions
system.switch_cpus06.num_int_register_reads    309241966                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    171932917                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads        43306                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes        44067                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            65120019                       # number of memory refs
system.switch_cpus06.num_load_insts          46688157                       # Number of load instructions
system.switch_cpus06.num_store_insts         18431862                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     329945316.442619                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     226696916.557381                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.407258                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.592742                       # Percentage of idle cycles
system.switch_cpus06.Branches                19028600                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     16252081      7.18%      7.18% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       144184109     63.74%     70.93% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         108293      0.05%     70.97% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     70.97% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd         71557      0.03%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt          4871      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv          1404      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       46771547     20.68%     91.69% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      18434578      8.15%     99.84% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       372910      0.16%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        226201350                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           32029232                       # DTB read hits
system.switch_cpus07.dtb.read_misses            16027                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses       31110785                       # DTB read accesses
system.switch_cpus07.dtb.write_hits           9929683                       # DTB write hits
system.switch_cpus07.dtb.write_misses            2458                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses       9278561                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           41958915                       # DTB hits
system.switch_cpus07.dtb.data_misses            18485                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       40389346                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         162368121                       # ITB hits
system.switch_cpus07.itb.fetch_misses            3971                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     162372092                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              556642594                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         166640531                       # Number of instructions committed
system.switch_cpus07.committedOps           166640531                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    156846866                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses        84724                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            217343                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     11437662                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          156846866                       # number of integer instructions
system.switch_cpus07.num_fp_insts               84724                       # number of float instructions
system.switch_cpus07.num_int_register_reads    233294831                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    135170697                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads        30661                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes        31214                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            42007278                       # number of memory refs
system.switch_cpus07.num_load_insts          32066103                       # Number of load instructions
system.switch_cpus07.num_store_insts          9941175                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     389618485.719584                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     167024108.280416                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.300056                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.699944                       # Percentage of idle cycles
system.switch_cpus07.Branches                12130944                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass      9226501      5.54%      5.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       114957446     68.98%     74.51% # Class of executed instruction
system.switch_cpus07.op_class::IntMult          57358      0.03%     74.55% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     74.55% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd         35599      0.02%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt          3503      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv          1087      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     74.57% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       32122229     19.27%     93.85% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite       9942436      5.97%     99.81% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       312857      0.19%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        166659016                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           55004182                       # DTB read hits
system.switch_cpus08.dtb.read_misses            27847                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses       53500069                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          22382261                       # DTB write hits
system.switch_cpus08.dtb.write_misses            5964                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      19990493                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           77386443                       # DTB hits
system.switch_cpus08.dtb.data_misses            33811                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses       73490562                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         275259586                       # ITB hits
system.switch_cpus08.itb.fetch_misses            8904                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     275268490                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              556641565                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         284689464                       # Number of instructions committed
system.switch_cpus08.committedOps           284689464                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    264871847                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses       143811                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            417003                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     19533753                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          264871847                       # number of integer instructions
system.switch_cpus08.num_fp_insts              143811                       # number of float instructions
system.switch_cpus08.num_int_register_reads    394982128                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    222173636                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads        44822                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes        45448                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            77460044                       # number of memory refs
system.switch_cpus08.num_load_insts          55058469                       # Number of load instructions
system.switch_cpus08.num_store_insts         22401575                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     271291406.400940                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     285350158.599060                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.512628                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.487372                       # Percentage of idle cycles
system.switch_cpus08.Branches                21357362                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     18226016      6.40%      6.40% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       188158447     66.08%     72.49% # Class of executed instruction
system.switch_cpus08.op_class::IntMult         117981      0.04%     72.53% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     72.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd         78701      0.03%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt          7214      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv          2250      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     72.56% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       55174191     19.38%     91.94% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      22409139      7.87%     99.81% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       549336      0.19%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        284723275                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           39012216                       # DTB read hits
system.switch_cpus09.dtb.read_misses            14561                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses       37691522                       # DTB read accesses
system.switch_cpus09.dtb.write_hits          14849030                       # DTB write hits
system.switch_cpus09.dtb.write_misses            3531                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses      13311199                       # DTB write accesses
system.switch_cpus09.dtb.data_hits           53861246                       # DTB hits
system.switch_cpus09.dtb.data_misses            18092                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses       51002721                       # DTB accesses
system.switch_cpus09.itb.fetch_hits         173886643                       # ITB hits
system.switch_cpus09.itb.fetch_misses            4616                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses     173891259                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              556642492                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts         181004374                       # Number of instructions committed
system.switch_cpus09.committedOps           181004374                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    167911327                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses       109462                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            310196                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     13702620                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          167911327                       # number of integer instructions
system.switch_cpus09.num_fp_insts              109462                       # number of float instructions
system.switch_cpus09.num_int_register_reads    247335714                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    138888593                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads        30435                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes        31044                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs            53909492                       # number of memory refs
system.switch_cpus09.num_load_insts          39045647                       # Number of load instructions
system.switch_cpus09.num_store_insts         14863845                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     375223165.684061                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     181419326.315939                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.325917                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.674083                       # Percentage of idle cycles
system.switch_cpus09.Branches                14759703                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     12208226      6.74%      6.74% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       114310067     63.15%     69.89% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          98001      0.05%     69.95% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     69.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd         58003      0.03%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt          2631      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv           813      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     69.98% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       39139727     21.62%     91.60% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      14868380      8.21%     99.81% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       336618      0.19%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        181022466                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits           28750690                       # DTB read hits
system.switch_cpus10.dtb.read_misses            16029                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses       27694399                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          12260890                       # DTB write hits
system.switch_cpus10.dtb.write_misses            2654                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      11271558                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           41011580                       # DTB hits
system.switch_cpus10.dtb.data_misses            18683                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses       38965957                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         145159978                       # ITB hits
system.switch_cpus10.itb.fetch_misses            4639                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     145164617                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              556646356                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         150523764                       # Number of instructions committed
system.switch_cpus10.committedOps           150523764                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    140682692                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses       104339                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            264495                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts      9302620                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          140682692                       # number of integer instructions
system.switch_cpus10.num_fp_insts              104339                       # number of float instructions
system.switch_cpus10.num_int_register_reads    209805548                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    118675244                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads        35537                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes        36090                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            41060464                       # number of memory refs
system.switch_cpus10.num_load_insts          28787028                       # Number of load instructions
system.switch_cpus10.num_store_insts         12273436                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     405772191.942857                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     150874164.057143                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.271041                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.728959                       # Percentage of idle cycles
system.switch_cpus10.Branches                10251250                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass      9037368      6.00%      6.00% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        99906558     66.36%     72.37% # Class of executed instruction
system.switch_cpus10.op_class::IntMult          76377      0.05%     72.42% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     72.42% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd         49826      0.03%     72.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     72.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt          4819      0.00%     72.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     72.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv          1471      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     72.46% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       28865291     19.17%     91.63% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      12276017      8.15%     99.78% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       324720      0.22%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        150542447                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           37790694                       # DTB read hits
system.switch_cpus11.dtb.read_misses            12957                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses       37000068                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          15058697                       # DTB write hits
system.switch_cpus11.dtb.write_misses            1937                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      14450112                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           52849391                       # DTB hits
system.switch_cpus11.dtb.data_misses            14894                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses       51450180                       # DTB accesses
system.switch_cpus11.itb.fetch_hits         162546396                       # ITB hits
system.switch_cpus11.itb.fetch_misses            3159                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses     162549555                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              556642588                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts         166257469                       # Number of instructions committed
system.switch_cpus11.committedOps           166257469                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    153240870                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses        96513                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            219846                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     11972777                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          153240870                       # number of integer instructions
system.switch_cpus11.num_fp_insts               96513                       # number of float instructions
system.switch_cpus11.num_int_register_reads    224711925                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    125772509                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads        24589                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes        25006                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            52887488                       # number of memory refs
system.switch_cpus11.num_load_insts          37818676                       # Number of load instructions
system.switch_cpus11.num_store_insts         15068812                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     390006934.393278                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     166635653.606722                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.299358                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.700642                       # Percentage of idle cycles
system.switch_cpus11.Branches                13008245                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     12119128      7.29%      7.29% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       100798353     60.62%     67.91% # Class of executed instruction
system.switch_cpus11.op_class::IntMult          92924      0.06%     67.97% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     67.97% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd         58324      0.04%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt          3204      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv           944      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     68.00% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       37871154     22.78%     90.78% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      15070004      9.06%     99.84% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       258328      0.16%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        166272363                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           45959740                       # DTB read hits
system.switch_cpus12.dtb.read_misses            16736                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       44992327                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          18827517                       # DTB write hits
system.switch_cpus12.dtb.write_misses            2553                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      18114860                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           64787257                       # DTB hits
system.switch_cpus12.dtb.data_misses            19289                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       63107187                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         198869107                       # ITB hits
system.switch_cpus12.itb.fetch_misses            3978                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     198873085                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              556642478                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         203283656                       # Number of instructions committed
system.switch_cpus12.committedOps           203283656                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    187262691                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses       123027                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            284225                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     14814141                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          187262691                       # number of integer instructions
system.switch_cpus12.num_fp_insts              123027                       # number of float instructions
system.switch_cpus12.num_int_register_reads    274966765                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    153020458                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads        26789                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes        27350                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            64832948                       # number of memory refs
system.switch_cpus12.num_load_insts          45994146                       # Number of load instructions
system.switch_cpus12.num_store_insts         18838802                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     352894797.098266                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     203747680.901734                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.366030                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.633970                       # Percentage of idle cycles
system.switch_cpus12.Branches                16085653                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     14940721      7.35%      7.35% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       122943173     60.47%     67.82% # Class of executed instruction
system.switch_cpus12.op_class::IntMult         126673      0.06%     67.88% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     67.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd         78286      0.04%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt          2505      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv           761      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     67.92% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       46055506     22.65%     90.58% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      18840420      9.27%     99.85% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       314900      0.15%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        203302945                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           50772452                       # DTB read hits
system.switch_cpus13.dtb.read_misses            17228                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses       49879042                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          20521557                       # DTB write hits
system.switch_cpus13.dtb.write_misses            2787                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      19880471                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           71294009                       # DTB hits
system.switch_cpus13.dtb.data_misses            20015                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses       69759513                       # DTB accesses
system.switch_cpus13.itb.fetch_hits         221974150                       # ITB hits
system.switch_cpus13.itb.fetch_misses            4176                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses     221978326                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              556642430                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         226026725                       # Number of instructions committed
system.switch_cpus13.committedOps           226026725                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    208415862                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses       130182                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            287476                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     16234035                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          208415862                       # number of integer instructions
system.switch_cpus13.num_fp_insts              130182                       # number of float instructions
system.switch_cpus13.num_int_register_reads    306178304                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    171032489                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads        29388                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes        29896                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            71340339                       # number of memory refs
system.switch_cpus13.num_load_insts          50807488                       # Number of load instructions
system.switch_cpus13.num_store_insts         20532851                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     330101244.250817                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     226541185.749183                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.406978                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.593022                       # Percentage of idle cycles
system.switch_cpus13.Branches                17629115                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     16416349      7.26%      7.26% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       137691250     60.91%     68.18% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         133077      0.06%     68.23% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     68.23% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd         84538      0.04%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt          3821      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv          1161      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     68.27% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       50860339     22.50%     90.77% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      20534449      9.08%     99.86% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       321756      0.14%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        226046740                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits           34035499                       # DTB read hits
system.switch_cpus14.dtb.read_misses            15643                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses       33217314                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          14290133                       # DTB write hits
system.switch_cpus14.dtb.write_misses            2535                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      13588192                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           48325632                       # DTB hits
system.switch_cpus14.dtb.data_misses            18178                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       46805506                       # DTB accesses
system.switch_cpus14.itb.fetch_hits         157368991                       # ITB hits
system.switch_cpus14.itb.fetch_misses            4031                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses     157373022                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              556642549                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts         161301357                       # Number of instructions committed
system.switch_cpus14.committedOps           161301357                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    149611377                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses       103817                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            242600                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     10901782                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          149611377                       # number of integer instructions
system.switch_cpus14.num_fp_insts              103817                       # number of float instructions
system.switch_cpus14.num_int_register_reads    221197056                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    123952526                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads        27741                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes        28124                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            48369056                       # number of memory refs
system.switch_cpus14.num_load_insts          34068293                       # Number of load instructions
system.switch_cpus14.num_store_insts         14300763                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     394969501.665260                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     161673047.334740                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.290443                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.709557                       # Percentage of idle cycles
system.switch_cpus14.Branches                11874860                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     10865313      6.74%      6.74% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       101555703     62.95%     69.69% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          98236      0.06%     69.75% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     69.75% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd         63788      0.04%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt          4560      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv          1388      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       34127448     21.16%     90.95% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      14302351      8.87%     99.81% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       300748      0.19%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        161319535                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           56683466                       # DTB read hits
system.switch_cpus15.dtb.read_misses            26081                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses       55596255                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          22362315                       # DTB write hits
system.switch_cpus15.dtb.write_misses            4465                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      21042624                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           79045781                       # DTB hits
system.switch_cpus15.dtb.data_misses            30546                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses       76638879                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         274664295                       # ITB hits
system.switch_cpus15.itb.fetch_misses            7289                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     274671584                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              556641984                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         280739570                       # Number of instructions committed
system.switch_cpus15.committedOps           280739570                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    259684429                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses       136444                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            345117                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     20248765                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          259684429                       # number of integer instructions
system.switch_cpus15.num_fp_insts              136444                       # number of float instructions
system.switch_cpus15.num_int_register_reads    385679746                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    216233123                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads        37184                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes        37617                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            79107812                       # number of memory refs
system.switch_cpus15.num_load_insts          56731600                       # Number of load instructions
system.switch_cpus15.num_store_insts         22376212                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     275255038.248528                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     281386945.751472                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.505508                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.494492                       # Percentage of idle cycles
system.switch_cpus15.Branches                22125917                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     19371296      6.90%      6.90% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       181488292     64.64%     71.54% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         122346      0.04%     71.58% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     71.58% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd         85404      0.03%     71.61% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     71.61% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt          6911      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv          2162      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       56826061     20.24%     91.86% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      22380723      7.97%     99.83% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       486921      0.17%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        280770116                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     40145697                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17688028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      5629526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        5801629                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      4849599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       952030                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                122                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15713038                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             58411                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            58411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13565661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       386335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2894897                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          157932                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        137114                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         295046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4460345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4460345                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2335482                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13377434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side       397267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      4145958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side       204882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      2630776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       247917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1439795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       420929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side      3303821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side       340988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      2954030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side       321678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      2585994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side       365749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side      4210159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side       217188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      2158860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side       506756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      5171377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side       309900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side      3234021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side       287752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      2497761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side       212623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      3102152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side       269028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      3678209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side       288579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side      4049894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side       244802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side      2819857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side       421261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side      4860610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              57900573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side     13976768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    158763845                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side      6968000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    102895384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      8740160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     48717728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     14691072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side    126197928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side     11693504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side    109497960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side     11004096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     96292656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side     12481600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side    159437736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side      7333568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     79827704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side     17672896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side    193531480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side     10619072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side    123750648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side      9882944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     94814888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side      7210880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side    118569944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side      9103872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side    144617064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side      9816192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side    157278616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side      8313664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side    109004248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side     14688000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side    187089440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2184483557                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14897325                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         55101555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.874729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.587433                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42824879     77.72%     77.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6410443     11.63%     89.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 957654      1.74%     91.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 722594      1.31%     92.40% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 531859      0.97%     93.37% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 430568      0.78%     94.15% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 386969      0.70%     94.85% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 356356      0.65%     95.50% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 327124      0.59%     96.09% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 304419      0.55%     96.64% # Request fanout histogram
system.tol2bus.snoop_fanout::10                288276      0.52%     97.17% # Request fanout histogram
system.tol2bus.snoop_fanout::11                299235      0.54%     97.71% # Request fanout histogram
system.tol2bus.snoop_fanout::12                323397      0.59%     98.30% # Request fanout histogram
system.tol2bus.snoop_fanout::13                299962      0.54%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::14                304626      0.55%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::15                298456      0.54%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 34719      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             18                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55101555                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028282                       # Number of seconds simulated
sim_ticks                                 28281882000                       # Number of ticks simulated
final_tick                               2616235609000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               84025891                       # Simulator instruction rate (inst/s)
host_op_rate                                 84025843                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              666510187                       # Simulator tick rate (ticks/s)
host_mem_usage                                 836940                       # Number of bytes of host memory used
host_seconds                                    42.43                       # Real time elapsed on the host
sim_insts                                  3565448443                       # Number of instructions simulated
sim_ops                                    3565448443                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       838656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     24651776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        37312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        86080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       116992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       612480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        79040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        51136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data         7360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26547200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       838656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       116992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        79040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst         2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1096768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12562304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12562304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        13104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       385184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         1345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         9570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst         1235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data          799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              414800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        196286                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             196286                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       280604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       122198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst         2263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data        83729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     29653472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    871645529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      1319290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data      3043645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      4136641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     21656267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      2794722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data      1808083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        42996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        97306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        61099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       138039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst        27155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       203664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        18103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst        81466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       260237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst        67888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data       131250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst        54310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data       101832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst       101832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data       101832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        52047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data       165194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       104095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       307759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             938664549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       280604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst         2263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     29653472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      1319290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      4136641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      2794722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        42996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        61099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst        27155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst        81466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst        67888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst        54310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst       101832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        52047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       104095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38779880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       444182039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            444182039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       444182039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       280604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       122198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst         2263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data        83729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     29653472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    871645529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      1319290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data      3043645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      4136641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     21656267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      2794722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data      1808083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        42996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        97306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        61099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       138039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst        27155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       203664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        18103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst        81466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       260237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst        67888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data       131250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst        54310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data       101832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst       101832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data       101832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        52047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data       165194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       104095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       307759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1382846587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     33                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     1248                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    407     34.29%     34.29% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92      7.75%     42.04% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    29      2.44%     44.48% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.08%     44.57% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   658     55.43%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1187                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     407     43.53%     43.53% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92      9.84%     53.37% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     29      3.10%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.11%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    406     43.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 935                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            28248461500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               1421000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              63277000      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        28320224000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.617021                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.787700                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 943     83.75%     83.75% # number of callpals executed
system.cpu00.kern.callpal::rdps                    61      5.42%     89.17% # number of callpals executed
system.cpu00.kern.callpal::rti                    122     10.83%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1126                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             122                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              78                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         447.591113                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             65941                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          128.791016                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   447.591113                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.874201                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.874201                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          114849                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         114849                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        35732                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         35732                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        19708                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        19708                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          839                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          839                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          689                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          689                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        55440                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          55440                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        55440                       # number of overall hits
system.cpu00.dcache.overall_hits::total         55440                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          117                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          171                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          171                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           22                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           66                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          288                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          288                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          288                       # number of overall misses
system.cpu00.dcache.overall_misses::total          288                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        35849                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        35849                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        19879                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        19879                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          755                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        55728                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        55728                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        55728                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        55728                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.003264                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.003264                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.008602                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.008602                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.025552                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.025552                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.087417                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.087417                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005168                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005168                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005168                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005168                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu00.dcache.writebacks::total              58                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             326                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           2016006                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             838                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         2405.735084                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst            1                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          511                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.001953                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.998047                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          357552                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         357552                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       178287                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        178287                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       178287                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         178287                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       178287                       # number of overall hits
system.cpu00.icache.overall_hits::total        178287                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          326                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          326                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          326                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          326                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          326                       # number of overall misses
system.cpu00.icache.overall_misses::total          326                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       178613                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       178613                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       178613                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       178613                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       178613                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       178613                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001825                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001825                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001825                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001825                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001825                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001825                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          326                       # number of writebacks
system.cpu00.icache.writebacks::total             326                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      503                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    117     26.29%     26.29% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    29      6.52%     32.81% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.22%     33.03% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   298     66.97%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                445                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            28303717000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              15025000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        28320327500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.389262                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.591011                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 385     81.40%     81.40% # number of callpals executed
system.cpu01.kern.callpal::rdps                    58     12.26%     93.66% # number of callpals executed
system.cpu01.kern.callpal::rti                     30      6.34%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  473                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                30                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements              61                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         346.061557                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            291400                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          734.005038                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   346.061557                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.675901                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.675901                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           27306                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          27306                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data         8556                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          8556                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         4699                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4699                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           93                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data           66                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        13255                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          13255                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        13255                       # number of overall hits
system.cpu01.dcache.overall_hits::total         13255                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           97                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           56                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            3                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           29                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          153                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          153                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          153                       # number of overall misses
system.cpu01.dcache.overall_misses::total          153                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data         8653                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         8653                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         4755                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         4755                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        13408                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        13408                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        13408                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        13408                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.011210                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.011210                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.011777                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.011777                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.031250                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.031250                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.305263                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.305263                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.011411                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.011411                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.011411                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.011411                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements              75                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            791366                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             587                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1348.153322                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst            9                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          503                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.017578                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.982422                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           77847                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          77847                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        38811                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         38811                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        38811                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          38811                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        38811                       # number of overall hits
system.cpu01.icache.overall_hits::total         38811                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst           75                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst           75                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst           75                       # number of overall misses
system.cpu01.icache.overall_misses::total           75                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        38886                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        38886                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        38886                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        38886                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        38886                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        38886                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.001929                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.001929                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.001929                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.001929                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.001929                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.001929                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu01.icache.writebacks::total              75                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   135729                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  29121     49.59%     49.59% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     6      0.01%     49.60% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    29      0.05%     49.65% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.00%     49.65% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 29571     50.35%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              58728                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   29121     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      6      0.01%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     29      0.05%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  29120     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               58277                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            26105396000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                429000      0.00%     92.18% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               1421000      0.01%     92.19% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     92.19% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            2213024500      7.81%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        28320435000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.984749                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.992321                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      0.01%      0.01% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      0.01%      0.02% # number of syscalls executed
system.cpu02.kern.syscall::4                    11371     99.93%     99.95% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      0.02%     99.96% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.01%     99.97% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.01%     99.98% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      0.01%     99.99% # number of syscalls executed
system.cpu02.kern.syscall::124                      1      0.01%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                11379                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  47      0.04%      0.05% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.00%      0.05% # number of callpals executed
system.cpu02.kern.callpal::swpipl               47245     45.00%     45.05% # number of callpals executed
system.cpu02.kern.callpal::rdps                  6187      5.89%     50.94% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%     50.94% # number of callpals executed
system.cpu02.kern.callpal::rti                  11447     10.90%     61.85% # number of callpals executed
system.cpu02.kern.callpal::callsys              11387     10.85%     72.69% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.00%     72.70% # number of callpals executed
system.cpu02.kern.callpal::rdunique             28664     27.30%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               104986                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           11494                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             11412                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             11412                      
system.cpu02.kern.mode_good::user               11412                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.992866                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.996420                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     139943434000     97.77%     97.77% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         3189798000      2.23%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     47                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          687916                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         510.858128                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          17104483                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          688272                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           24.851342                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   510.858128                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.997770                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.997770                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        35872452                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       35872452                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      9739955                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       9739955                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      6654554                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      6654554                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       250579                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       250579                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       258412                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       258412                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     16394509                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       16394509                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     16394509                       # number of overall hits
system.cpu02.dcache.overall_hits::total      16394509                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       465237                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       465237                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       213701                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       213701                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         9556                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         9556                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           81                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       678938                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       678938                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       678938                       # number of overall misses
system.cpu02.dcache.overall_misses::total       678938                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     10205192                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     10205192                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      6868255                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      6868255                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       260135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       260135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       258493                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       258493                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     17073447                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     17073447                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     17073447                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     17073447                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.045588                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.045588                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.031114                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.031114                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.036735                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.036735                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000313                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000313                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.039766                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.039766                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.039766                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.039766                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       330912                       # number of writebacks
system.cpu02.dcache.writebacks::total          330912                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          717396                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.998427                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          57078797                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          717908                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           79.507119                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.998427                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999997                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       112631787                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      112631787                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     55239792                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      55239792                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     55239792                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       55239792                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     55239792                       # number of overall hits
system.cpu02.icache.overall_hits::total      55239792                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       717401                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       717401                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       717401                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       717401                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       717401                       # number of overall misses
system.cpu02.icache.overall_misses::total       717401                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     55957193                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     55957193                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     55957193                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     55957193                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     55957193                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     55957193                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.012821                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.012821                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.012821                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.012821                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.012821                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.012821                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       717396                       # number of writebacks
system.cpu02.icache.writebacks::total          717396                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     1292                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    213     32.92%     32.92% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    29      4.48%     37.40% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.31%     37.71% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   403     62.29%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                647                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     213     46.81%     46.81% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     29      6.37%     53.19% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.44%     53.63% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    211     46.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 455                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            28296959000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               1421000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              21573500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        28320284000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.523573                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.703246                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.13%      0.13% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58      7.73%      7.87% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.67%      8.53% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 518     69.07%     77.60% # number of callpals executed
system.cpu03.kern.callpal::rdps                    59      7.87%     85.47% # number of callpals executed
system.cpu03.kern.callpal::rti                     98     13.07%     98.53% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      1.20%     99.73% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.27%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  750                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             156                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.429487                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.600897                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      29154304500     99.97%     99.97% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8194500      0.03%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2101                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         423.531059                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            154348                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2564                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           60.198128                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   423.531059                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.827209                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.827209                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          108693                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         108693                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        32068                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         32068                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        17493                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        17493                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          530                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          530                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          525                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          525                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        49561                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          49561                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        49561                       # number of overall hits
system.cpu03.dcache.overall_hits::total         49561                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1725                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1725                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          717                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          717                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           41                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           42                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2442                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2442                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2442                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        33793                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        33793                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        18210                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        18210                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          567                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          567                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        52003                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        52003                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        52003                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        52003                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.051046                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.051046                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.039374                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.039374                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.071804                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.071804                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.074074                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.074074                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.046959                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.046959                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.046959                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.046959                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1098                       # number of writebacks
system.cpu03.dcache.writebacks::total            1098                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1468                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           3756538                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1980                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1897.241414                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          362592                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         362592                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       179094                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        179094                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       179094                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         179094                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       179094                       # number of overall hits
system.cpu03.icache.overall_hits::total        179094                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1468                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1468                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1468                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1468                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1468                       # number of overall misses
system.cpu03.icache.overall_misses::total         1468                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       180562                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       180562                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       180562                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       180562                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       180562                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       180562                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.008130                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.008130                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.008130                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.008130                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.008130                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.008130                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1468                       # number of writebacks
system.cpu03.icache.writebacks::total            1468                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1716                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    359     38.31%     38.31% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    29      3.09%     41.41% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.11%     41.52% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   548     58.48%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                937                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     357     48.05%     48.05% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     29      3.90%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.13%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    356     47.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 743                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            28318199500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               1421000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              24237000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        28343969500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.994429                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.649635                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.792956                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      1.43%      1.43% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      5.04%      6.46% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 778     73.95%     80.42% # number of callpals executed
system.cpu04.kern.callpal::rdps                    59      5.61%     86.03% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.10%     86.12% # number of callpals executed
system.cpu04.kern.callpal::rti                    129     12.26%     98.38% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      1.43%     99.81% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.19%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 1052                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             181                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.530387                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.694245                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      79609247500     99.91%     99.91% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      0.09%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12849                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         362.807263                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            304841                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13361                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           22.815732                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   362.807263                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.708608                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.708608                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          394588                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         394588                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        89060                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         89060                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        85839                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        85839                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1209                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1209                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1298                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1298                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       174899                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         174899                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       174899                       # number of overall hits
system.cpu04.dcache.overall_hits::total        174899                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         6179                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         6179                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6916                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6916                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          158                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           52                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        13095                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        13095                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        13095                       # number of overall misses
system.cpu04.dcache.overall_misses::total        13095                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        95239                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        95239                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        92755                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        92755                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1350                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1350                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       187994                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       187994                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       187994                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       187994                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.064879                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.064879                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.074562                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.074562                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.115582                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.115582                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.038519                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.038519                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.069656                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.069656                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.069656                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.069656                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8154                       # number of writebacks
system.cpu04.dcache.writebacks::total            8154                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4820                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999114                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           3016552                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5331                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          565.851060                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999114                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999998                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1032877                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1032877                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       509207                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        509207                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       509207                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         509207                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       509207                       # number of overall hits
system.cpu04.icache.overall_hits::total        509207                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4821                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4821                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4821                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4821                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4821                       # number of overall misses
system.cpu04.icache.overall_misses::total         4821                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       514028                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       514028                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       514028                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       514028                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       514028                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       514028                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.009379                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009379                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.009379                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009379                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.009379                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009379                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4820                       # number of writebacks
system.cpu04.icache.writebacks::total            4820                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     34                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      658                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    170     29.88%     29.88% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    29      5.10%     34.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.18%     35.15% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   369     64.85%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                569                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     170     46.07%     46.07% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     29      7.86%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.27%     54.20% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    169     45.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 369                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            28233649500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               1421000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              22926000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        28258161000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.457995                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.648506                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::4                        1     50.00%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::45                       1     50.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    2                       # number of syscalls executed
system.cpu05.kern.callpal::swpctx                   1      0.16%      0.16% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 507     82.57%     82.74% # number of callpals executed
system.cpu05.kern.callpal::rdps                    65     10.59%     93.32% # number of callpals executed
system.cpu05.kern.callpal::rti                     32      5.21%     98.53% # number of callpals executed
system.cpu05.kern.callpal::callsys                  3      0.49%     99.02% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 6      0.98%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  614                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              34                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 3                      
system.cpu05.kern.mode_good::user                   2                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.088235                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.138889                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel          1652500     66.82%     66.82% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user             820500     33.18%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      1                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1302                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         444.705930                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             36185                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1717                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.074549                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   444.705930                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.868566                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.868566                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           60663                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          60663                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        17547                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         17547                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        10177                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        10177                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          179                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          176                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        27724                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          27724                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        27724                       # number of overall hits
system.cpu05.dcache.overall_hits::total         27724                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1163                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1163                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          297                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          297                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           37                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           34                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         1460                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1460                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         1460                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1460                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        18710                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        18710                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        10474                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        10474                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          210                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          210                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        29184                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        29184                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        29184                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        29184                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.062159                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.062159                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.028356                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.028356                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.171296                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.171296                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.161905                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.161905                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.050027                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.050027                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.050027                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.050027                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          277                       # number of writebacks
system.cpu05.dcache.writebacks::total             277                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1543                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           2076985                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            2055                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1010.698297                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          190403                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         190403                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        92887                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         92887                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        92887                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          92887                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        92887                       # number of overall hits
system.cpu05.icache.overall_hits::total         92887                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1543                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1543                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1543                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1543                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1543                       # number of overall misses
system.cpu05.icache.overall_misses::total         1543                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        94430                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        94430                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        94430                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        94430                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        94430                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        94430                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.016340                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.016340                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.016340                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.016340                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.016340                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.016340                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1543                       # number of writebacks
system.cpu05.icache.writebacks::total            1543                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      513                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    117     25.71%     25.71% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    29      6.37%     32.09% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.22%     32.31% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   308     67.69%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                455                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            28305633000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              15160000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        28322378500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.376623                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578022                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 395     81.78%     81.78% # number of callpals executed
system.cpu06.kern.callpal::rdps                    58     12.01%     93.79% # number of callpals executed
system.cpu06.kern.callpal::rti                     30      6.21%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  483                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             355                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         292.759580                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            158432                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             650                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          243.741538                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   292.759580                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.571796                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.571796                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           38400                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          38400                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        12259                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         12259                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         6017                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         6017                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           93                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data           71                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        18276                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          18276                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        18276                       # number of overall hits
system.cpu06.dcache.overall_hits::total         18276                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          439                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          439                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           58                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            7                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           24                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          497                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          497                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          497                       # number of overall misses
system.cpu06.dcache.overall_misses::total          497                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        12698                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        12698                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         6075                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         6075                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        18773                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        18773                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        18773                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        18773                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.034572                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.034572                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.009547                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.009547                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.070000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.070000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.252632                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.252632                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.026474                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.026474                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.026474                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.026474                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           47                       # number of writebacks
system.cpu06.dcache.writebacks::total              47                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             179                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           1213169                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             691                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1755.671491                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          119837                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         119837                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        59650                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         59650                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        59650                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          59650                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        59650                       # number of overall hits
system.cpu06.icache.overall_hits::total         59650                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          179                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          179                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          179                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          179                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          179                       # number of overall misses
system.cpu06.icache.overall_misses::total          179                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        59829                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        59829                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        59829                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        59829                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        59829                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        59829                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.002992                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002992                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.002992                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002992                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.002992                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002992                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          179                       # number of writebacks
system.cpu06.icache.writebacks::total             179                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      513                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    117     25.71%     25.71% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    29      6.37%     32.09% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.22%     32.31% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   308     67.69%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                455                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            28303417500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              15160000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        28320163000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.376623                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578022                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 395     81.78%     81.78% # number of callpals executed
system.cpu07.kern.callpal::rdps                    58     12.01%     93.79% # number of callpals executed
system.cpu07.kern.callpal::rti                     30      6.21%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  483                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             372                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         368.249280                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            140772                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             723                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          194.705394                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   368.249280                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.719237                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.719237                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           38358                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          38358                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        12233                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         12233                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         6014                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         6014                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           91                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data           71                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        18247                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          18247                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        18247                       # number of overall hits
system.cpu07.dcache.overall_hits::total         18247                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          446                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           56                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            8                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           24                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          502                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          502                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          502                       # number of overall misses
system.cpu07.dcache.overall_misses::total          502                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        12679                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        12679                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         6070                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         6070                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        18749                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        18749                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        18749                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        18749                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.035176                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.035176                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.009226                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.009226                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.080808                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.080808                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.252632                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.252632                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.026775                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.026775                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.026775                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.026775                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu07.dcache.writebacks::total              43                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             183                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1958516                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             695                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2818.008633                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          119745                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         119745                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        59598                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         59598                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        59598                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          59598                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        59598                       # number of overall hits
system.cpu07.icache.overall_hits::total         59598                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          183                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          183                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          183                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          183                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          183                       # number of overall misses
system.cpu07.icache.overall_misses::total          183                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        59781                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        59781                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        59781                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        59781                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        59781                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        59781                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003061                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003061                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003061                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003061                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003061                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003061                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          183                       # number of writebacks
system.cpu07.icache.writebacks::total             183                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      525                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    122     26.12%     26.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    29      6.21%     32.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.21%     32.55% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   315     67.45%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                467                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     122     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     29     10.62%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.37%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    121     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 273                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            28303395500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              15393000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        28320374000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.384127                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.584582                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                 407     82.22%     82.22% # number of callpals executed
system.cpu08.kern.callpal::rdps                    58     11.72%     93.94% # number of callpals executed
system.cpu08.kern.callpal::rti                     30      6.06%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  495                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements             448                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         446.050702                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             80269                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             872                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           92.051606                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   446.050702                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.871193                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.871193                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           39270                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          39270                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        12397                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         12397                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data         6086                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         6086                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data           98                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data           68                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        18483                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          18483                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        18483                       # number of overall hits
system.cpu08.dcache.overall_hits::total         18483                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data          560                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          560                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data           78                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           13                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           33                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data          638                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          638                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data          638                       # number of overall misses
system.cpu08.dcache.overall_misses::total          638                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        12957                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        12957                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data         6164                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6164                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        19121                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        19121                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        19121                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        19121                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.043220                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.043220                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.012654                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.012654                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.117117                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.117117                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.326733                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.326733                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.033366                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.033366                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.033366                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.033366                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu08.dcache.writebacks::total              88                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             253                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           3987471                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             765                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5212.380392                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          122223                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         122223                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst        60732                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         60732                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst        60732                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          60732                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst        60732                       # number of overall hits
system.cpu08.icache.overall_hits::total         60732                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst          253                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst          253                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          253                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst          253                       # number of overall misses
system.cpu08.icache.overall_misses::total          253                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst        60985                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        60985                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst        60985                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        60985                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst        60985                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        60985                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.004149                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.004149                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.004149                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.004149                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.004149                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.004149                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          253                       # number of writebacks
system.cpu08.icache.writebacks::total             253                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      503                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    117     26.29%     26.29% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    29      6.52%     32.81% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      0.22%     33.03% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   298     66.97%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                445                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            28303673000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              15025000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        28320283500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.389262                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.591011                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                 385     81.40%     81.40% # number of callpals executed
system.cpu09.kern.callpal::rdps                    58     12.26%     93.66% # number of callpals executed
system.cpu09.kern.callpal::rti                     30      6.34%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  473                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements              59                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         320.630120                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            155912                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             368                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          423.673913                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   320.630120                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.626231                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.626231                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           27625                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          27625                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data         8655                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          8655                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data         4699                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         4699                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          104                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data           66                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        13354                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          13354                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        13354                       # number of overall hits
system.cpu09.dcache.overall_hits::total         13354                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data          130                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data           56                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           29                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data          186                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          186                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data          186                       # number of overall misses
system.cpu09.dcache.overall_misses::total          186                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data         8785                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         8785                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data         4755                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         4755                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        13540                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        13540                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        13540                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        13540                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.014798                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.014798                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.011777                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.011777                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.028037                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.028037                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.305263                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.305263                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.013737                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.013737                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.013737                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.013737                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              75                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           1698016                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             587                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         2892.701874                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           78507                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          78507                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst        39141                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         39141                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst        39141                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          39141                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst        39141                       # number of overall hits
system.cpu09.icache.overall_hits::total         39141                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst           75                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst           75                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst           75                       # number of overall misses
system.cpu09.icache.overall_misses::total           75                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst        39216                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        39216                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst        39216                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        39216                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst        39216                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        39216                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.001912                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001912                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.001912                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001912                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.001912                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001912                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu09.icache.writebacks::total              75                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      513                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    117     25.71%     25.71% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    29      6.37%     32.09% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.22%     32.31% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   308     67.69%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                455                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            28301590500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              15160000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        28318336000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.376623                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578022                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 395     81.78%     81.78% # number of callpals executed
system.cpu10.kern.callpal::rdps                    58     12.01%     93.79% # number of callpals executed
system.cpu10.kern.callpal::rti                     30      6.21%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  483                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             367                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         340.760043                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            128046                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             686                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          186.655977                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   340.760043                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.665547                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.665547                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           36650                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          36650                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        11579                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         11579                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         5780                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         5780                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          101                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           71                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        17359                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          17359                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        17359                       # number of overall hits
system.cpu10.dcache.overall_hits::total         17359                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          464                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          464                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           54                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            8                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           24                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          518                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          518                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          518                       # number of overall misses
system.cpu10.dcache.overall_misses::total          518                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        12043                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        12043                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         5834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5834                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        17877                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        17877                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        17877                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        17877                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038529                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038529                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.009256                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.009256                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.073394                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.073394                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.252632                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.252632                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.028976                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.028976                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.028976                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.028976                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu10.dcache.writebacks::total              31                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             168                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           1823452                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             680                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2681.547059                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          512                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          112474                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         112474                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        55985                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         55985                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        55985                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          55985                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        55985                       # number of overall hits
system.cpu10.icache.overall_hits::total         55985                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          168                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          168                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          168                       # number of overall misses
system.cpu10.icache.overall_misses::total          168                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        56153                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        56153                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        56153                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        56153                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        56153                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        56153                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002992                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002992                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002992                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002992                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002992                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002992                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          168                       # number of writebacks
system.cpu10.icache.writebacks::total             168                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      513                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    117     25.71%     25.71% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    29      6.37%     32.09% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.22%     32.31% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   308     67.69%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                455                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            28303553000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              15160000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        28320298500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.376623                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578022                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 395     81.78%     81.78% # number of callpals executed
system.cpu11.kern.callpal::rdps                    58     12.01%     93.79% # number of callpals executed
system.cpu11.kern.callpal::rti                     30      6.21%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  483                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             368                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         372.402296                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            174026                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             724                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          240.367403                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   372.402296                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.727348                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.727348                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           38706                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          38706                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        12341                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         12341                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         6014                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         6014                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          103                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data           71                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        18355                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          18355                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        18355                       # number of overall hits
system.cpu11.dcache.overall_hits::total         18355                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          482                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          482                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           56                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            8                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           24                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          538                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          538                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          538                       # number of overall misses
system.cpu11.dcache.overall_misses::total          538                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        12823                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        12823                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         6070                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         6070                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        18893                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        18893                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        18893                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        18893                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.037589                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.037589                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.009226                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.009226                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.072072                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.072072                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.252632                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.252632                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.028476                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.028476                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.028476                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.028476                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu11.dcache.writebacks::total              43                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             185                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            931985                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             697                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1337.137733                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst            9                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          503                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.017578                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.982422                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          120467                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         120467                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        59956                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         59956                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        59956                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          59956                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        59956                       # number of overall hits
system.cpu11.icache.overall_hits::total         59956                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          185                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          185                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          185                       # number of overall misses
system.cpu11.icache.overall_misses::total          185                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        60141                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        60141                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        60141                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        60141                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        60141                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        60141                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003076                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003076                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003076                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003076                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003076                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          185                       # number of writebacks
system.cpu11.icache.writebacks::total             185                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      513                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    117     25.71%     25.71% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    29      6.37%     32.09% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.22%     32.31% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   308     67.69%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                455                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            28305488500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              15160000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        28322234000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.376623                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578022                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 395     81.78%     81.78% # number of callpals executed
system.cpu12.kern.callpal::rdps                    58     12.01%     93.79% # number of callpals executed
system.cpu12.kern.callpal::rti                     30      6.21%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  483                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             355                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         328.796224                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            156888                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             680                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          230.717647                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   328.796224                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.642180                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.642180                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           38488                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          38488                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        12292                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         12292                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         6012                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         6012                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           97                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data           70                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        18304                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          18304                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        18304                       # number of overall hits
system.cpu12.dcache.overall_hits::total         18304                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          447                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           58                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            7                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           25                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          505                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          505                       # number of overall misses
system.cpu12.dcache.overall_misses::total          505                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        12739                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        12739                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         6070                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         6070                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        18809                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        18809                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        18809                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        18809                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.035089                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.035089                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.009555                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.009555                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.067308                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.067308                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.263158                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.263158                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026849                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026849                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026849                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026849                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           49                       # number of writebacks
system.cpu12.dcache.writebacks::total              49                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             178                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            607771                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             690                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          880.827536                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst            1                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          511                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.001953                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.998047                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          120040                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         120040                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        59753                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         59753                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        59753                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          59753                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        59753                       # number of overall hits
system.cpu12.icache.overall_hits::total         59753                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          178                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          178                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          178                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          178                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          178                       # number of overall misses
system.cpu12.icache.overall_misses::total          178                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        59931                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        59931                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        59931                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        59931                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        59931                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        59931                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002970                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002970                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002970                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002970                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002970                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002970                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          178                       # number of writebacks
system.cpu12.icache.writebacks::total             178                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      513                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    117     25.71%     25.71% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    29      6.37%     32.09% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.22%     32.31% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   308     67.69%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                455                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 263                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            28303538000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              15160000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        28320283500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.376623                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578022                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 395     81.78%     81.78% # number of callpals executed
system.cpu13.kern.callpal::rdps                    58     12.01%     93.79% # number of callpals executed
system.cpu13.kern.callpal::rti                     30      6.21%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  483                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             313                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         367.195696                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            205099                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             665                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          308.419549                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   367.195696                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.717179                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.717179                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           36748                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          36748                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        11677                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         11677                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         5766                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         5766                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          107                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          107                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data           66                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        17443                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          17443                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        17443                       # number of overall hits
system.cpu13.dcache.overall_hits::total         17443                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          426                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          426                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           69                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            7                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           29                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          495                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          495                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          495                       # number of overall misses
system.cpu13.dcache.overall_misses::total          495                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        12103                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        12103                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         5835                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         5835                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        17938                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        17938                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        17938                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        17938                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.035198                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.035198                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.011825                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.011825                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.061404                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.061404                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.305263                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.305263                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027595                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027595                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027595                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027595                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu13.dcache.writebacks::total              25                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             182                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2013524                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             694                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         2901.331412                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst            1                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          511                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.001953                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.998047                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          112796                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         112796                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        56125                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         56125                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        56125                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          56125                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        56125                       # number of overall hits
system.cpu13.icache.overall_hits::total         56125                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          182                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          182                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          182                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          182                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          182                       # number of overall misses
system.cpu13.icache.overall_misses::total          182                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        56307                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        56307                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        56307                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        56307                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        56307                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        56307                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003232                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003232                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003232                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003232                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003232                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003232                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          182                       # number of writebacks
system.cpu13.icache.writebacks::total             182                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      561                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    141     28.03%     28.03% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    29      5.77%     33.80% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.20%     34.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   332     66.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                503                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     141     45.34%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     29      9.32%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.32%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    140     45.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 311                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            28303076500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               1421000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              15621500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        28320283500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.421687                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.618290                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 443     83.43%     83.43% # number of callpals executed
system.cpu14.kern.callpal::rdps                    58     10.92%     94.35% # number of callpals executed
system.cpu14.kern.callpal::rti                     30      5.65%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  531                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             388                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         446.530439                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            263859                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             812                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          324.949507                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   446.530439                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.872130                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.872130                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           40136                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          40136                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        12794                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         12794                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         6270                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         6270                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           98                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data           71                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        19064                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          19064                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        19064                       # number of overall hits
system.cpu14.dcache.overall_hits::total         19064                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          485                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          485                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           59                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           59                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            9                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           25                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          544                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          544                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          544                       # number of overall misses
system.cpu14.dcache.overall_misses::total          544                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        13279                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        13279                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         6329                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         6329                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        19608                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        19608                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        19608                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        19608                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.036524                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.036524                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.009322                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.009322                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.084112                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.084112                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.260417                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.260417                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.027744                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.027744                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.027744                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.027744                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           54                       # number of writebacks
system.cpu14.dcache.writebacks::total              54                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             182                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           1411599                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             694                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         2034.004323                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst            3                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          509                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.005859                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.994141                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          124876                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         124876                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        62165                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         62165                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        62165                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          62165                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        62165                       # number of overall hits
system.cpu14.icache.overall_hits::total         62165                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          182                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          182                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          182                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          182                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          182                       # number of overall misses
system.cpu14.icache.overall_misses::total          182                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        62347                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        62347                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        62347                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        62347                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        62347                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        62347                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.002919                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.002919                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.002919                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.002919                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.002919                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.002919                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          182                       # number of writebacks
system.cpu14.icache.writebacks::total             182                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      589                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    155     29.19%     29.19% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    29      5.46%     34.65% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.38%     35.03% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   345     64.97%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                531                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     155     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     29      8.50%     53.96% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.59%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    155     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 341                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            28302793000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               1421000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              15874500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        28320283500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.449275                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.642185                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 471     84.26%     84.26% # number of callpals executed
system.cpu15.kern.callpal::rdps                    58     10.38%     94.63% # number of callpals executed
system.cpu15.kern.callpal::rti                     30      5.37%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  559                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              30                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             327                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         473.081902                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             45969                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             778                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           59.086118                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   473.081902                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.923988                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.923988                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           37220                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          37220                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        11712                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         11712                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         5918                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         5918                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          111                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           69                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        17630                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          17630                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        17630                       # number of overall hits
system.cpu15.dcache.overall_hits::total         17630                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          449                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           74                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            8                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           28                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          523                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          523                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          523                       # number of overall misses
system.cpu15.dcache.overall_misses::total          523                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        12161                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        12161                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         5992                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         5992                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        18153                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        18153                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        18153                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        18153                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.036921                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.036921                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.012350                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.012350                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.067227                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.067227                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.288660                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.288660                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.028811                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.028811                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.028811                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028811                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu15.dcache.writebacks::total              74                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             183                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2033056                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             695                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         2925.260432                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          112331                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         112331                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        55891                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         55891                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        55891                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          55891                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        55891                       # number of overall hits
system.cpu15.icache.overall_hits::total         55891                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          183                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          183                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          183                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          183                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          183                       # number of overall misses
system.cpu15.icache.overall_misses::total          183                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        56074                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        56074                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        56074                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        56074                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        56074                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        56074                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003264                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003264                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003264                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003264                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003264                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003264                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          183                       # number of writebacks
system.cpu15.icache.writebacks::total             183                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  623                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 623                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2898                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2898                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   129504                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1927                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1943                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17343                       # Number of tag accesses
system.iocache.tags.data_accesses               17343                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    421478                       # number of replacements
system.l2.tags.tagsinuse                  3962.361859                       # Cycle average of tags in use
system.l2.tags.total_refs                     2095079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    425535                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.923400                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1534.283850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     0.879006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.282408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.004809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.285649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   275.590678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  2044.597028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     2.210994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     1.910791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     5.803771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     9.660648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst    42.148608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    32.050304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.109802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.135135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.220097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.468509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     3.017679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     0.871940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.000295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.272102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.789883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     0.232201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.291469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.174696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.168754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.380412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.199610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.205387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.455435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.889704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     3.770203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.374581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.067283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.499169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.001417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.002359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.010290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.007825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967374                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4057                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990479                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22458199                       # Number of tag accesses
system.l2.tags.data_accesses                 22458199                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       340955                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           340955                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       658279                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           658279                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        48941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49604                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst           74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       704297                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         2993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          308                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst           75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst          132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst          159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             710265                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data           30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       246224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         2617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data          185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data           79                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data           90                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data           96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            251101                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          202                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           30                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst           74                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data           30                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       704297                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       295165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          885                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          885                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         2993                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         3147                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          302                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data          190                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst           75                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data           59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst          132                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data           83                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          137                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data           90                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst          159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          137                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data           96                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1010970                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          202                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           30                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst           74                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data           30                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       704297                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       295165                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          885                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          885                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         2993                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         3147                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          308                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          302                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          160                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          126                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          156                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          116                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          241                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data          190                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst           75                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data           59                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst          132                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data           83                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          155                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          149                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          154                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          111                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          137                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data           90                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst          159                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          126                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          137                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data           96                       # number of overall hits
system.l2.overall_hits::total                 1010970                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                848                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           52                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              384                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       164472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         6281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              171686                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        13104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst         1235                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17137                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       220721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          789                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         3292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data           73                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          226013                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           54                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        13104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       385193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          583                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         1347                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         1828                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         9573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst         1235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data          804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           66                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data           90                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           63                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           73                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data          139                       # number of demand (read+write) misses
system.l2.demand_misses::total                 414836                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          124                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           54                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data           37                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        13104                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       385193                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          583                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         1347                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         1828                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         9573                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst         1235                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data          804                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           43                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           66                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data           90                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data            8                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          115                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           63                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           45                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           49                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           73                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data          139                       # number of overall misses
system.l2.overall_misses::total                414836                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       340955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       340955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       658279                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       658279                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          140                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              863                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            389                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       213413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         6811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            221290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       717401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         4821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst          253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst          168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst          182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         727402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       466945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data         1589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         5909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data          869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data          258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        477114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          326                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data           84                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       717401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       680358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1468                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data         2232                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         4821                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        12720                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1543                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         1106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          179                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst          253                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data          280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          198                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          185                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          212                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          178                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          139                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst          182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          199                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1425806                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          326                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data           84                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       717401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       680358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1468                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data         2232                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         4821                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        12720                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1543                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         1106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          179                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst          253                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data          280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          198                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          185                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          212                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          178                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          139                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst          182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          199                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1425806                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.992857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.958763                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.912281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.927273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.979167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.982619                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.964286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.960000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.987147                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.770675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.867807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.922185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.940928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.444444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.722222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.772727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.615385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.775842                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.380368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.013333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.018266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.397139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.379174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.800389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.106145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.147541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.047431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.214286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.162162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.134831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.247253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.126374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.251366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023559                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.531250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.491525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.472692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.496539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.557116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.668585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.231788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.323171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.282946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.575269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.251256                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.258741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.262295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.342391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.549296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.473709                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.380368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.642857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.013333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.552239                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.018266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.566162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.397139                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.603495                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.379174                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.752594                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.800389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.726944                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.106145                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.254438                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.147541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.362637                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.047431                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.321429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.119403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.214286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.580808                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.162162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.297170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.134831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.288462                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.247253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.352518                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.126374                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.366834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.251366                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.591489                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290948                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.380368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.642857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.013333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.552239                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.018266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.566162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.397139                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.603495                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.379174                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.752594                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.800389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.726944                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.106145                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.254438                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.147541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.362637                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.047431                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.321429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.119403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.214286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.580808                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.162162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.297170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.134831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.288462                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.247253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.352518                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.126374                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.366834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.251366                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.591489                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290948                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               194366                       # number of writebacks
system.l2.writebacks::total                    194366                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 616                       # Transaction distribution
system.membus.trans_dist::ReadResp             243773                       # Transaction distribution
system.membus.trans_dist::WriteReq                978                       # Transaction distribution
system.membus.trans_dist::WriteResp               978                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       196286                       # Transaction distribution
system.membus.trans_dist::CleanEvict           209038                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1044                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            564                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1264                       # Transaction distribution
system.membus.trans_dist::ReadExReq            171813                       # Transaction distribution
system.membus.trans_dist::ReadExResp           171654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        243157                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1236043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1239231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1245005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38986880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38993448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39116776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            825423                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  825423    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              825423                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              37078                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             21139                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              58217                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             20206                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         20206                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               56640481                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            178613                       # Number of instructions committed
system.switch_cpus00.committedOps              178613                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       171354                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             14008                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        11977                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             171354                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       221733                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       133215                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               58431                       # number of memory refs
system.switch_cpus00.num_load_insts             37262                       # Number of load instructions
system.switch_cpus00.num_store_insts            21169                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     56461658.793320                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     178822.206680                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.003157                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.996843                       # Percentage of idle cycles
system.switch_cpus00.Branches                   28706                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          773      0.43%      0.43% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          110782     62.02%     62.46% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            297      0.17%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          39688     22.22%     84.84% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         21227     11.88%     96.73% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         5846      3.27%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           178613                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits               8749                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              4881                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              13630                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              6067                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          6067                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               56640685                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             38886                       # Number of instructions committed
system.switch_cpus01.committedOps               38886                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        37030                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              1680                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         2523                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              37030                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads        50134                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        29353                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               13660                       # number of memory refs
system.switch_cpus01.num_load_insts              8749                       # Number of load instructions
system.switch_cpus01.num_store_insts             4911                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     56601776.159770                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     38908.840230                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000687                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999313                       # Percentage of idle cycles
system.switch_cpus01.Branches                    5068                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          263      0.68%      0.68% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           22573     58.05%     58.73% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            145      0.37%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus01.op_class::MemRead           8944     23.00%     82.10% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          4911     12.63%     94.73% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         2050      5.27%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            38886                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           10427982                       # DTB read hits
system.switch_cpus02.dtb.read_misses            30061                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        2393036                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           7138160                       # DTB write hits
system.switch_cpus02.dtb.write_misses             370                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses        502783                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           17566142                       # DTB hits
system.switch_cpus02.dtb.data_misses            30431                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        2895819                       # DTB accesses
system.switch_cpus02.itb.fetch_hits           7197625                       # ITB hits
system.switch_cpus02.itb.fetch_misses             264                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses       7197889                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               56640888                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          55926750                       # Number of instructions committed
system.switch_cpus02.committedOps            55926750                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     54215165                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        92353                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           1802354                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      5712191                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           54215165                       # number of integer instructions
system.switch_cpus02.num_fp_insts               92353                       # number of float instructions
system.switch_cpus02.num_int_register_reads     74754068                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     40782621                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads        59761                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes        59712                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            17634162                       # number of memory refs
system.switch_cpus02.num_load_insts          10495448                       # Number of load instructions
system.switch_cpus02.num_store_insts          7138714                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     607150.735360                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     56033737.264640                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.989281                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.010719                       # Percentage of idle cycles
system.switch_cpus02.Branches                 7913417                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       651914      1.17%      1.17% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        36331548     64.93%     66.09% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          62098      0.11%     66.20% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     66.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         32096      0.06%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             1      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         17711      0.03%     66.29% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv          5918      0.01%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     66.30% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       11013020     19.68%     85.98% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       7147349     12.77%     98.76% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       695538      1.24%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         55957193                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              33818                       # DTB read hits
system.switch_cpus03.dtb.read_misses              327                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             18703                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              52521                       # DTB hits
system.switch_cpus03.dtb.data_misses              365                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2701                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             29220                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         29345                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               56640599                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            180176                       # Number of instructions committed
system.switch_cpus03.committedOps              180176                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       173005                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              4543                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        20356                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             173005                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads       230248                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       132404                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               53659                       # number of memory refs
system.switch_cpus03.num_load_insts             34703                       # Number of load instructions
system.switch_cpus03.num_store_insts            18956                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     56459697.600783                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     180901.399217                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.003194                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.996806                       # Percentage of idle cycles
system.switch_cpus03.Branches                   26855                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         3042      1.68%      1.68% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          113907     63.08%     64.77% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            248      0.14%     64.91% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.91% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.01%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          35936     19.90%     84.82% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         18965     10.50%     95.33% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         8437      4.67%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           180562                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              96138                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             94085                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             190223                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            167892                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        168044                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               56688360                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            513546                       # Number of instructions committed
system.switch_cpus04.committedOps              513546                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       494469                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             10985                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        53224                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             494469                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       706947                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       342180                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              191377                       # number of memory refs
system.switch_cpus04.num_load_insts             96977                       # Number of load instructions
system.switch_cpus04.num_store_insts            94400                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     56173076.450364                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     515283.549636                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.009090                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.990910                       # Percentage of idle cycles
system.switch_cpus04.Branches                   68211                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9989      1.94%      1.94% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          297004     57.78%     59.72% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            743      0.14%     59.87% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.87% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.23%     60.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.04%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          99404     19.34%     79.48% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         94479     18.38%     97.86% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        11010      2.14%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           514028                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              18917                       # DTB read hits
system.switch_cpus05.dtb.read_misses                4                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses            250                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             10733                       # DTB write hits
system.switch_cpus05.dtb.write_misses               1                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           137                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              29650                       # DTB hits
system.switch_cpus05.dtb.data_misses                5                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses            387                       # DTB accesses
system.switch_cpus05.itb.fetch_hits              8650                       # ITB hits
system.switch_cpus05.itb.fetch_misses               9                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses          8659                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               56516094                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             94425                       # Number of instructions committed
system.switch_cpus05.committedOps               94425                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        91284                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses           97                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              3701                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         8752                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              91284                       # number of integer instructions
system.switch_cpus05.num_fp_insts                  97                       # number of float instructions
system.switch_cpus05.num_int_register_reads       125004                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        70634                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads           40                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes           41                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               29701                       # number of memory refs
system.switch_cpus05.num_load_insts             18934                       # Number of load instructions
system.switch_cpus05.num_store_insts            10767                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     56421767.562142                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     94326.437858                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001669                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998331                       # Percentage of idle cycles
system.switch_cpus05.Branches                   13965                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          517      0.55%      0.55% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           60759     64.34%     64.89% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            323      0.34%     65.23% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     65.23% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            26      0.03%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            1      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     65.26% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          19347     20.49%     85.75% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         10770     11.41%     97.15% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         2687      2.85%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            94430                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              12798                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              6205                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              19003                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits              6157                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses          6157                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               56644787                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             59829                       # Number of instructions committed
system.switch_cpus06.committedOps               59829                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        57671                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              2390                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         4785                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              57671                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads        79475                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        46067                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               19033                       # number of memory refs
system.switch_cpus06.num_load_insts             12798                       # Number of load instructions
system.switch_cpus06.num_store_insts             6235                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     56584902.342789                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     59884.657211                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001057                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998943                       # Percentage of idle cycles
system.switch_cpus06.Branches                    8310                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          278      0.46%      0.46% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           37991     63.50%     63.96% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            235      0.39%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          12999     21.73%     86.08% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          6236     10.42%     96.51% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         2090      3.49%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            59829                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              12778                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              6199                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              18977                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              6157                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          6157                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               56640356                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             59781                       # Number of instructions committed
system.switch_cpus07.committedOps               59781                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        57627                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              2390                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         4770                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              57627                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads        79424                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        46043                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               19007                       # number of memory refs
system.switch_cpus07.num_load_insts             12778                       # Number of load instructions
system.switch_cpus07.num_store_insts             6229                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     56580524.092222                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     59831.907778                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001056                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998944                       # Percentage of idle cycles
system.switch_cpus07.Branches                    8293                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          278      0.47%      0.47% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           37971     63.52%     63.98% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            235      0.39%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          12978     21.71%     86.08% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          6229     10.42%     96.50% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         2090      3.50%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            59781                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              13068                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits              6304                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              19372                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits              6265                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses          6265                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               56640778                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts             60985                       # Number of instructions committed
system.switch_cpus08.committedOps               60985                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses        58834                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              2420                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts         4932                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts              58834                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads        81043                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes        46989                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               19402                       # number of memory refs
system.switch_cpus08.num_load_insts             13068                       # Number of load instructions
system.switch_cpus08.num_store_insts             6334                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     56579740.007145                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     61037.992855                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001078                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998922                       # Percentage of idle cycles
system.switch_cpus08.Branches                    8512                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass          226      0.37%      0.37% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu           38771     63.57%     63.95% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            238      0.39%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          13278     21.77%     86.11% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite          6334     10.39%     96.49% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         2138      3.51%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total            60985                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits               8892                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits              4892                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              13784                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits              6067                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses          6067                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               56640597                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts             39216                       # Number of instructions committed
system.switch_cpus09.committedOps               39216                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses        37349                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              1680                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts         2677                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts              37349                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads        50464                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes        29518                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               13814                       # number of memory refs
system.switch_cpus09.num_load_insts              8892                       # Number of load instructions
system.switch_cpus09.num_store_insts             4922                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     56601357.771968                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     39239.228032                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000693                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999307                       # Percentage of idle cycles
system.switch_cpus09.Branches                    5233                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass          263      0.67%      0.67% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           22749     58.01%     58.68% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            145      0.37%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus09.op_class::MemRead           9087     23.17%     82.22% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite          4922     12.55%     94.77% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         2050      5.23%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total            39216                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              12152                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              5973                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              18125                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              6157                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          6157                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               56636702                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             56153                       # Number of instructions committed
system.switch_cpus10.committedOps               56153                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        54042                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              2254                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         4500                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              54042                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads        74180                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        43032                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               18155                       # number of memory refs
system.switch_cpus10.num_load_insts             12152                       # Number of load instructions
system.switch_cpus10.num_store_insts             6003                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     56580506.630360                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     56195.369640                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000992                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999008                       # Percentage of idle cycles
system.switch_cpus10.Branches                    7847                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          275      0.49%      0.49% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           35215     62.71%     63.20% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            218      0.39%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          12352     22.00%     85.59% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          6003     10.69%     96.28% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         2090      3.72%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            56153                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              12934                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              6211                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              19145                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              6157                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          6157                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               56640627                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             60141                       # Number of instructions committed
system.switch_cpus11.committedOps               60141                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        57975                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              2390                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         4938                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              57975                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads        79784                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        46223                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               19175                       # number of memory refs
system.switch_cpus11.num_load_insts             12934                       # Number of load instructions
system.switch_cpus11.num_store_insts             6241                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     56580434.316757                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     60192.683243                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001063                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998937                       # Percentage of idle cycles
system.switch_cpus11.Branches                    8473                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          278      0.46%      0.46% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           38163     63.46%     63.92% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            235      0.39%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          13134     21.84%     86.15% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          6241     10.38%     96.52% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         2090      3.48%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            60141                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              12843                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              6204                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              19047                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              6157                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          6157                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               56644498                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             59931                       # Number of instructions committed
system.switch_cpus12.committedOps               59931                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        57772                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              2390                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         4840                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              57772                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads        79574                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        46118                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               19077                       # number of memory refs
system.switch_cpus12.num_load_insts             12843                       # Number of load instructions
system.switch_cpus12.num_store_insts             6234                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     56584511.502733                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     59986.497267                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001059                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998941                       # Percentage of idle cycles
system.switch_cpus12.Branches                    8368                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          278      0.46%      0.46% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           38051     63.49%     63.96% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            235      0.39%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          13043     21.76%     86.11% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          6234     10.40%     96.51% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         2090      3.49%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            59931                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              12217                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              5979                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              18196                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              6157                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          6157                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               56640597                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             56307                       # Number of instructions committed
system.switch_cpus13.committedOps               56307                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        54189                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              2254                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         4570                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              54189                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads        74334                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        43108                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               18226                       # number of memory refs
system.switch_cpus13.num_load_insts             12217                       # Number of load instructions
system.switch_cpus13.num_store_insts             6009                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     56584243.556526                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     56353.443474                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000995                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999005                       # Percentage of idle cycles
system.switch_cpus13.Branches                    7924                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          275      0.49%      0.49% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           35298     62.69%     63.18% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            218      0.39%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          12417     22.05%     85.62% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          6009     10.67%     96.29% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         2090      3.71%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            56307                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              13386                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              6464                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              19850                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              6589                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          6589                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               56640597                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             62347                       # Number of instructions committed
system.switch_cpus14.committedOps               62347                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        60137                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              2474                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         5020                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              60137                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads        82746                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        48031                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               19880                       # number of memory refs
system.switch_cpus14.num_load_insts             13386                       # Number of load instructions
system.switch_cpus14.num_store_insts             6494                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     56578195.352134                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     62401.647866                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001102                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998898                       # Percentage of idle cycles
system.switch_cpus14.Branches                    8687                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          222      0.36%      0.36% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           39524     63.39%     63.75% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            235      0.38%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.13% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          13590     21.80%     85.92% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          6494     10.42%     96.34% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         2282      3.66%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            62347                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              12280                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              6139                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              18419                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              6841                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          6841                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               56640597                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             56074                       # Number of instructions committed
system.switch_cpus15.committedOps               56074                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        53893                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              2250                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         4423                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              53893                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads        73593                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        42850                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               18449                       # number of memory refs
system.switch_cpus15.num_load_insts             12280                       # Number of load instructions
system.switch_cpus15.num_store_insts             6169                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     56584476.873020                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     56120.126980                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000991                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999009                       # Percentage of idle cycles
system.switch_cpus15.Branches                    7810                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          218      0.39%      0.39% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           34606     61.71%     62.10% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            200      0.36%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     62.46% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          12486     22.27%     84.73% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          6170     11.00%     95.73% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         2394      4.27%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            56074                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      2874243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1361500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       212096                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          18934                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         8028                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1216759                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               978                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       340955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       658279                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          300599                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1027                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           569                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           221449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          221449                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        727402                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       488741                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side      2088241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      2003972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         6806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        38370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         4069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         4025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side          497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4181397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        16467                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         4800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side         7216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     87733760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     65230296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       129664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       224832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       501376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1364840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       161664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       110341                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        12608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        32944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        12736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        33200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        17728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        44528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         4800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side         9328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        12352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        33456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        11840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        35504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        11904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        33584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        12608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        30896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        12672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        36592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        14656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        35824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              155963432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          425332                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3301169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.585577                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.599014                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3008886     91.15%     91.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 132759      4.02%     95.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13777      0.42%     95.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8246      0.25%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2338      0.07%     95.91% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3470      0.11%     96.01% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1058      0.03%     96.04% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2254      0.07%     96.11% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    524      0.02%     96.13% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   7632      0.23%     96.36% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  4695      0.14%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  3589      0.11%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 23766      0.72%     97.33% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 23531      0.71%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 21634      0.66%     98.70% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 42232      1.28%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   778      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3301169                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
