Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Mon Sep 30 15:53:51 2013
| Host         : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
| Command      : report_timing_summary -file vc709_reference_nic_timing_summary_routed.rpt -pb vc709_reference_nic_timing_summary_routed.pb
| Design       : vc709_reference_nic
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.09 2013-05-24
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 673 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 1014 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 4 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 11 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 2365 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 4 related clock pairs.
 There are 11 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.139        0.000                      0                54693        0.015        0.000                      0                54525        0.000        0.000                       0                 24279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk156                       {0.000 3.200}        6.400           156.250         
dclk                         {0.000 6.400}        12.800          78.125          
mcb_clk_ref                  {0.000 2.500}        5.000           200.000         
  clk50                      {0.000 10.000}       20.000          50.000          
refclk                       {0.000 3.200}        6.400           156.250         
  clk156_buf                 {0.000 3.200}        6.400           156.250         
  clkfbout                   {0.000 3.200}        6.400           156.250         
  dclk_buf                   {0.000 6.400}        12.800          78.125          
sys_clk                      {0.000 5.000}        10.000          100.000         
vc709_pcie_x8_gen3_rxoutclk  {0.000 5.000}        10.000          100.000         
vc709_pcie_x8_gen3_txoutclk  {0.000 5.000}        10.000          100.000         
  clk_125mhz                 {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux           {0.000 4.000}        8.000           125.000         
  clk_250mhz                 {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux           {0.000 2.000}        4.000           250.000         
  mmcm_fb                    {0.000 5.000}        10.000          100.000         
  userclk1                   {0.000 1.000}        2.000           500.000         
  userclk2                   {0.000 2.000}        4.000           250.000         
vc709_pcie_x8_gen3_userclk   {0.000 2.000}        4.000           250.000         
xgemac_clk_156               {0.000 3.200}        6.400           156.250         
xphy_rxusrclkout0            {0.000 1.551}        3.103           322.269         
xphy_rxusrclkout1            {0.000 1.551}        3.103           322.269         
xphy_rxusrclkout2            {0.000 1.551}        3.103           322.269         
xphy_rxusrclkout3            {0.000 1.551}        3.103           322.269         
xphy_txusrclkout0            {0.000 1.551}        3.103           322.269         
xphy_txusrclkout1            {0.000 1.551}        3.103           322.269         
xphy_txusrclkout2            {0.000 1.551}        3.103           322.269         
xphy_txusrclkout3            {0.000 1.551}        3.103           322.269         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk156                             0.270        0.000                      0                29217        0.048        0.000                      0                29049        2.432        0.000                       0                 14994  
dclk                              10.174        0.000                      0                   60        0.138        0.000                      0                   60        6.000        0.000                       0                    72  
mcb_clk_ref                        4.449        0.000                      0                    2        0.188        0.000                      0                    2        2.100        0.000                       0                     3  
  clk50                           14.326        0.000                      0                  435        0.095        0.000                      0                  435        9.232        0.000                       0                   130  
refclk                             5.226        0.000                      0                   21        0.137        0.000                      0                   21        1.700        0.000                       0                    19  
  clk156_buf                                                                                                                                                                   4.991        0.000                       0                     2  
  clkfbout                                                                                                                                                                     5.329        0.000                       0                     1  
  dclk_buf                                                                                                                                                                    11.392        0.000                       0                     2  
vc709_pcie_x8_gen3_txoutclk                                                                                                                                                    3.000        0.000                       0                     8  
  clk_125mhz                       0.785        0.000                      0                 1793        0.073        0.000                      0                 1793        2.286        0.000                       0                   831  
    clk_125mhz_mux                 4.367        0.000                      0                 5299        0.054        0.000                      0                 5299        0.409        0.000                       0                  2349  
  clk_250mhz                                                                                                                                                                   2.592        0.000                       0                     2  
    clk_250mhz_mux                 0.367        0.000                      0                 5299        0.054        0.000                      0                 5299        0.000        0.000                       0                  2349  
  mmcm_fb                                                                                                                                                                      8.929        0.000                       0                     1  
  userclk1                         0.143        0.000                      0                 1100        0.015        0.000                      0                 1100        0.000        0.000                       0                    27  
  userclk2                         0.470        0.000                      0                 2338        0.068        0.000                      0                 2338        0.000        0.000                       0                   691  
xgemac_clk_156                                                                                                                                                                 4.992        0.000                       0                     1  
xphy_rxusrclkout0                  0.342        0.000                      0                 3199        0.072        0.000                      0                 3199        0.272        0.000                       0                  1141  
xphy_rxusrclkout1                  0.412        0.000                      0                 3199        0.081        0.000                      0                 3199        0.272        0.000                       0                  1141  
xphy_rxusrclkout2                  0.150        0.000                      0                 3199        0.068        0.000                      0                 3199        0.272        0.000                       0                  1141  
xphy_rxusrclkout3                  0.139        0.000                      0                 3199        0.058        0.000                      0                 3199        0.272        0.000                       0                  1141  
xphy_txusrclkout0                  0.394        0.000                      0                 1135        0.069        0.000                      0                 1135        0.272        0.000                       0                   590  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux  clk_125mhz            4.468        0.000                      0                   45        0.323        0.000                      0                   45  
clk_250mhz_mux  clk_125mhz            0.468        0.000                      0                   45        0.132        0.000                      0                   45  
clk_125mhz      clk_125mhz_mux        5.279        0.000                      0                   18        0.368        0.000                      0                   18  
clk_125mhz      clk_250mhz_mux        1.279        0.000                      0                   18        0.177        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Path Group Table
| ----------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk156             clk156                   3.758        0.000                      0                   68        0.290        0.000                      0                   68  
**async_default**  refclk             refclk                   5.321        0.000                      0                    8        0.368        0.000                      0                    8  
**async_default**  clk_125mhz_mux     userclk2                 1.147        0.000                      0                    2        0.432        0.000                      0                    2  
**async_default**  clk_250mhz_mux     userclk2                 1.147        0.000                      0                    2        0.432        0.000                      0                    2  
**async_default**  userclk2           userclk2                 1.379        0.000                      0                   15        0.283        0.000                      0                   15  
**async_default**  xphy_rxusrclkout0  xphy_rxusrclkout0        1.730        0.000                      0                   85        0.281        0.000                      0                   85  
**async_default**  xphy_rxusrclkout1  xphy_rxusrclkout1        1.552        0.000                      0                   85        0.286        0.000                      0                   85  
**async_default**  xphy_rxusrclkout2  xphy_rxusrclkout2        1.335        0.000                      0                   85        0.299        0.000                      0                   85  
**async_default**  xphy_rxusrclkout3  xphy_rxusrclkout3        1.173        0.000                      0                   85        0.288        0.000                      0                   85  
**async_default**  xphy_txusrclkout0  xphy_txusrclkout0        2.259        0.000                      0                    1        0.311        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk156
  To Clock:  clk156

Setup :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/sync_tx_reset_i/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/txgen/txframer/d_out_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk156
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk156 rise@6.400ns - clk156 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.223ns (3.888%)  route 5.512ns (96.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 7.670 - 6.400 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       1.408     1.408    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/tx_clk0
    SLICE_X129Y194                                                    r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/sync_tx_reset_i/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y194       FDPE (Prop_fdpe_C_Q)         0.223     1.631 r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/sync_tx_reset_i/reset_out_reg/Q
                         net (fo=793, routed)         5.512     7.143    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/n_0_sync_tx_reset_i/reset_out_reg
    SLICE_X118Y197       FDRE                                         r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/txgen/txframer/d_out_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     6.400     6.400 r  
    BUFGCTRL_X0Y6                                     0.000     6.400 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       1.270     7.670    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/tx_clk0
    SLICE_X118Y197                                                    r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/txgen/txframer/d_out_int_reg[11]/C
                         clock pessimism              0.088     7.758    
                         clock uncertainty           -0.063     7.695    
    SLICE_X118Y197       FDRE (Setup_fdre_C_R)       -0.281     7.414    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/txgen/txframer/d_out_int_reg[11]
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  0.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk156
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156 rise@0.000ns - clk156 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.454%)  route 0.104ns (41.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.796ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       0.646     0.646    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/clk156
    SLICE_X154Y199                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y199       FDRE (Prop_fdre_C_Q)         0.118     0.764 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5_reg[5]/Q
                         net (fo=2, routed)           0.104     0.868    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[5]
    SLICE_X155Y201       LUT6 (Prop_lut6_I4_O)        0.028     0.896 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/tx_encoded_data_reg[47]_i_1/O
                         net (fo=1, routed)           0.000     0.896    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/n_0_tx_encoded_data_reg[47]_i_1
    SLICE_X155Y201       FDRE                                         r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y6                                     0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       0.796     0.796    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/clk156
    SLICE_X155Y201                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]/C
                         clock pessimism             -0.008     0.788    
    SLICE_X155Y201       FDRE (Hold_fdre_C_D)         0.060     0.848    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk156
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgbaser_gt_wrapper_inst/clk156_bufg_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839     6.400   4.561  RAMB18_X14Y54   network_inst_0/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     3.200   2.432  SLICE_X216Y165  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[59].ram_i/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     3.200   2.432  SLICE_X216Y136  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dclk
  To Clock:  dclk

Setup :            0  Failing Endpoints,  Worst Slack       10.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk rise@12.800ns - dclk rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 1.348ns (55.770%)  route 1.069ns (44.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 14.312 - 12.800 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=73, routed)          1.832     1.832    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/dclk
    GTHE2_CHANNEL_X1Y13                                               r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_DRPCLK_DRPRDY)
                                                      1.305     3.137 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPRDY
                         net (fo=6, routed)           1.069     4.206    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_drprdy_i
    SLICE_X220Y174       LUT6 (Prop_lut6_I1_O)        0.043     4.249 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/drp_ipif_i/synch_2/word3_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     4.249    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/n_0_drp_ipif_i/synch_2/word3_reg[16]_i_1
    SLICE_X220Y174       FDRE                                         r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)      12.800    12.800 r  
    BUFGCTRL_X0Y4                                     0.000    12.800 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=73, routed)          1.512    14.312    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/dclk
    SLICE_X220Y174                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word3_reg[16]/C
                         clock pessimism              0.115    14.427    
                         clock uncertainty           -0.070    14.357    
    SLICE_X220Y174       FDRE (Setup_fdre_C_D)        0.066    14.423    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word3_reg[16]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                 10.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_cs_dclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=73, routed)          0.759     0.759    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/dclk
    SLICE_X220Y195                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_cs_dclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y195       FDRE (Prop_fdre_C_Q)         0.107     0.866 f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_cs_dclk_reg_reg/Q
                         net (fo=1, routed)           0.054     0.920    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_cs_dclk_reg
    SLICE_X220Y195       LUT6 (Prop_lut6_I2_O)        0.064     0.984 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.984    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/n_0_state_reg[0]_i_1__0
    SLICE_X220Y195       FDRE                                         r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y4                                     0.000     0.000 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=73, routed)          0.984     0.984    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/dclk
    SLICE_X220Y195                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/state_reg[0]/C
                         clock pessimism             -0.225     0.759    
    SLICE_X220Y195       FDRE (Hold_fdre_C_D)         0.087     0.846    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { xgbaser_gt_wrapper_inst/dclk_bufg_inst/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     12.800  7.086  GTHE2_CHANNEL_X1Y12  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.400     6.400   6.000  SLICE_X219Y169       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_cs_dclk_reg_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350     6.400   6.050  SLICE_X219Y175       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[32]/C



---------------------------------------------------------------------------------------------------
From Clock:  mcb_clk_ref
  To Clock:  mcb_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        4.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mcb_clk_ref rise@5.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.302ns (52.111%)  route 0.278ns (47.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.227     4.247    clk_ref_200
    SLICE_X106Y243                                                    r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y243       FDRE (Prop_fdre_C_Q)         0.259     4.506 f  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.278     4.784    clk_divide__0[0]
    SLICE_X106Y243       LUT1 (Prop_lut1_I0_O)        0.043     4.827 r  clk_divide_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.827    clk_divide0__0[0]
    SLICE_X106Y243       FDRE                                         r  clk_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  clk_ref_p
                         net (fo=0)                   0.000     5.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950     7.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.094     8.854    clk_ref_200
    SLICE_X106Y243                                                    r  clk_divide_reg[0]/C
                         clock pessimism              0.393     9.247    
                         clock uncertainty           -0.035     9.212    
    SLICE_X106Y243       FDRE (Setup_fdre_C_D)        0.064     9.276    clk_divide_reg[0]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  4.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcb_clk_ref rise@0.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y243                                                    r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y243       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.139     2.365    clk_divide__0[0]
    SLICE_X106Y243       LUT2 (Prop_lut2_I0_O)        0.027     2.392 r  clk_divide_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.392    clk_divide0__0[1]
    SLICE_X106Y243       FDRE                                         r  clk_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y243                                                    r  clk_divide_reg[1]/C
                         clock pessimism             -0.343     2.108    
    SLICE_X106Y243       FDRE (Hold_fdre_C_D)         0.096     2.204    clk_divide_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcb_clk_ref
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_ref_p }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408     5.000   3.592  BUFGCTRL_X0Y16  u_bufg_clk_ref/I
Low Pulse Width   Fast    FDRE/C   n/a            0.400     2.500   2.100  SLICE_X106Y243  clk_divide_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350     2.500   2.150  SLICE_X106Y243  clk_divide_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :            0  Failing Endpoints,  Worst Slack       14.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.326ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/internal_reset_flop/D
                            (rising edge-triggered cell FDCE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 2.490ns (44.047%)  route 3.163ns (55.953%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.152ns = ( 26.152 - 20.000 ) 
    Source Clock Delay      (SCD):    6.865ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.227     4.247    clk_ref_200
    SLICE_X106Y243       FDRE (Prop_fdre_C_Q)         0.236     4.483 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.620     5.104    clk_divide[1]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.173     5.277 r  buffer_clk50/O
                         net (fo=129, routed)         1.589     6.865    cc_inst/program_rom/clk50
    RAMB36_X3Y36                                                      r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.800     8.665 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.590    10.255    cc_inst/processor/move_type_lut/I0
    SLICE_X46Y185        LUT6 (Prop_lut6_I0_O)        0.043    10.298 f  cc_inst/processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.352    10.650    cc_inst/processor/push_pop_lut/I2
    SLICE_X47Y185        LUT5 (Prop_lut5_I2_O)        0.052    10.702 f  cc_inst/processor/push_pop_lut/LUT5/O
                         net (fo=10, routed)          0.705    11.407    cc_inst/processor/stack_loop[3].upper_stack.stack_pointer_lut/I1
    SLICE_X47Y186        LUT6 (Prop_lut6_I1_O)        0.132    11.539 r  cc_inst/processor/stack_loop[3].upper_stack.stack_pointer_lut/LUT6/O
                         net (fo=1, routed)           0.000    11.539    cc_inst/processor/n_1_stack_loop[3].upper_stack.stack_pointer_lut
    SLICE_X47Y186        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    11.732 r  cc_inst/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.732    cc_inst/processor/n_0_stack_loop[3].upper_stack.stack_muxcy
    SLICE_X47Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.871 r  cc_inst/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.516    12.387    cc_inst/processor/reset_lut/I2
    SLICE_X46Y186        LUT6 (Prop_lut6_I2_O)        0.131    12.518 r  cc_inst/processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.518    cc_inst/processor/n_1_reset_lut
    SLICE_X46Y186        FDCE                                         r  cc_inst/processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.094    23.854    clk_ref_200
    SLICE_X106Y243       FDRE (Prop_fdre_C_Q)         0.189    24.043 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.536    24.579    clk_divide[1]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.147    24.726 r  buffer_clk50/O
                         net (fo=129, routed)         1.426    26.152    cc_inst/processor/clk50
    SLICE_X46Y186                                                     r  cc_inst/processor/internal_reset_flop/C
                         clock pessimism              0.663    26.816    
                         clock uncertainty           -0.035    26.780    
    SLICE_X46Y186        FDCE (Setup_fdce_C_D)        0.064    26.844    cc_inst/processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                 14.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.513%)  route 0.115ns (53.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y243       FDRE (Prop_fdre_C_Q)         0.107     2.215 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.293     2.508    clk_divide[1]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     2.570 r  buffer_clk50/O
                         net (fo=129, routed)         0.697     3.267    cc_inst/processor/clk50
    SLICE_X47Y183                                                     r  cc_inst/processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.100     3.367 r  cc_inst/processor/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.115     3.482    cc_inst/processor/stack_ram_high/DID1
    SLICE_X46Y181        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y243       FDRE (Prop_fdre_C_Q)         0.133     2.584 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.343     2.928    clk_divide[1]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     3.003 r  buffer_clk50/O
                         net (fo=129, routed)         0.916     3.919    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y181                                                     r  cc_inst/processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.641     3.277    
    SLICE_X46Y181        RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     3.387    cc_inst/processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clk_divide_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     20.000  18.161  RAMB36_X3Y36   cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     10.000  9.232   SLICE_X46Y184  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     10.000  9.232   SLICE_X46Y184  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 xgbaser_gt_wrapper_inst/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk rise@6.400ns - refclk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.359ns (39.305%)  route 0.554ns (60.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.390     1.390    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.103     1.493 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.600     2.093    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y185                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y185       FDCE (Prop_fdce_C_Q)         0.236     2.329 f  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/Q
                         net (fo=13, routed)          0.352     2.682    xgbaser_gt_wrapper_inst/reset_counter_done
    SLICE_X104Y184       LUT1 (Prop_lut1_I0_O)        0.123     2.805 r  xgbaser_gt_wrapper_inst/reset_pulse_reg[3]_i_1/O
                         net (fo=9, routed)           0.202     3.007    xgbaser_gt_wrapper_inst/n_0_reset_pulse_reg[3]_i_1
    SLICE_X103Y184       FDCE                                         r  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     6.400     6.400 r  
    IBUFDS_GTE2_X1Y6                                  0.000     6.400 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.258     7.658    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.066     7.724 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.554     8.278    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X103Y184                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/C
                         clock pessimism              0.191     8.469    
                         clock uncertainty           -0.035     8.434    
    SLICE_X103Y184       FDCE (Setup_fdce_C_CE)      -0.201     8.233    xgbaser_gt_wrapper_inst/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 xgbaser_gt_wrapper_inst/reset_pulse_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.411%)  route 0.053ns (23.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.515     0.515    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.023     0.538 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.284     0.822    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X104Y184                                                    r  xgbaser_gt_wrapper_inst/reset_pulse_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y184       FDRE (Prop_fdre_C_Q)         0.107     0.929 r  xgbaser_gt_wrapper_inst/reset_pulse_reg[2]/Q
                         net (fo=1, routed)           0.053     0.982    xgbaser_gt_wrapper_inst/reset_pulse[2]
    SLICE_X104Y184       LUT2 (Prop_lut2_I0_O)        0.064     1.046 r  xgbaser_gt_wrapper_inst/reset_pulse_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.046    xgbaser_gt_wrapper_inst/n_0_reset_pulse_reg[1]_i_1
    SLICE_X104Y184       FDRE                                         r  xgbaser_gt_wrapper_inst/reset_pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6                                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.593     0.593    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.045     0.638 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.436     1.074    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X104Y184                                                    r  xgbaser_gt_wrapper_inst/reset_pulse_reg[1]/C
                         clock pessimism             -0.252     0.822    
    SLICE_X104Y184       FDRE (Hold_fdre_C_D)         0.087     0.909    xgbaser_gt_wrapper_inst/reset_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgphy_refclk_ibuf/O }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFHCE/I           n/a            1.408     6.400   4.991   BUFHCE_X0Y36     xgbaser_gt_wrapper_inst/bufhce_156_25_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   6.400   93.600  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk156_buf
  To Clock:  clk156_buf

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk156_buf
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     6.400   4.991    BUFGCTRL_X0Y6    xgbaser_gt_wrapper_inst/clk156_bufg_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.400   206.960  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgbaser_gt_wrapper_inst/clkgen_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     6.400   5.329    MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   6.400   206.960  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_buf
  To Clock:  dclk_buf

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       11.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_buf
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     12.800  11.392   BUFGCTRL_X0Y4    xgbaser_gt_wrapper_inst/dclk_bufg_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   12.800  200.560  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vc709_pcie_x8_gen3_txoutclk
  To Clock:  vc709_pcie_x8_gen3_txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vc709_pcie_x8_gen3_txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { vc709_pcie_x8_gen3_i/inst/pipe_txoutclk_out }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFG/I             n/a            1.408     10.000  8.592   BUFGCTRL_X0Y17   ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/do_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 0.259ns (3.781%)  route 6.592ns (96.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.073ns = ( 15.073 - 8.000 ) 
    Source Clock Delay      (SCD):    7.574ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.142 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         1.432     7.574    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X186Y247                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y247       FDRE (Prop_fdre_C_Q)         0.259     7.833 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=812, routed)         6.592    14.425    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X221Y201       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/do_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     8.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     9.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791    11.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.343    13.633    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.716 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         1.357    15.073    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X221Y201                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
                         clock pessimism              0.512    15.585    
                         clock uncertainty           -0.071    15.514    
    SLICE_X221Y201       FDRE (Setup_fdre_C_R)       -0.304    15.210    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/do_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPDI[13]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.118ns (21.465%)  route 0.432ns (78.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.591 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         0.708     3.299    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X220Y248                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/di_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y248       FDRE (Prop_fdre_C_Q)         0.118     3.417 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/di_reg_reg[13]/Q
                         net (fo=1, routed)           0.432     3.849    vc709_pcie_x8_gen3_i/inst/n_0_gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/di_reg_reg[13]
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.202     2.981    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         1.073     4.084    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    GTHE2_CHANNEL_X1Y20                                               r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
                         clock pessimism             -0.420     3.664    
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL (Hold_gthe2_channel_DRPCLK_DRPDI[13])
                                                      0.112     3.776    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i
  -------------------------------------------------------------------
                         required time                         -3.776    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y23  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1      ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X220Y280       vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X219Y291       vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_pipe_drp.pipe_drp_i/addr_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux
  To Clock:  clk_125mhz_mux

Setup :            0  Failing Endpoints,  Worst Slack        4.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux rise@8.000ns - clk_125mhz_mux rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.236ns (7.557%)  route 2.887ns (92.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 15.060 - 8.000 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.142 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.405     7.547    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X186Y276                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y276       FDSE (Prop_fdse_C_Q)         0.236     7.783 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=152, routed)         2.887    10.670    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2
    SLICE_X207Y231       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     8.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     9.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791    11.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.343    13.633    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.716 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.344    15.060    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X207Y231                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/C
                         clock pessimism              0.426    15.486    
                         clock uncertainty           -0.065    15.421    
    SLICE_X207Y231       FDRE (Setup_fdre_C_R)       -0.384    15.037    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  4.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux rise@0.000ns - clk_125mhz_mux rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.314%)  route 0.182ns (58.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.591 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.705     3.296    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X207Y249                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y249       FDRE (Prop_fdre_C_Q)         0.100     3.396 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/Q
                         net (fo=3, routed)           0.182     3.578    vc709_pcie_x8_gen3_i/inst/pipe_tx7_eqcoeff[0]
    SLICE_X207Y251       LUT6 (Prop_lut6_I2_O)        0.028     3.606 r  vc709_pcie_x8_gen3_i/inst/txeq_txcoeff_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     3.606    vc709_pcie_x8_gen3_i/inst/n_0_txeq_txcoeff_reg[2]_i_1__6
    SLICE_X207Y251       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.202     2.981    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.011 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.900     3.911    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X207Y251                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
                         clock pessimism             -0.420     3.491    
    SLICE_X207Y251       FDRE (Hold_fdre_C_D)         0.061     3.552    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin    Required  Actual  Slack  Location        Pin
Min Period        n/a     PCIE_3_0/PIPECLK  n/a              4.000     8.000   4.000  PCIE3_X0Y1      vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Low Pulse Width   Slow    FDRE/C            n/a              0.400     4.000   3.600  SLICE_X186Y246  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK  n/a              1.600     4.000   2.400  PCIE3_X0Y1      vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Fast    PCIE_3_0/PIPECLK  PCIE_3_0/RECCLK  0.560     0.151   0.409  PCIE3_X0Y1      vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y0    ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux
  To Clock:  clk_250mhz_mux

Setup :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux rise@4.000ns - clk_250mhz_mux rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.236ns (7.557%)  route 2.887ns (92.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 11.060 - 4.000 ) 
    Source Clock Delay      (SCD):    7.547ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.142 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.405     7.547    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X186Y276                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y276       FDSE (Prop_fdse_C_Q)         0.236     7.783 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg/Q
                         net (fo=152, routed)         2.887    10.670    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2
    SLICE_X207Y231       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     4.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     5.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     5.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791     7.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.343     9.633    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     9.716 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.344    11.060    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X207Y231                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg/C
                         clock pessimism              0.426    11.486    
                         clock uncertainty           -0.065    11.421    
    SLICE_X207Y231       FDRE (Setup_fdre_C_R)       -0.384    11.037    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rate_rxsync_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux rise@0.000ns - clk_250mhz_mux rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.314%)  route 0.182ns (58.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.591 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.705     3.296    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X207Y249                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y249       FDRE (Prop_fdre_C_Q)         0.100     3.396 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[1]/Q
                         net (fo=3, routed)           0.182     3.578    vc709_pcie_x8_gen3_i/inst/pipe_tx7_eqcoeff[0]
    SLICE_X207Y251       LUT6 (Prop_lut6_I2_O)        0.028     3.606 r  vc709_pcie_x8_gen3_i/inst/txeq_txcoeff_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     3.606    vc709_pcie_x8_gen3_i/inst/n_0_txeq_txcoeff_reg[2]_i_1__6
    SLICE_X207Y251       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.202     2.981    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.011 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.900     3.911    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X207Y251                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
                         clock pessimism             -0.420     3.491    
    SLICE_X207Y251       FDRE (Hold_fdre_C_D)         0.061     3.552    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin    Required  Actual  Slack  Location        Pin
Min Period        n/a     PCIE_3_0/PIPECLK  n/a              4.000     4.000   0.000  PCIE3_X0Y1      vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Low Pulse Width   Slow    FDRE/C            n/a              0.400     2.000   1.600  SLICE_X172Y245  ext_clk.pipe_clock_i/pclk_sel_reg1_reg[4]/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK  n/a              1.600     2.000   0.400  PCIE3_X0Y1      vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Fast    PCIE_3_0/PIPECLK  PCIE_3_0/RECCLK  0.560     0.151   0.409  PCIE3_X0Y1      vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[3].u_fifo/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.306ns (24.483%)  route 0.944ns (75.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 9.070 - 2.000 ) 
    Source Clock Delay      (SCD):    7.629ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.480     6.049    ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     6.142 r  ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=25, routed)          1.487     7.629    vc709_pcie_x8_gen3_i/inst/pipe_userclk1_in
    PCIE3_X0Y1                                                        r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSBL[6])
                                                      0.306     7.935 r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSBL[6]
                         net (fo=2, routed)           0.944     8.879    vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADADDRESSBL[6]
    RAMB18_X12Y101       RAMB18E1                                     r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[3].u_fifo/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     2.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     3.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791     5.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.343     7.633    ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     7.716 r  ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=25, routed)          1.354     9.070    vc709_pcie_x8_gen3_i/inst/pipe_userclk1_in
    RAMB18_X12Y101                                                    r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[3].u_fifo/CLKARDCLK
                         clock pessimism              0.426     9.496    
                         clock uncertainty           -0.059     9.437    
    RAMB18_X12Y101       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     9.021    vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[2].u_fifo/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.055ns (13.087%)  route 0.365ns (86.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.934ns
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.131     2.565    ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.591 r  ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=25, routed)          0.701     3.292    vc709_pcie_x8_gen3_i/inst/pipe_userclk1_in
    PCIE3_X0Y1                                                        r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[7])
                                                      0.055     3.347 r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[7]
                         net (fo=2, routed)           0.365     3.712    vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMWRITEADDRESSBL[7]
    RAMB18_X12Y100       RAMB18E1                                     r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[2].u_fifo/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.202     2.981    ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=25, routed)          0.923     3.934    vc709_pcie_x8_gen3_i/inst/pipe_userclk1_in
    RAMB18_X12Y100                                                    r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.420     3.514    
    RAMB18_X12Y100       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     3.697    vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_8KB.U0/RAMB18E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -3.697    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 1 }
Period:             2.000
Sources:            { ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin     Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a               2.000     2.000   0.000    PCIE3_X0Y1       vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a               213.360   2.000   211.360  MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a               0.800     1.000   0.200    PCIE3_X0Y1       vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK  0.560     0.469   0.091    PCIE3_X0Y1       vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.req_be_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.927ns (29.563%)  route 2.209ns (70.437%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 11.066 - 4.000 ) 
    Source Clock Delay      (SCD):    7.621ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.480     6.049    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.142 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         1.479     7.621    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    PCIE3_X0Y1                                                        r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[9])
                                                      0.798     8.419 f  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[9]
                         net (fo=4, routed)           1.054     9.473    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/m_axis_cq_tdata[9]
    SLICE_X207Y248       LUT6 (Prop_lut6_I4_O)        0.043     9.516 f  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.req_compl_reg_i_4/O
                         net (fo=2, routed)           0.307     9.823    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/n_0_pio_rx_sm_64.req_compl_reg_i_4
    SLICE_X206Y248       LUT6 (Prop_lut6_I0_O)        0.043     9.866 f  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.req_compl_reg_i_3/O
                         net (fo=8, routed)           0.413    10.280    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/n_0_pio_rx_sm_64.req_compl_reg_i_3
    SLICE_X208Y243       LUT3 (Prop_lut3_I2_O)        0.043    10.323 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.req_tc_reg[2]_i_1/O
                         net (fo=37, routed)          0.434    10.756    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/n_0_pio_rx_sm_64.req_tc_reg[2]_i_1
    SLICE_X209Y237       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.req_be_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     4.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     5.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     5.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791     7.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.343     9.633    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.716 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         1.350    11.066    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X209Y237                                                    r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.req_be_reg[2]/C
                         clock pessimism              0.426    11.492    
                         clock uncertainty           -0.065    11.427    
    SLICE_X209Y237       FDRE (Setup_fdre_C_CE)      -0.201    11.226    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_64.req_be_reg[2]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  0.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/wr_addr_inc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.965%)  route 0.201ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.945ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.131     2.565    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.591 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         0.692     3.283    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/user_clk
    SLICE_X212Y254                                                    r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/wr_addr_inc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y254       FDRE (Prop_fdre_C_Q)         0.118     3.401 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/wr_addr_inc_reg[8]/Q
                         net (fo=4, routed)           0.201     3.602    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/I1[8]
    RAMB36_X14Y50        RAMB36E1                                     r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.202     2.981    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         0.934     3.945    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/user_clk
    RAMB36_X14Y50                                                     r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/CLKBWRCLK
                         clock pessimism             -0.593     3.352    
    RAMB36_X14Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.535    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom
  -------------------------------------------------------------------
                         required time                         -3.535    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK    n/a            4.000     4.000   0.000    PCIE3_X0Y1       vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y1  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X208Y234   pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[1]/C
High Pulse Width  Fast    PCIE_3_0/USERCLK    n/a            1.600     2.000   0.400    PCIE3_X0Y1       vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  xgemac_clk_156
  To Clock:  xgemac_clk_156

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.992ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xgemac_clk_156
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xphy_refclk_p }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location          Pin
Min Period  n/a     IBUFDS_GTE2/I  n/a            1.408     6.400   4.992  IBUFDS_GTE2_X1Y6  xgphy_refclk_ibuf/I



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout0
  To Clock:  xphy_rxusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxreset322_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout0 rise@3.103ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.259ns (11.227%)  route 2.048ns (88.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 5.177 - 3.103 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.865     2.358    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y152                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxreset322_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y152       FDPE (Prop_fdpe_C_Q)         0.259     2.617 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxreset322_reg/Q
                         net (fo=239, routed)         2.048     4.665    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxreset322
    SLICE_X187Y153       FDSE                                         r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.750     5.177    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X187Y153                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[35]/C
                         clock pessimism              0.169     5.346    
                         clock uncertainty           -0.035     5.311    
    SLICE_X187Y153       FDSE (Setup_fdse_C_S)       -0.304     5.007    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[35]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/SP/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout0 rise@0.000ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.443     0.981    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X193Y153                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y153       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[15]/Q
                         net (fo=2, routed)           0.102     1.183    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/D
    SLICE_X192Y152       RAMD32                                       r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.601     1.239    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/WCLK
    SLICE_X192Y152                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/SP/CLK
                         clock pessimism             -0.243     0.996    
    SLICE_X192Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.111    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/SP
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout0
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y12  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X192Y152       network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X192Y152       network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[15].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout1
  To Clock:  xphy_rxusrclkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_pipe_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout1 rise@3.103ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.259ns (10.709%)  route 2.160ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 5.215 - 3.103 ) 
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.847     2.340    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X220Y173                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y173       FDRE (Prop_fdre_C_Q)         0.259     2.599 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/Q
                         net (fo=645, routed)         2.160     4.759    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156
    SLICE_X192Y177       FDRE                                         r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_pipe_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y13                               0.000     3.103 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.788     5.215    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X192Y177                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_pipe_reg[6]/C
                         clock pessimism              0.169     5.384    
                         clock uncertainty           -0.035     5.349    
    SLICE_X192Y177       FDRE (Setup_fdre_C_CE)      -0.178     5.171    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_pipe_reg[6]
  -------------------------------------------------------------------
                         required time                          5.171    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  0.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[69].ram_i/SP/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout1 rise@0.000ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.160%)  route 0.094ns (50.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.406     0.944    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X189Y178                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y178       FDRE (Prop_fdre_C_Q)         0.091     1.035 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[5]/Q
                         net (fo=2, routed)           0.094     1.129    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[69].ram_i/D
    SLICE_X188Y177       RAMD32                                       r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[69].ram_i/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13                               0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.559     1.197    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[69].ram_i/WCLK
    SLICE_X188Y177                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[69].ram_i/SP/CLK
                         clock pessimism             -0.242     0.955    
    SLICE_X188Y177       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.048    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[69].ram_i/SP
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout1
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y13  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X188Y174       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X192Y173       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[11].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout2
  To Clock:  xphy_rxusrclkout2

Setup :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[34]/CE
                            (rising edge-triggered cell FDSE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout2 rise@3.103ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.223ns (8.322%)  route 2.457ns (91.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.039 - 3.103 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.672     2.165    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X161Y185                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y185       FDRE (Prop_fdre_C_Q)         0.223     2.388 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/Q
                         net (fo=645, routed)         2.457     4.845    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156
    SLICE_X138Y183       FDSE                                         r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y14                               0.000     3.103 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.612     5.039    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X138Y183                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[34]/C
                         clock pessimism              0.169     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X138Y183       FDSE (Setup_fdse_C_CE)      -0.178     4.995    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[34]
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[30].ram_i/SP/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout2 rise@0.000ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.327     0.865    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X138Y184                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y184       FDRE (Prop_fdre_C_Q)         0.118     0.983 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[30]/Q
                         net (fo=2, routed)           0.095     1.078    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[30].ram_i/D
    SLICE_X138Y185       RAMD32                                       r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[30].ram_i/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14                               0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.481     1.119    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[30].ram_i/WCLK
    SLICE_X138Y185                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[30].ram_i/SP/CLK
                         clock pessimism             -0.241     0.878    
    SLICE_X138Y185       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.010    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[30].ram_i/SP
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout2
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y14  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X138Y188       network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X138Y188       network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout3
  To Clock:  xphy_rxusrclkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout3 rise@3.103ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.223ns (8.539%)  route 2.389ns (91.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 5.175 - 3.103 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.864     2.357    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y193                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y193       FDRE (Prop_fdre_C_Q)         0.223     2.580 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/Q
                         net (fo=645, routed)         2.389     4.969    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156
    SLICE_X182Y193       FDRE                                         r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y15                               0.000     3.103 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.748     5.175    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X182Y193                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[46]/C
                         clock pessimism              0.169     5.344    
                         clock uncertainty           -0.035     5.309    
    SLICE_X182Y193       FDRE (Setup_fdre_C_CE)      -0.201     5.108    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[46]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[44].ram_i/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout3 rise@0.000ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.091ns (41.621%)  route 0.128ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.448     0.986    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X198Y197                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y197       FDRE (Prop_fdre_C_Q)         0.091     1.077 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_reg[3]/Q
                         net (fo=220, routed)         0.128     1.205    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[44].ram_i/A3
    SLICE_X200Y197       RAMD32                                       r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[44].ram_i/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15                               0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.603     1.241    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[44].ram_i/WCLK
    SLICE_X200Y197                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[44].ram_i/DP/CLK
                         clock pessimism             -0.241     1.000    
    SLICE_X200Y197       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.147     1.147    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[44].ram_i/DP
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout3
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y15  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X192Y196       network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X190Y196       network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[26].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_txusrclkout0
  To Clock:  xphy_txusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[10].fd_i/CE
                            (rising edge-triggered cell FDCE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_txusrclkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_txusrclkout0 rise@3.103ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.302ns (13.147%)  route 1.995ns (86.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.472 - 3.103 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         1.663     3.780    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y188                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y188       FDRE (Prop_fdre_C_Q)         0.259     4.039 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           1.565     5.604    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/read_enable
    SLICE_X167Y190       LUT2 (Prop_lut2_I0_O)        0.043     5.647 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/GLOOP[0].fd_i_i_1/O
                         net (fo=82, routed)          0.430     6.077    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/ram_rd_en
    SLICE_X165Y193       FDCE                                         r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[10].fd_i/CE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         1.399     6.472    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/txusrclk2
    SLICE_X165Y193                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[10].fd_i/C
                         clock pessimism              0.235     6.707    
                         clock uncertainty           -0.035     6.672    
    SLICE_X165Y193       FDCE (Setup_fdce_C_CE)      -0.201     6.471    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[10].fd_i
  -------------------------------------------------------------------
                         required time                          6.471    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[14]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_txusrclkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_txusrclkout0 rise@0.000ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.107ns (22.437%)  route 0.370ns (77.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         0.811     1.738    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/txusrclk2
    SLICE_X216Y143                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y143       FDSE (Prop_fdse_C_Q)         0.107     1.845 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[17]/Q
                         net (fo=1, routed)           0.370     2.215    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_txdata_i[14]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         1.153     2.171    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/txusrclk2
    GTHE2_CHANNEL_X1Y12                                               r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.119     2.052    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.094     2.146    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_txusrclkout0
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y12  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Low Pulse Width   Slow    FDSE/C                   n/a            0.400     1.551   1.151  SLICE_X216Y143       network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[17]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     1.551   1.201  SLICE_X221Y167       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txc_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz_mux rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.789ns (25.797%)  route 2.269ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 15.068 - 8.000 ) 
    Source Clock Delay      (SCD):    7.628ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.142 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.486     7.628    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    PCIE3_X0Y1                                                        r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.417 r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.269    10.686    vc709_pcie_x8_gen3_i/inst/pipe_tx_rate[0]
    SLICE_X216Y211       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     8.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     9.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791    11.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.343    13.633    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.716 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         1.352    15.068    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X216Y211                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.279    15.347    
                         clock uncertainty           -0.191    15.156    
    SLICE_X216Y211       FDRE (Setup_fdre_C_D)       -0.002    15.154    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  4.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz_mux rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.128ns (19.681%)  route 0.522ns (80.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.591 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.655     3.246    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X185Y251                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y251       FDRE (Prop_fdre_C_Q)         0.100     3.346 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.280     3.626    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i52_in
    SLICE_X188Y250       LUT2 (Prop_lut2_I1_O)        0.028     3.654 r  vc709_pcie_x8_gen3_i/inst/x16_reg1_reg_i_1__2/O
                         net (fo=1, routed)           0.242     3.896    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/DRP_X16053_out
    SLICE_X190Y250       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.202     2.981    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         0.865     3.876    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X190Y250                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.345     3.531    
    SLICE_X190Y250       FDRE (Hold_fdre_C_D)         0.042     3.573    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  0.323    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz_mux rise@4.000ns)
  Data Path Delay:        3.058ns  (logic 0.789ns (25.797%)  route 2.269ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.068ns = ( 15.068 - 8.000 ) 
    Source Clock Delay      (SCD):    7.628ns = ( 11.628 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     5.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     7.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.480    10.049    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    10.142 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.486    11.628    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    PCIE3_X0Y1                                                        r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789    12.417 r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=17, routed)          2.269    14.686    vc709_pcie_x8_gen3_i/inst/pipe_tx_rate[0]
    SLICE_X216Y211       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     8.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     9.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791    11.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.343    13.633    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.716 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         1.352    15.068    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X216Y211                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.279    15.347    
                         clock uncertainty           -0.191    15.156    
    SLICE_X216Y211       FDRE (Setup_fdre_C_D)       -0.002    15.154    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_pipe_drp.pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz_mux rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.128ns (19.681%)  route 0.522ns (80.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.591 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.655     3.246    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X185Y251                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y251       FDRE (Prop_fdre_C_Q)         0.100     3.346 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.280     3.626    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_rate.pipe_rate_i52_in
    SLICE_X188Y250       LUT2 (Prop_lut2_I1_O)        0.028     3.654 r  vc709_pcie_x8_gen3_i/inst/x16_reg1_reg_i_1__2/O
                         net (fo=1, routed)           0.242     3.896    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/DRP_X16053_out
    SLICE_X190Y250       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.202     2.981    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         0.865     3.876    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X190Y250                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.345     3.531    
                         clock uncertainty            0.191     3.722    
    SLICE_X190Y250       FDRE (Hold_fdre_C_D)         0.042     3.764    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz_mux

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.314%)  route 1.939ns (89.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.009ns = ( 15.009 - 8.000 ) 
    Source Clock Delay      (SCD):    7.637ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.142 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         1.495     7.637    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X219Y205                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y205       FDRE (Prop_fdre_C_Q)         0.223     7.860 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.939     9.799    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i25_out
    SLICE_X185Y245       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     8.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     9.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791    11.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.343    13.633    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.716 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.293    15.009    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X185Y245                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.279    15.288    
                         clock uncertainty           -0.191    15.097    
    SLICE_X185Y245       FDRE (Setup_fdre_C_D)       -0.019    15.078    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.777%)  route 0.577ns (85.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.591 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         0.707     3.298    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X219Y205                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y205       FDRE (Prop_fdre_C_Q)         0.100     3.398 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.577     3.975    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i25_out
    SLICE_X210Y229       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.202     2.981    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.011 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.899     3.910    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X210Y229                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.345     3.565    
    SLICE_X210Y229       FDRE (Hold_fdre_C_D)         0.042     3.607    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_250mhz_mux

Setup :            0  Failing Endpoints,  Worst Slack        1.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.223ns (10.314%)  route 1.939ns (89.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.009ns = ( 11.009 - 4.000 ) 
    Source Clock Delay      (SCD):    7.637ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.142 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         1.495     7.637    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X219Y205                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y205       FDRE (Prop_fdre_C_Q)         0.223     7.860 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.939     9.799    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i25_out
    SLICE_X185Y245       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     4.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     5.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     5.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791     7.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.343     9.633    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     9.716 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.293    11.009    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X185Y245                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]/C
                         clock pessimism              0.279    11.288    
                         clock uncertainty           -0.191    11.097    
    SLICE_X185Y245       FDRE (Setup_fdre_C_D)       -0.019    11.078    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/drp_done_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.078    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  1.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.777%)  route 0.577ns (85.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.591 r  ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=828, routed)         0.707     3.298    vc709_pcie_x8_gen3_i/inst/pipe_dclk_in
    SLICE_X219Y205                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y205       FDRE (Prop_fdre_C_Q)         0.100     3.398 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.577     3.975    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_drp.pipe_drp_i25_out
    SLICE_X210Y229       FDRE                                         r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.202     2.981    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.011 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.899     3.910    vc709_pcie_x8_gen3_i/inst/pipe_pclk_in
    SLICE_X210Y229                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.345     3.565    
                         clock uncertainty            0.191     3.756    
    SLICE_X210Y229       FDRE (Hold_fdre_C_D)         0.042     3.798    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk156
  To Clock:  clk156

Setup :            0  Failing Endpoints,  Worst Slack        3.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk156 rise@6.400ns - clk156 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.330ns (13.377%)  route 2.137ns (86.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 7.915 - 6.400 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       1.537     1.537    network_inst_1/rx_interface_i/axis_fifo_inst1/U0/m_aclk
    SLICE_X163Y152                                                    r  network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y152       FDPE (Prop_fdpe_C_Q)         0.204     1.741 f  network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.206     1.947    network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X162Y153       LUT2 (Prop_lut2_I0_O)        0.126     2.073 f  network_inst_1/rx_interface_i/axis_fifo_inst1/U0/ngwrdrst.grst.rd_rst_reg_reg[2]_i_1/O
                         net (fo=3, routed)           1.931     4.004    network_inst_1/rx_interface_i/axis_fifo_inst1/U0/n_0_ngwrdrst.grst.rd_rst_reg_reg[2]_i_1
    SLICE_X202Y163       FDPE                                         f  network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     6.400     6.400 r  
    BUFGCTRL_X0Y6                                     0.000     6.400 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       1.515     7.915    network_inst_1/rx_interface_i/axis_fifo_inst1/U0/m_aclk
    SLICE_X202Y163                                                    r  network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.088     8.003    
                         clock uncertainty           -0.063     7.940    
    SLICE_X202Y163       FDPE (Recov_fdpe_C_PRE)     -0.178     7.762    network_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156 rise@0.000ns - clk156 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.140%)  route 0.149ns (59.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       0.810     0.810    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/clk
    SLICE_X211Y144                                                    r  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y144       FDPE (Prop_fdpe_C_Q)         0.100     0.910 f  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     1.059    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/RST_FULL_FF
    SLICE_X210Y144       FDPE                                         f  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y6                                     0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=14994, routed)       1.054     1.054    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/clk
    SLICE_X210Y144                                                    r  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     0.821    
    SLICE_X210Y144       FDPE (Remov_fdpe_C_PRE)     -0.052     0.769    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  refclk
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_counter_reg[7]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk rise@6.400ns - refclk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.259ns (31.014%)  route 0.576ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 8.279 - 6.400 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.390     1.390    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.103     1.493 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.599     2.092    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y184                                                    r  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y184       FDPE (Prop_fdpe_C_Q)         0.259     2.351 f  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/Q
                         net (fo=8, routed)           0.576     2.927    xgbaser_gt_wrapper_inst/AR[0]
    SLICE_X102Y185       FDCE                                         f  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     6.400     6.400 r  
    IBUFDS_GTE2_X1Y6                                  0.000     6.400 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.258     7.658    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.066     7.724 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.555     8.279    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y185                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/C
                         clock pessimism              0.191     8.470    
                         clock uncertainty           -0.035     8.435    
    SLICE_X102Y185       FDCE (Recov_fdce_C_CLR)     -0.187     8.248    xgbaser_gt_wrapper_inst/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.927    
  -------------------------------------------------------------------
                         slack                                  5.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.099%)  route 0.192ns (61.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.515     0.515    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.023     0.538 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.287     0.825    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y184                                                    r  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y184       FDPE (Prop_fdpe_C_Q)         0.118     0.943 f  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/Q
                         net (fo=8, routed)           0.192     1.135    xgbaser_gt_wrapper_inst/AR[0]
    SLICE_X103Y184       FDCE                                         f  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6                                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.593     0.593    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.045     0.638 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.439     1.077    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X103Y184                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/C
                         clock pessimism             -0.241     0.836    
    SLICE_X103Y184       FDCE (Remov_fdce_C_CLR)     -0.069     0.767    xgbaser_gt_wrapper_inst/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.370ns (16.974%)  route 1.810ns (83.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 10.983 - 4.000 ) 
    Source Clock Delay      (SCD):    7.563ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.142 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.421     7.563    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X191Y259                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y259       FDRE (Prop_fdre_C_Q)         0.204     7.767 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.625     8.392    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2
    SLICE_X189Y256       LUT6 (Prop_lut6_I3_O)        0.123     8.515 r  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_3/O
                         net (fo=1, routed)           0.421     8.936    vc709_pcie_x8_gen3_i/inst/n_0_reg_phy_rdy_reg[1]_i_3
    SLICE_X189Y246       LUT3 (Prop_lut3_I2_O)        0.043     8.979 f  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_2/O
                         net (fo=2, routed)           0.764     9.743    vc709_pcie_x8_gen3_i/inst/n_0_gt_top.gt_top_i/reg_phy_rdy_reg[1]_i_1
    SLICE_X188Y271       FDPE                                         f  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     4.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     5.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     5.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791     7.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.343     9.633    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.716 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         1.267    10.983    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X188Y271                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.279    11.262    
                         clock uncertainty           -0.185    11.077    
    SLICE_X188Y271       FDPE (Recov_fdpe_C_PRE)     -0.187    10.890    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.174ns (20.797%)  route 0.663ns (79.203%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.591 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.655     3.246    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X188Y256                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y256       FDRE (Prop_fdre_C_Q)         0.118     3.364 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.059     3.423    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2
    SLICE_X189Y256       LUT6 (Prop_lut6_I0_O)        0.028     3.451 r  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_3/O
                         net (fo=1, routed)           0.218     3.669    vc709_pcie_x8_gen3_i/inst/n_0_reg_phy_rdy_reg[1]_i_3
    SLICE_X189Y246       LUT3 (Prop_lut3_I2_O)        0.028     3.697 f  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_2/O
                         net (fo=2, routed)           0.386     4.083    vc709_pcie_x8_gen3_i/inst/n_0_gt_top.gt_top_i/reg_phy_rdy_reg[1]_i_1
    SLICE_X188Y271       FDPE                                         f  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.202     2.981    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         0.852     3.863    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X188Y271                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.345     3.518    
                         clock uncertainty            0.185     3.703    
    SLICE_X188Y271       FDPE (Remov_fdpe_C_PRE)     -0.052     3.651    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.370ns (16.974%)  route 1.810ns (83.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 10.983 - 4.000 ) 
    Source Clock Delay      (SCD):    7.563ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.480     6.049    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.142 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        1.421     7.563    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X191Y259                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y259       FDRE (Prop_fdre_C_Q)         0.204     7.767 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.625     8.392    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2
    SLICE_X189Y256       LUT6 (Prop_lut6_I3_O)        0.123     8.515 r  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_3/O
                         net (fo=1, routed)           0.421     8.936    vc709_pcie_x8_gen3_i/inst/n_0_reg_phy_rdy_reg[1]_i_3
    SLICE_X189Y246       LUT3 (Prop_lut3_I2_O)        0.043     8.979 f  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_2/O
                         net (fo=2, routed)           0.764     9.743    vc709_pcie_x8_gen3_i/inst/n_0_gt_top.gt_top_i/reg_phy_rdy_reg[1]_i_1
    SLICE_X188Y271       FDPE                                         f  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     4.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     5.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     5.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791     7.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.343     9.633    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.716 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         1.267    10.983    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X188Y271                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.279    11.262    
                         clock uncertainty           -0.185    11.077    
    SLICE_X188Y271       FDPE (Recov_fdpe_C_PRE)     -0.187    10.890    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  1.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.174ns (20.797%)  route 0.663ns (79.203%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.131     2.565    ext_clk.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.591 r  ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2365, routed)        0.655     3.246    vc709_pcie_x8_gen3_i/inst/pipe_rxusrclk_in
    SLICE_X188Y256                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y256       FDRE (Prop_fdre_C_Q)         0.118     3.364 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.059     3.423    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2
    SLICE_X189Y256       LUT6 (Prop_lut6_I0_O)        0.028     3.451 r  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_3/O
                         net (fo=1, routed)           0.218     3.669    vc709_pcie_x8_gen3_i/inst/n_0_reg_phy_rdy_reg[1]_i_3
    SLICE_X189Y246       LUT3 (Prop_lut3_I2_O)        0.028     3.697 f  vc709_pcie_x8_gen3_i/inst/reg_phy_rdy_reg[1]_i_2/O
                         net (fo=2, routed)           0.386     4.083    vc709_pcie_x8_gen3_i/inst/n_0_gt_top.gt_top_i/reg_phy_rdy_reg[1]_i_1
    SLICE_X188Y271       FDPE                                         f  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.202     2.981    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         0.852     3.863    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X188Y271                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.345     3.518    
                         clock uncertainty            0.185     3.703    
    SLICE_X188Y271       FDPE (Remov_fdpe_C_PRE)     -0.052     3.651    vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.083    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.259ns (11.852%)  route 1.926ns (88.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.981ns = ( 10.981 - 4.000 ) 
    Source Clock Delay      (SCD):    7.566ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.446     1.446    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.539 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.953     3.492    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.569 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.480     6.049    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.142 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         1.424     7.566    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X188Y215                                                    r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y215       FDPE (Prop_fdpe_C_Q)         0.259     7.825 f  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=11, routed)          1.926     9.751    vc709_pcie_x8_gen3_i/inst/reg_clock_locked[1]
    SLICE_X187Y277       FDCE                                         f  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     4.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.343     5.343    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     5.426 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.791     7.217    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.290 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.343     9.633    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.716 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         1.265    10.981    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X187Y277                                                    r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/C
                         clock pessimism              0.426    11.407    
                         clock uncertainty           -0.065    11.342    
    SLICE_X187Y277       FDCE (Recov_fdce_C_CLR)     -0.212    11.130    vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  1.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.867%)  route 0.145ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.591     0.591    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.617 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           0.767     1.384    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.434 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.131     2.565    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.591 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         0.645     3.236    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X188Y271                                                    r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y271       FDPE (Prop_fdpe_C_Q)         0.118     3.354 f  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           0.145     3.499    vc709_pcie_x8_gen3_i/inst/n_0_gt_top.gt_top_i/reg_phy_rdy_reg[1]
    SLICE_X186Y272       FDPE                                         f  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23                               0.000     0.000 r  vc709_pcie_x8_gen3_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.657     0.657    ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.687 r  ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=2, routed)           1.039     1.726    ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.779 r  ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.202     2.981    ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.011 r  ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=689, routed)         0.850     3.861    vc709_pcie_x8_gen3_i/inst/pipe_userclk2_in
    SLICE_X186Y272                                                    r  vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.593     3.268    
    SLICE_X186Y272       FDPE (Remov_fdpe_C_PRE)     -0.052     3.216    vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout0
  To Clock:  xphy_rxusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout0 rise@3.103ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.266ns (23.519%)  route 0.865ns (76.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 5.236 - 3.103 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.862     2.355    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y160                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y160       FDPE (Prop_fdpe_C_Q)         0.223     2.578 f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/Q
                         net (fo=2, routed)           0.354     2.932    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/n_0_ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg
    SLICE_X218Y161       LUT2 (Prop_lut2_I0_O)        0.043     2.975 f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxuserrdy_counter_reg[0]_i_3/O
                         net (fo=20, routed)          0.511     3.486    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter0
    SLICE_X220Y163       FDCE                                         f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.809     5.236    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X220Y163                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/C
                         clock pessimism              0.169     5.405    
                         clock uncertainty           -0.035     5.370    
    SLICE_X220Y163       FDCE (Recov_fdce_C_CLR)     -0.154     5.216    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          5.216    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                  1.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_prev_reg[0]/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout0 rise@0.000ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.281%)  route 0.168ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.454     0.992    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y155                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y155       FDPE (Prop_fdpe_C_Q)         0.100     1.092 f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/Q
                         net (fo=31, routed)          0.168     1.260    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/cable_pull_reset_rising_rxusrclk2
    SLICE_X216Y154       FDCE                                         f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.611     1.249    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y154                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_prev_reg[0]/C
                         clock pessimism             -0.220     1.029    
    SLICE_X216Y154       FDCE (Remov_fdce_C_CLR)     -0.050     0.979    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout1
  To Clock:  xphy_rxusrclkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout1 rise@3.103ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.266ns (19.807%)  route 1.077ns (80.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.231 - 3.103 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.850     2.343    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y179                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y179       FDPE (Prop_fdpe_C_Q)         0.223     2.566 f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/Q
                         net (fo=2, routed)           0.452     3.018    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/n_0_ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg
    SLICE_X213Y180       LUT2 (Prop_lut2_I0_O)        0.043     3.061 f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxuserrdy_counter_reg[0]_i_3/O
                         net (fo=20, routed)          0.625     3.686    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter0
    SLICE_X212Y183       FDCE                                         f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y13                               0.000     3.103 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.804     5.231    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X212Y183                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/C
                         clock pessimism              0.196     5.427    
                         clock uncertainty           -0.035     5.392    
    SLICE_X212Y183       FDCE (Recov_fdce_C_CLR)     -0.154     5.238    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[11]/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout1 rise@0.000ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (36.969%)  route 0.170ns (63.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.441     0.979    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y175                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y175       FDPE (Prop_fdpe_C_Q)         0.100     1.079 f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/Q
                         net (fo=32, routed)          0.170     1.249    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_reset_rising_rxusrclk2
    SLICE_X216Y174       FDCE                                         f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13                               0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.595     1.233    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y174                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[11]/C
                         clock pessimism             -0.220     1.013    
    SLICE_X216Y174       FDCE (Remov_fdce_C_CLR)     -0.050     0.963    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout2
  To Clock:  xphy_rxusrclkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[12]/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout2 rise@3.103ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.223ns (14.956%)  route 1.268ns (85.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 5.235 - 3.103 ) 
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.863     2.356    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y190                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y190       FDPE (Prop_fdpe_C_Q)         0.223     2.579 f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/Q
                         net (fo=32, routed)          1.268     3.847    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_reset_rising_rxusrclk2
    SLICE_X212Y189       FDCE                                         f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y14                               0.000     3.103 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.808     5.235    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X212Y189                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[12]/C
                         clock pessimism              0.169     5.404    
                         clock uncertainty           -0.035     5.369    
    SLICE_X212Y189       FDCE (Recov_fdce_C_CLR)     -0.187     5.182    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_reg[12]
  -------------------------------------------------------------------
                         required time                          5.182    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                  1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[10]/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout2 rise@0.000ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.508%)  route 0.167ns (62.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.453     0.991    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y190                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y190       FDPE (Prop_fdpe_C_Q)         0.100     1.091 f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/Q
                         net (fo=32, routed)          0.167     1.258    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_reset_rising_rxusrclk2
    SLICE_X215Y190       FDCE                                         f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14                               0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.610     1.248    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y190                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism             -0.220     1.028    
    SLICE_X215Y190       FDCE (Remov_fdce_C_CLR)     -0.069     0.959    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout3
  To Clock:  xphy_rxusrclkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/pma_resetout_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_enable_reg/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout3 rise@3.103ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.266ns (16.294%)  route 1.366ns (83.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 5.238 - 3.103 ) 
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.861     2.354    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y161                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/pma_resetout_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y161       FDPE (Prop_fdpe_C_Q)         0.223     2.577 f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/pma_resetout_rising_rxusrclk2_reg/Q
                         net (fo=1, routed)           0.270     2.847    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/pma_resetout_rising_rxusrclk2
    SLICE_X218Y161       LUT2 (Prop_lut2_I0_O)        0.043     2.890 f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_enable_reg_i_2/O
                         net (fo=1, routed)           1.097     3.986    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_is_pulled0
    SLICE_X218Y193       FDCE                                         f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y15                               0.000     3.103 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.811     5.238    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y193                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_enable_reg/C
                         clock pessimism              0.169     5.407    
                         clock uncertainty           -0.035     5.372    
    SLICE_X218Y193       FDCE (Recov_fdce_C_CLR)     -0.212     5.160    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_enable_reg
  -------------------------------------------------------------------
                         required time                          5.160    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[0]/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout3 rise@0.000ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.050%)  route 0.156ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.453     0.991    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y191                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y191       FDPE (Prop_fdpe_C_Q)         0.100     1.091 f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/Q
                         net (fo=31, routed)          0.156     1.247    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_reset_rising_rxusrclk2
    SLICE_X221Y190       FDCE                                         f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15                               0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.610     1.248    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y190                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[0]/C
                         clock pessimism             -0.220     1.028    
    SLICE_X221Y190       FDCE (Remov_fdce_C_CLR)     -0.069     0.959    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_txusrclkout0
  To Clock:  xphy_txusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_txusrclkout0 rise@3.103ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.223ns (38.957%)  route 0.349ns (61.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 6.597 - 3.103 ) 
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.117 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         1.664     3.781    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X218Y160                                                    r  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y160       FDPE (Prop_fdpe_C_Q)         0.223     4.004 f  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/Q
                         net (fo=1, routed)           0.349     4.353    xgbaser_gt_wrapper_inst/gttxreset_txusrclk2
    SLICE_X219Y159       FDCE                                         f  xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.073 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         1.524     6.597    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X219Y159                                                    r  xgbaser_gt_wrapper_inst/txuserrdy_reg/C
                         clock pessimism              0.263     6.860    
                         clock uncertainty           -0.035     6.825    
    SLICE_X219Y159       FDCE (Recov_fdce_C_CLR)     -0.212     6.613    xgbaser_gt_wrapper_inst/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          6.613    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  2.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
                            (removal check against rising-edge clock xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_txusrclkout0 rise@0.000ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.845%)  route 0.157ns (61.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.927 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         0.757     1.684    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X218Y160                                                    r  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y160       FDPE (Prop_fdpe_C_Q)         0.100     1.784 f  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/Q
                         net (fo=1, routed)           0.157     1.941    xgbaser_gt_wrapper_inst/gttxreset_txusrclk2
    SLICE_X219Y159       FDCE                                         f  xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    xgbaser_gt_wrapper_inst/gt_txclk322
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.018 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         0.983     2.001    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X219Y159                                                    r  xgbaser_gt_wrapper_inst/txuserrdy_reg/C
                         clock pessimism             -0.302     1.699    
    SLICE_X219Y159       FDCE (Remov_fdce_C_CLR)     -0.069     1.630    xgbaser_gt_wrapper_inst/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.311    





