# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Module tests.mpf}
# Loading project Module tests
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb_tb
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd(6): Labels do not match: 'ALU_tb_tb' and 'ALU_tb'.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd(6): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd(50): near ":": syntax error
# ** Error (suppressible): G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd(31): (vcom-1272) Length of formal "ctrl" is 4; length of actual is 5.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd(57): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# ** Error (suppressible): G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd(31): (vcom-1272) Length of formal "ctrl" is 4; length of actual is 5.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd(57): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:29:31 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 16:32:37 on May 19,2020, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:33:04 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
run -all
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 16:33:46 on May 19,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:34:47 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 16:35:46 on May 19,2020, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:36:16 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
vsim -gui work.alu_tb
# End time: 16:37:16 on May 19,2020, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim -gui work.alu_tb 
# Start time: 16:37:16 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 16:47:41 on May 19,2020, Elapsed time: 0:10:25
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): Cannot resolve expression type of infix expression.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(60): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): Cannot resolve expression type of infix expression.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(60): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): Cannot resolve expression type of infix expression.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(60): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_tb
# -- Compiling architecture testbench of shifter_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): (vcom-1136) Unknown identifier "unsigned".
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): Cannot resolve expression type of infix expression.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(34): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(60): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
# 5 compiles, 1 failed with 6 errors.
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Warning: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(35): (vcom-1272) Length of expected is 17; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:52:40 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
# Load canceled
run -all
quit -sim
# End time: 16:54:24 on May 19,2020, Elapsed time: 0:01:44
# Errors: 1, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:55:00 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 16:58:14 on May 19,2020, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(35): (vcom-1600) No feasible entries for subprogram "RESIZE".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1412)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1422)
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(35): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(35): (vcom-1600) No feasible entries for subprogram "RESIZE".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_SIGNED, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1412)
#       (explicit) NUMERIC_STD.RESIZE[UNRESOLVED_UNSIGNED, NATURAL return UNRESOLVED_UNSIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1422)
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(35): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(61): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:00:56 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 17:01:41 on May 19,2020, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_tb
# -- Compiling architecture testbench of shifter_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
# 5 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:01:54 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
# Load canceled
run -all
quit -sim
# End time: 17:03:20 on May 19,2020, Elapsed time: 0:01:26
# Errors: 1, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_tb
# -- Compiling architecture testbench of shifter_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
# 5 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:03:37 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 17:05:07 on May 19,2020, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_tb
# -- Compiling architecture testbench of shifter_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(36): near "output": (vcom-1576) expecting ';'.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(61): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
# 5 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_tb
# -- Compiling architecture testbench of shifter_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Warning: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(35): (vcom-1272) Length of expected is 17; length of actual is 16.
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
# 5 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:05:49 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 17 (16 downto 0). Right is 16 (15 downto 0).
#    Time: 90 ns  Iteration: 1  Process: /alu_tb/dut/line__22 File: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd
# Fatal error in Process line__22 at G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd line 35
# 
# HDL call sequence:
# Stopped at G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd 35 Process line__22
# 
quit -sim
# End time: 17:06:15 on May 19,2020, Elapsed time: 0:00:26
# Errors: 2, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(35): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(61): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter
# -- Compiling architecture behaviour of shifter
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/Shifter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_tb
# -- Compiling architecture testbench of shifter_tb
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/latch16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Latch16
# -- Compiling architecture behaviour of Latch16
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
# 5 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:13:44 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 17:18:17 on May 19,2020, Elapsed time: 0:04:33
# Errors: 0, Warnings: 0
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:18:45 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut
quit -sim
# End time: 17:23:26 on May 19,2020, Elapsed time: 0:04:41
# Errors: 0, Warnings: 6
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(45): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(47): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(49): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd(59): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/00 EV-20/Modelsim/ALU_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture testbench of ALU_tb
# 
# 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:37:42 on May 19,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbench)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(behaviour)
add wave -position insertpoint sim:/alu_tb/*
run -all
# End time: 17:40:32 on May 19,2020, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
