
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: a[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: out[2] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v a[1] (in)
                                         a[1] (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.06    0.11    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.06    0.00    2.11 v _4_/A (sky130_fd_sc_hd__or3_1)
     2    0.01    0.09    0.42    2.54 v _4_/X (sky130_fd_sc_hd__or3_1)
                                         _2_ (net)
                  0.09    0.00    2.54 v _6_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.15    2.69 v _6_/X (sky130_fd_sc_hd__and2_1)
                                         _1_ (net)
                  0.03    0.00    2.69 v _7_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.78 v _7_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net7 (net)
                  0.03    0.00    2.78 v output7/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    2.96 v output7/X (sky130_fd_sc_hd__buf_2)
                                         out[2] (net)
                  0.09    0.00    2.96 v out[2] (out)
                                  2.96   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
