#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 24 15:25:36 2021
# Process ID: 10204
# Current directory: F:/Git_Fpga/FPGA_Starter/Project/LiveCamera
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13008 F:\Git_Fpga\FPGA_Starter\Project\LiveCamera\LiveCamera.xpr
# Log file: F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/vivado.log
# Journal file: F:/Git_Fpga/FPGA_Starter/Project/LiveCamera\vivado.jou
#-----------------------------------------------------------
start_guopopen_project F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.xpScScanning sources...
Finished scanning sourceININFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 877.719 ; gain = 4.758
update_compile_order -fileset sources_1
update_module_reference OV7670_QVGA_Address_Generator_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:Address_Generator:1.0 - Address_Generator_0
Adding component instance block -- xilinx.com:module_ref:RGB:1.0 - RGB_0
Adding component instance block -- xilinx.com:module_ref:VGA:1.0 - VGA_0
Adding component instance block -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding component instance block -- xilinx.com:module_ref:ov7670_capture:1.0 - ov7670_capture_0
Adding component instance block -- xilinx.com:module_ref:ov7670_controller:1.0 - ov7670_controller_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /Address_Generator_0/CLK25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /VGA_0/CLK25(undef)
Successfully read diagram <OV7670_QVGA> from BD file <F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/OV7670_QVGA.bd>
Upgrading 'F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/OV7670_QVGA.bd'
INFO: [IP_Flow 19-3420] Updated OV7670_QVGA_Address_Generator_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /Address_Generator_0_upgraded_ipi/CLK25(undef)
Wrote  : <F:\Git_Fpga\FPGA_Starter\Project\LiveCamera\LiveCamera.srcs\sources_1\bd\OV7670_QVGA\OV7670_QVGA.bd> 
Wrote  : <F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/ui/bd_3d34971f.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.230 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.230 ; gain = 0.000
update_module_reference OV7670_QVGA_RGB_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/OV7670_QVGA.bd'
INFO: [IP_Flow 19-3420] Updated OV7670_QVGA_RGB_0_0 to use current project options
Wrote  : <F:\Git_Fpga\FPGA_Starter\Project\LiveCamera\LiveCamera.srcs\sources_1\bd\OV7670_QVGA\OV7670_QVGA.bd> 
Wrote  : <F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/ui/bd_3d34971f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.230 ; gain = 0.000
update_module_reference OV7670_QVGA_VGA_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/OV7670_QVGA.bd'
INFO: [IP_Flow 19-3420] Updated OV7670_QVGA_VGA_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /VGA_0_upgraded_ipi/CLK25(undef)
Wrote  : <F:\Git_Fpga\FPGA_Starter\Project\LiveCamera\LiveCamera.srcs\sources_1\bd\OV7670_QVGA\OV7670_QVGA.bd> 
Wrote  : <F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/ui/bd_3d34971f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.230 ; gain = 0.000
update_module_reference OV7670_QVGA_debounce_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/OV7670_QVGA.bd'
INFO: [IP_Flow 19-3420] Updated OV7670_QVGA_debounce_0_0 to use current project options
Wrote  : <F:\Git_Fpga\FPGA_Starter\Project\LiveCamera\LiveCamera.srcs\sources_1\bd\OV7670_QVGA\OV7670_QVGA.bd> 
Wrote  : <F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/ui/bd_3d34971f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.230 ; gain = 0.000
update_module_reference OV7670_QVGA_ov7670_capture_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/OV7670_QVGA.bd'
INFO: [IP_Flow 19-3420] Updated OV7670_QVGA_ov7670_capture_0_0 to use current project options
Wrote  : <F:\Git_Fpga\FPGA_Starter\Project\LiveCamera\LiveCamera.srcs\sources_1\bd\OV7670_QVGA\OV7670_QVGA.bd> 
Wrote  : <F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/ui/bd_3d34971f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.230 ; gain = 0.000
update_module_reference OV7670_QVGA_ov7670_controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/OV7670_QVGA.bd'
INFO: [IP_Flow 19-3420] Updated OV7670_QVGA_ov7670_controller_0_0 to use current project options
Wrote  : <F:\Git_Fpga\FPGA_Starter\Project\LiveCamera\LiveCamera.srcs\sources_1\bd\OV7670_QVGA\OV7670_QVGA.bd> 
Wrote  : <F:/Git_Fpga/FPGA_Starter/Project/LiveCamera/LiveCamera.srcs/sources_1/bd/OV7670_QVGA/ui/bd_3d34971f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 15:48:09 2021...
