\subsection{rtl Architecture Reference}
\label{classlms__ctr_1_1rtl}\index{rtl@{rtl}}


Collaboration diagram for rtl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=199pt]{de/d99/classlms__ctr_1_1rtl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf avfifo}  {\bfseries }  
\item 
{\bf i2c\+\_\+opencores}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+leds}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+nios2\+\_\+cpu}  {\bfseries }  
\item 
{\bf bitswap\+\_\+qsys}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+oc\+\_\+mem}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+A\+DF}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+D\+AC}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+spi\+\_\+lms}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+switch}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0}  {\bfseries }  
\item 
{\bf altera\+\_\+customins\+\_\+master\+\_\+translator}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}  {\bfseries }  
\item 
{\bf altera\+\_\+customins\+\_\+slave\+\_\+translator}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0}  {\bfseries }  
\item 
{\bf lms\+\_\+ctr\+\_\+irq\+\_\+mapper}  {\bfseries }  
\item 
{\bf altera\+\_\+reset\+\_\+controller}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf nios2\+\_\+cpu\+\_\+debug\+\_\+reset\+\_\+request\+\_\+reset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readra} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+c} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readrb} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+ipending} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+estatus} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+writerc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readra} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readrb} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+c} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+estatus} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+ipending} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+writerc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readra} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readrb} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+c} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+estatus} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+ipending} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+writerc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+debugaccess} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+byteenable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+debugaccess} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+byteenable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+byteenable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+clken} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf irq\+\_\+mapper\+\_\+receiver0\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf irq\+\_\+mapper\+\_\+receiver1\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf irq\+\_\+mapper\+\_\+receiver2\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf irq\+\_\+mapper\+\_\+receiver3\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf nios2\+\_\+cpu\+\_\+irq\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf av\+\_\+fifo\+\_\+int\+\_\+0}  {\bfseries avfifo}   
\item 
{\bf i2c\+\_\+opencores\+\_\+0}  {\bfseries i2c\+\_\+opencores}   
\item 
{\bf leds}  {\bfseries lms\+\_\+ctr\+\_\+leds}   
\item 
{\bf lms\+\_\+ctr\+\_\+gpio}  {\bfseries lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio}   
\item 
{\bf nios2\+\_\+cpu}  {\bfseries lms\+\_\+ctr\+\_\+nios2\+\_\+cpu}   
\item 
{\bf nios\+\_\+custom\+\_\+instr\+\_\+bitswap\+\_\+0}  {\bfseries bitswap\+\_\+qsys}   
\item 
{\bf oc\+\_\+mem}  {\bfseries lms\+\_\+ctr\+\_\+oc\+\_\+mem}   
\item 
{\bf spi\+\_\+1\+\_\+adf}  {\bfseries lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+adf}   
\item 
{\bf spi\+\_\+1\+\_\+dac}  {\bfseries lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+dac}   
\item 
{\bf spi\+\_\+lms}  {\bfseries lms\+\_\+ctr\+\_\+spi\+\_\+lms}   
\item 
{\bf switch}  {\bfseries lms\+\_\+ctr\+\_\+switch}   
\item 
{\bf sysid\+\_\+qsys\+\_\+0}  {\bfseries lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0}   
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator}  {\bfseries altera\+\_\+customins\+\_\+master\+\_\+translator}   
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}  {\bfseries lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}   
\item 
{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0}  {\bfseries altera\+\_\+customins\+\_\+slave\+\_\+translator}   
\item 
{\bf mm\+\_\+interconnect\+\_\+0}  {\bfseries lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0}   
\item 
{\bf irq\+\_\+mapper}  {\bfseries lms\+\_\+ctr\+\_\+irq\+\_\+mapper}   
\item 
{\bf rst\+\_\+controller}  {\bfseries altera\+\_\+reset\+\_\+controller}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 39} of file {\bf lms\+\_\+ctr.\+vhd}.



\subsubsection{Member Data Documentation}
\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!altera\+\_\+customins\+\_\+master\+\_\+translator@{altera\+\_\+customins\+\_\+master\+\_\+translator}}
\index{altera\+\_\+customins\+\_\+master\+\_\+translator@{altera\+\_\+customins\+\_\+master\+\_\+translator}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{altera\+\_\+customins\+\_\+master\+\_\+translator}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+customins\+\_\+master\+\_\+translator} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_afb1432be7a9d2ce870d6a90bce108f5e}


Definition at line {\bf 246} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!altera\+\_\+customins\+\_\+slave\+\_\+translator@{altera\+\_\+customins\+\_\+slave\+\_\+translator}}
\index{altera\+\_\+customins\+\_\+slave\+\_\+translator@{altera\+\_\+customins\+\_\+slave\+\_\+translator}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{altera\+\_\+customins\+\_\+slave\+\_\+translator}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+customins\+\_\+slave\+\_\+translator} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_adbdfb36018d6eb370d1de12dcdb25733}


Definition at line {\bf 339} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!altera\+\_\+reset\+\_\+controller@{altera\+\_\+reset\+\_\+controller}}
\index{altera\+\_\+reset\+\_\+controller@{altera\+\_\+reset\+\_\+controller}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{altera\+\_\+reset\+\_\+controller}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+reset\+\_\+controller} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_aa1b6ca46e7cc9c3eb83bf1b011e10828}


Definition at line {\bf 475} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!av\+\_\+fifo\+\_\+int\+\_\+0@{av\+\_\+fifo\+\_\+int\+\_\+0}}
\index{av\+\_\+fifo\+\_\+int\+\_\+0@{av\+\_\+fifo\+\_\+int\+\_\+0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{av\+\_\+fifo\+\_\+int\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf av\+\_\+fifo\+\_\+int\+\_\+0} {\bfseries \textcolor{vhdlchar}{avfifo}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a6b2db1c791da5c2cf9993c64b4a30dbf}


Definition at line {\bf 692} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!avfifo@{avfifo}}
\index{avfifo@{avfifo}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{avfifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avfifo} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a3062fbee166af48a97de01aae758369e}


Definition at line {\bf 40} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!bitswap\+\_\+qsys@{bitswap\+\_\+qsys}}
\index{bitswap\+\_\+qsys@{bitswap\+\_\+qsys}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{bitswap\+\_\+qsys}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bitswap\+\_\+qsys} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a4968f3de54149d70a052e160b0e99dfd}


Definition at line {\bf 150} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!i2c\+\_\+opencores@{i2c\+\_\+opencores}}
\index{i2c\+\_\+opencores@{i2c\+\_\+opencores}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{i2c\+\_\+opencores}]{\setlength{\rightskip}{0pt plus 5cm}{\bf i2c\+\_\+opencores} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_ab0ae2290804cbb58c51b5c81c7d74f33}


Definition at line {\bf 63} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!i2c\+\_\+opencores\+\_\+0@{i2c\+\_\+opencores\+\_\+0}}
\index{i2c\+\_\+opencores\+\_\+0@{i2c\+\_\+opencores\+\_\+0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{i2c\+\_\+opencores\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf i2c\+\_\+opencores\+\_\+0} {\bfseries \textcolor{vhdlchar}{i2c\+\_\+opencores}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a521e073cf556c7f6440a4bddd54e8d60}


Definition at line {\bf 707} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+waitrequest@{i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+waitrequest}}
\index{i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+waitrequest@{i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+waitrequest}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+waitrequest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a69895382fc0ee08b78fa2927998352dd}


Definition at line {\bf 601} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!irq\+\_\+mapper@{irq\+\_\+mapper}}
\index{irq\+\_\+mapper@{irq\+\_\+mapper}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{irq\+\_\+mapper}]{\setlength{\rightskip}{0pt plus 5cm}{\bf irq\+\_\+mapper} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+irq\+\_\+mapper}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a1e05e1134507e43d8f4f3483ab3b8ec6}


Definition at line {\bf 1088} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!irq\+\_\+mapper\+\_\+receiver0\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver0\+\_\+irq}}
\index{irq\+\_\+mapper\+\_\+receiver0\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver0\+\_\+irq}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{irq\+\_\+mapper\+\_\+receiver0\+\_\+irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf irq\+\_\+mapper\+\_\+receiver0\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a7f0a439fa6bd360058e0d391b1e0393c}


Definition at line {\bf 652} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!irq\+\_\+mapper\+\_\+receiver1\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver1\+\_\+irq}}
\index{irq\+\_\+mapper\+\_\+receiver1\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver1\+\_\+irq}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{irq\+\_\+mapper\+\_\+receiver1\+\_\+irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf irq\+\_\+mapper\+\_\+receiver1\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a00c1f8efa52a3f92e4954fcc4cd802bc}


Definition at line {\bf 653} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!irq\+\_\+mapper\+\_\+receiver2\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver2\+\_\+irq}}
\index{irq\+\_\+mapper\+\_\+receiver2\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver2\+\_\+irq}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{irq\+\_\+mapper\+\_\+receiver2\+\_\+irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf irq\+\_\+mapper\+\_\+receiver2\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a12154e43a9085d97cea8ab9bfc83bfbb}


Definition at line {\bf 654} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!irq\+\_\+mapper\+\_\+receiver3\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver3\+\_\+irq}}
\index{irq\+\_\+mapper\+\_\+receiver3\+\_\+irq@{irq\+\_\+mapper\+\_\+receiver3\+\_\+irq}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{irq\+\_\+mapper\+\_\+receiver3\+\_\+irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf irq\+\_\+mapper\+\_\+receiver3\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a65f80db739f801cc336d126afac764e0}


Definition at line {\bf 655} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!leds@{leds}}
\index{leds@{leds}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{leds}]{\setlength{\rightskip}{0pt plus 5cm}{\bf leds} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+leds}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a840c9267db46ce0db0f44d473c562e66}


Definition at line {\bf 719} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+gpio@{lms\+\_\+ctr\+\_\+gpio}}
\index{lms\+\_\+ctr\+\_\+gpio@{lms\+\_\+ctr\+\_\+gpio}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+gpio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+gpio} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a2a2dddb715d3f5264a598a51208125f7}


Definition at line {\bf 731} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+irq\+\_\+mapper@{lms\+\_\+ctr\+\_\+irq\+\_\+mapper}}
\index{lms\+\_\+ctr\+\_\+irq\+\_\+mapper@{lms\+\_\+ctr\+\_\+irq\+\_\+mapper}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+irq\+\_\+mapper}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+irq\+\_\+mapper} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a9525719f15906d09f38df640454e18e5}


Definition at line {\bf 463} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+leds@{lms\+\_\+ctr\+\_\+leds}}
\index{lms\+\_\+ctr\+\_\+leds@{lms\+\_\+ctr\+\_\+leds}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+leds}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+leds} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_adc2d02d1a20d011395d0f261f260813c}


Definition at line {\bf 79} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio@{lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio}}
\index{lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio@{lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+lms\+\_\+ctr\+\_\+gpio} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a7e124b1d6e6bb846e218bae5e1a11b80}


Definition at line {\bf 92} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0@{lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0}}
\index{lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0@{lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a9cd2156b219ce5279531bf08c7e21d7b}


Definition at line {\bf 385} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+nios2\+\_\+cpu@{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu}}
\index{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu@{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+nios2\+\_\+cpu} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a0d83455e32243aee2cdc749e3b4d8369}


Definition at line {\bf 105} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect@{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}}
\index{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect@{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_aaf69b6677f0e481cf00632fe6ff23b0f}


Definition at line {\bf 310} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+oc\+\_\+mem@{lms\+\_\+ctr\+\_\+oc\+\_\+mem}}
\index{lms\+\_\+ctr\+\_\+oc\+\_\+mem@{lms\+\_\+ctr\+\_\+oc\+\_\+mem}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+oc\+\_\+mem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+oc\+\_\+mem} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a47bafff159b3fde270392aa3a5652f40}


Definition at line {\bf 158} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+A\+DF@{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+A\+DF}}
\index{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+A\+DF@{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+A\+DF}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+A\+DF}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+A\+DF} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a19ef8ca0828b1f9493a9ee67a9eac524}


Definition at line {\bf 173} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+D\+AC@{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+D\+AC}}
\index{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+D\+AC@{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+D\+AC}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+D\+AC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+\+D\+AC} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a5af9dd53830b44796b67c64c39464b0b}


Definition at line {\bf 191} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+spi\+\_\+lms@{lms\+\_\+ctr\+\_\+spi\+\_\+lms}}
\index{lms\+\_\+ctr\+\_\+spi\+\_\+lms@{lms\+\_\+ctr\+\_\+spi\+\_\+lms}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+spi\+\_\+lms}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+spi\+\_\+lms} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_a6a8a90be08a91f1b690d80718b651382}


Definition at line {\bf 209} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+switch@{lms\+\_\+ctr\+\_\+switch}}
\index{lms\+\_\+ctr\+\_\+switch@{lms\+\_\+ctr\+\_\+switch}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+switch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+switch} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_ace60c46fdf7d3ffdddf87efc4963989b}


Definition at line {\bf 227} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0@{lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0}}
\index{lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0@{lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classlms__ctr_1_1rtl_af43847c78a6d3d7afea89e862938586c}


Definition at line {\bf 237} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0@{mm\+\_\+interconnect\+\_\+0}}
\index{mm\+\_\+interconnect\+\_\+0@{mm\+\_\+interconnect\+\_\+0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+mm\+\_\+interconnect\+\_\+0}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_ae40997d92de69d122387ceaeb264e46b}


Definition at line {\bf 1077} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ade76013eb38d78395c48cfb8a4a99458}


Definition at line {\bf 595} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a95ff7b363bec6a95b6e42739cbe21e8a}


Definition at line {\bf 593} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+read}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+read}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a3cf204cdc81ad1e5998d99d4936ce797}


Definition at line {\bf 596} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a96c1f3251f9dbba98fa40f82e67e8026}


Definition at line {\bf 594} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a39f0b900a8f0b1f307e6e7e849917899}


Definition at line {\bf 597} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+av\+\_\+fifo\+\_\+int\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a2708746a1c0ba6b3b1bf3033bb8cd12a}


Definition at line {\bf 598} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ad0dbddd94c9000b7766ca610bc06d5f9}


Definition at line {\bf 602} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ac81dbe0fc4146cf73e497dc51512896d}


Definition at line {\bf 599} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a3f5317975ec5c23eb3f7e1d67faeb504}


Definition at line {\bf 659} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aa5c3a1cd233c45456e0a0ae92eb23c9a}


Definition at line {\bf 600} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a71915ba859755aed7f89ba20021632ae}


Definition at line {\bf 603} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+i2c\+\_\+opencores\+\_\+0\+\_\+avalon\+\_\+slave\+\_\+0\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a0518597d698d4694447dd88c2b75114b}


Definition at line {\bf 604} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aefdbd28a4838afd40ab33b575a3db739}


Definition at line {\bf 626} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ae49c821da6d4840ff39281cdfb87c5b8}


Definition at line {\bf 624} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a6f7758ba4d3b5ae59bfa5811e34650cb}


Definition at line {\bf 625} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aee1e675e63d2bc519ecf13a92aa8b13a}


Definition at line {\bf 627} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a6be530a81e270789efc2fc2c1e95caaa}


Definition at line {\bf 660} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+leds\+\_\+s1\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a4cf5551265a1fe8f76441399c1732c75}


Definition at line {\bf 628} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ade3bda150b10d3ff317692f314c91e08}


Definition at line {\bf 631} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a464535e8ad398a99db0e2180ddf64bd5}


Definition at line {\bf 629} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_add4390304a79aaf97eb658ab932536eb}


Definition at line {\bf 630} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a5ea7ab8868580550c86c63a4db9d6d53}


Definition at line {\bf 632} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a333ed29c1724cd7ef5c5e5edded44487}


Definition at line {\bf 661} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+lms\+\_\+ctr\+\_\+gpio\+\_\+s1\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a5a0dbcdb4cd6a4e185b5b0aa970e5f02}


Definition at line {\bf 633} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aaa4c2965fc1fe04ef59c8eedea9555cc}


Definition at line {\bf 610} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+byteenable@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+byteenable}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+byteenable@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+byteenable}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+byteenable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+byteenable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_afe2971b64838336183b3c9b68f28e340}


Definition at line {\bf 612} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+debugaccess@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+debugaccess}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+debugaccess@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+debugaccess}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+debugaccess}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+debugaccess} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_addfd24f81c21dacb1db10c26dacb53af}


Definition at line {\bf 609} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+read}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+read}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a558ad7746fd0098d35757d728f92a5b3}


Definition at line {\bf 611} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ac786cf4d733b1c7a44e448619fba6069}


Definition at line {\bf 607} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+waitrequest@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+waitrequest}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+waitrequest@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+waitrequest}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+waitrequest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a2cae15c96815e6f1d58b00d39e5eca65}


Definition at line {\bf 608} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ae503771952e9760a562844c123975f9f}


Definition at line {\bf 613} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+nios2\+\_\+cpu\+\_\+debug\+\_\+mem\+\_\+slave\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a1f59ef598768586233ac8f5074b3c407}


Definition at line {\bf 614} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a2d98411f3321873f5a89e327688a7688}


Definition at line {\bf 617} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+byteenable@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+byteenable}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+byteenable@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+byteenable}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+byteenable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+byteenable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a33ee02ea161010de4fb040099760b2c6}


Definition at line {\bf 618} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a02eb019602b677ca9f1afb73eef332f2}


Definition at line {\bf 615} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+clken@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+clken}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+clken@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+clken}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+clken}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+clken} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a00ea9ce480b85f62092e2da934f1424d}


Definition at line {\bf 621} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aba33295c314370fc17f8839931eb18eb}


Definition at line {\bf 616} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a73a5fb889191073f915bb080f588b325}


Definition at line {\bf 619} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+oc\+\_\+mem\+\_\+s1\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a5d83413a2fcdb105b36fd6123c294ede}


Definition at line {\bf 620} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_afc5953bf3cf111c5aa327a764166127a}


Definition at line {\bf 648} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ac2b846ceaa13ecc6dbf1e69ac6ddb47c}


Definition at line {\bf 646} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a3e194c36b159b1c4f537087b109f4167}


Definition at line {\bf 649} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a43fc6d21ccfeac4c821cb19270009ef7}


Definition at line {\bf 666} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a37cafcbe326cc4aa2736a53542b52638}


Definition at line {\bf 647} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a7be431dab59bc3eae5000cfd15097e41}


Definition at line {\bf 650} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aab9d7adfa01a9b2034a43540b7b1b279}


Definition at line {\bf 667} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+adf\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ac68675221132bd9d83bfa672f9583844}


Definition at line {\bf 651} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_af0069c880e5646279210682cf0a52a0c}


Definition at line {\bf 642} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a03d5ec852786928116337517bbc707b7}


Definition at line {\bf 640} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a2af77b459250eecb7971465c43b7b1e0}


Definition at line {\bf 643} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a320361f6d19f1c3668b1acd01c60874a}


Definition at line {\bf 664} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a6d1f61472a8a5316303832a683ba0280}


Definition at line {\bf 641} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a3e6534c1f273692dd241fb90546d8079}


Definition at line {\bf 644} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aebacfdcb933626b25939a68c85b2b764}


Definition at line {\bf 665} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+1\+\_\+dac\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a810d02db66f011f101ac6050fb5580df}


Definition at line {\bf 645} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_afc8e92f247d0f88601ef77fc042095c0}


Definition at line {\bf 636} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+chipselect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a06780c52e807a2b3c3e73301c6579eac}


Definition at line {\bf 634} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a2dd45c2920a3cfe737f665c78e691211}


Definition at line {\bf 637} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+read\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a3d6f818e70b939a5f9e442ee0db01afc}


Definition at line {\bf 662} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a7cce913d635baf994fde5b0c20dd9600}


Definition at line {\bf 635} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a0d3d00518cc5e99075ff1ff007d699fd}


Definition at line {\bf 638} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+write\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a832a82ed3af5326816cd963e089bab14}


Definition at line {\bf 663} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata@{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+spi\+\_\+lms\+\_\+spi\+\_\+control\+\_\+port\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_acf7184a635b824256e621b62c50b510f}


Definition at line {\bf 639} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a91ee5f0d8b9e8ba4ee7b6a52aaacfe3d}


Definition at line {\bf 623} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+switch\+\_\+s1\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ad461f8a1f42b8c9ab0af3b3624358150}


Definition at line {\bf 622} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+address}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+address@{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a00827a3199a3ca3cb61dae5a2aceba03}


Definition at line {\bf 606} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+readdata}}
\index{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+readdata@{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mm\+\_\+interconnect\+\_\+0\+\_\+sysid\+\_\+qsys\+\_\+0\+\_\+control\+\_\+slave\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a36fb7556f5764f77753744ffec910f7f}


Definition at line {\bf 605} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu@{nios2\+\_\+cpu}}
\index{nios2\+\_\+cpu@{nios2\+\_\+cpu}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a1b50a037ac1367a187ea1d7b6196d2bb}


Definition at line {\bf 775} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+a@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+a}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+a@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+a}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aa403bc531539b1411d56c94a1c5c2e31}


Definition at line {\bf 543} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+b@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+b}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+b@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+b}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a196444f2c6fa702932451970b49667cf}


Definition at line {\bf 544} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+c@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+c}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+c@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+c}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+c}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+c} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a7c33536f9a8788f07d868b0e997ba9bd}


Definition at line {\bf 545} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0} {\bfseries \textcolor{vhdlchar}{altera\+\_\+customins\+\_\+slave\+\_\+translator}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a7d65c871bfb74f32283ddc2249f5bbe1}


Definition at line {\bf 1000} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+dataa}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+dataa}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+dataa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aae8a47100061f4ea0c24ab3e39c48033}


Definition at line {\bf 580} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+datab}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+datab}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+datab}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ae77c944edf69a474f7a400faa6b183a3}


Definition at line {\bf 579} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+result}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+result}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+slave\+\_\+translator0\+\_\+ci\+\_\+master\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a245f9040cc85065b8a50db3b32128bbc}


Definition at line {\bf 578} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_aab81f76f8e79bc5b515573bd5d0091e5}


Definition at line {\bf 955} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+a@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+a}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+a@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+a}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ac499b97d053314257c6350d72bfe5184}


Definition at line {\bf 568} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+b@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+b}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+b@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+b}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a6139c1d2d37c0648469e8df471ca5277}


Definition at line {\bf 569} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+c@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+c}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+c@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+c}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+c}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+c} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a5b8321af2927afc8558f6e805854a281}


Definition at line {\bf 571} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+dataa}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+dataa}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+dataa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a487f6a72f4f438aabc60a279e4761ac2}


Definition at line {\bf 575} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+datab}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+datab}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+datab}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a8c53d1219a8361031c71635e1b8ae0e8}


Definition at line {\bf 574} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+estatus@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+estatus}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+estatus@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+estatus}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+estatus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+estatus} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a684e08cc25b0e2300219d397cb79e43e}


Definition at line {\bf 572} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+ipending@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+ipending}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+ipending@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+ipending}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+ipending}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+ipending} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a1f4068eaf302168bc7388faee2530010}


Definition at line {\bf 573} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+n@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+n}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+n@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+n}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ac3e7f0b97c434bd36ff438f79131218a}


Definition at line {\bf 577} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readra@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readra}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readra@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readra}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readra}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readra} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a485d94f005310e078c3ecd2a848138db}


Definition at line {\bf 567} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readrb@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readrb}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readrb@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readrb}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readrb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+readrb} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ae0ef6a8288433ab24424d299b5e5d21c}


Definition at line {\bf 570} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+result}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+result}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_adf6839838691f3e495f4b5c6ce895454}


Definition at line {\bf 566} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+writerc@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+writerc}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+writerc@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+writerc}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+writerc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+comb\+\_\+xconnect\+\_\+ci\+\_\+master0\+\_\+writerc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a4715bbd4f05c85d2072588efff162635}


Definition at line {\bf 576} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+dataa}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+dataa}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+dataa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_afb1d5f75377e2c74603a98f5a3562cc5}


Definition at line {\bf 552} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+datab}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+datab}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+datab}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_accdca9ae8c698dc1de8e44677f304916}


Definition at line {\bf 551} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+estatus@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+estatus}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+estatus@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+estatus}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+estatus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+estatus} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a6f0d0b135f6eddac91cb5bec37250e95}


Definition at line {\bf 550} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+ipending@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+ipending}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+ipending@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+ipending}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+ipending}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+ipending} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a3647f1f1b62d5a6b47511a9827914740}


Definition at line {\bf 547} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+n@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+n}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+n@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+n}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a81b1b68f05abc1c012d1a9e966a8f929}


Definition at line {\bf 548} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readra@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readra}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readra@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readra}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readra}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readra} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ae1c428ef74b2229823a858083305b1ff}


Definition at line {\bf 542} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readrb@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readrb}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readrb@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readrb}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readrb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+readrb} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a06134d8de018822a531b58037a45d0a6}


Definition at line {\bf 546} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+result}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+result}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aa63214cab3a8c6e7d3a8d2c9c47362a0}


Definition at line {\bf 549} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator} {\bfseries \textcolor{vhdlchar}{altera\+\_\+customins\+\_\+master\+\_\+translator}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_ad1e0276870064d2bf4753e3e745ba6ec}


Definition at line {\bf 927} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+a@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+a}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+a@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+a}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+a} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aeb40107e95843ba204fd65f28a3ad257}


Definition at line {\bf 556} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+b@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+b}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+b@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+b}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ad181e69b207e0b948e9a0ee1b5aa911e}


Definition at line {\bf 557} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+c@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+c}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+c@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+c}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+c}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+c} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aa621c0bfb20db769e8c684a99eacdcf3}


Definition at line {\bf 559} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+dataa}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+dataa@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+dataa}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+dataa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+dataa} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a8d3ed27de62a8ecfbc166e1156d022f6}


Definition at line {\bf 563} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+datab}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+datab@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+datab}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+datab}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+datab} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a7aa837f06c4d958c0829510e72dfe3e0}


Definition at line {\bf 562} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+estatus@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+estatus}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+estatus@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+estatus}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+estatus}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+estatus} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a58fd6ea1b9a8416c662db034aebc5ddd}


Definition at line {\bf 560} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+ipending@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+ipending}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+ipending@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+ipending}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+ipending}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+ipending} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a60a42d1233b278b20091bf63c25e0bf1}


Definition at line {\bf 561} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+n@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+n}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+n@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+n}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a52a39de8fa373a17d1ad816b03ca6ac4}


Definition at line {\bf 565} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readra@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readra}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readra@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readra}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readra}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readra} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_af6b1d0c299f4b962f4845f3b78aa2c3d}


Definition at line {\bf 555} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readrb@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readrb}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readrb@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readrb}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readrb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+readrb} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aba0b3fb101cc374a9e2192a753689313}


Definition at line {\bf 558} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+result}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+result@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+result}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a7146aec4f04e281ad6c00dda72faceb3}


Definition at line {\bf 554} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+writerc@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+writerc}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+writerc@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+writerc}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+writerc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+translator\+\_\+comb\+\_\+ci\+\_\+master\+\_\+writerc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a78bbc925bea986aaf5934a8a0acb19c8}


Definition at line {\bf 564} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+writerc@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+writerc}}
\index{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+writerc@{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+writerc}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+writerc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+custom\+\_\+instruction\+\_\+master\+\_\+writerc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a65eff2fce912d92d8405ca59873452ee}


Definition at line {\bf 553} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+address@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+address}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+address@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a0bb09034d15bd6127bb86f68ae51c914}


Definition at line {\bf 584} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+byteenable@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+byteenable}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+byteenable@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+byteenable}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+byteenable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+byteenable} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a9cb4888fe529e4d3187a2eb10e87dd98}


Definition at line {\bf 585} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+debugaccess@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+debugaccess}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+debugaccess@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+debugaccess}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+debugaccess}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+debugaccess} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a109360c2ca7539c737dc7d06ccb64c0c}


Definition at line {\bf 583} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+read@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+read}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+read@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+read}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a1908054e65b862fedadf8cb8211b568b}


Definition at line {\bf 586} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+readdata@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+readdata}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+readdata@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a6c4b6efa3915b233928e595c0d115165}


Definition at line {\bf 581} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+waitrequest@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+waitrequest}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+waitrequest@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+waitrequest}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+waitrequest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_ac5daacbabb9c60fb124b245986dc07ab}


Definition at line {\bf 582} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+write@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+write}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+write@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+write}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a49ece174ab7a327060f9033eb29d4eef}


Definition at line {\bf 587} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+writedata@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+writedata}}
\index{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+writedata@{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+writedata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+writedata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+data\+\_\+master\+\_\+writedata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a1ad23e4833c9faaaa6b7898d79a881fe}


Definition at line {\bf 588} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+debug\+\_\+reset\+\_\+request\+\_\+reset@{nios2\+\_\+cpu\+\_\+debug\+\_\+reset\+\_\+request\+\_\+reset}}
\index{nios2\+\_\+cpu\+\_\+debug\+\_\+reset\+\_\+request\+\_\+reset@{nios2\+\_\+cpu\+\_\+debug\+\_\+reset\+\_\+request\+\_\+reset}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+debug\+\_\+reset\+\_\+request\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+debug\+\_\+reset\+\_\+request\+\_\+reset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_aa1fb0c04578762c7aa690c6b2073b1fb}


Definition at line {\bf 541} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+address@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+address}}
\index{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+address@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+address}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+address} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a65e18a19b4a0ee5d3854319ecabd4ab9}


Definition at line {\bf 591} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+read@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+read}}
\index{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+read@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+read}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a04a2746d7e18900df8f5eb759dc71bf3}


Definition at line {\bf 592} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+readdata@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+readdata}}
\index{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+readdata@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+readdata}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+readdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+readdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a595630c76b5dbe75de0589304fba9bbf}


Definition at line {\bf 589} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+waitrequest@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+waitrequest}}
\index{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+waitrequest@{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+waitrequest}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+waitrequest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+instruction\+\_\+master\+\_\+waitrequest} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a2cc430a3992713814801c597445ffcd8}


Definition at line {\bf 590} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios2\+\_\+cpu\+\_\+irq\+\_\+irq@{nios2\+\_\+cpu\+\_\+irq\+\_\+irq}}
\index{nios2\+\_\+cpu\+\_\+irq\+\_\+irq@{nios2\+\_\+cpu\+\_\+irq\+\_\+irq}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios2\+\_\+cpu\+\_\+irq\+\_\+irq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios2\+\_\+cpu\+\_\+irq\+\_\+irq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a7e0c7799eb922feb0036a1285d36bf4b}


Definition at line {\bf 656} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!nios\+\_\+custom\+\_\+instr\+\_\+bitswap\+\_\+0@{nios\+\_\+custom\+\_\+instr\+\_\+bitswap\+\_\+0}}
\index{nios\+\_\+custom\+\_\+instr\+\_\+bitswap\+\_\+0@{nios\+\_\+custom\+\_\+instr\+\_\+bitswap\+\_\+0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{nios\+\_\+custom\+\_\+instr\+\_\+bitswap\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nios\+\_\+custom\+\_\+instr\+\_\+bitswap\+\_\+0} {\bfseries \textcolor{vhdlchar}{bitswap\+\_\+qsys}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a7ea5ab7711ab01496544af9041e422f2}


Definition at line {\bf 782} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!oc\+\_\+mem@{oc\+\_\+mem}}
\index{oc\+\_\+mem@{oc\+\_\+mem}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{oc\+\_\+mem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oc\+\_\+mem} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+oc\+\_\+mem}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a137de8f878092380e43b19d9d9565f2c}


Definition at line {\bf 796} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!rst\+\_\+controller@{rst\+\_\+controller}}
\index{rst\+\_\+controller@{rst\+\_\+controller}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{rst\+\_\+controller}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+controller} {\bfseries \textcolor{vhdlchar}{altera\+\_\+reset\+\_\+controller}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a38281fa1dc5c9c9125674401ff75ea5f}


Definition at line {\bf 1153} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset@{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset}}
\index{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset@{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a95d51cb02622e8cc9885a95c26cf1c4f}


Definition at line {\bf 657} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+ports\+\_\+inv@{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+ports\+\_\+inv}}
\index{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+ports\+\_\+inv@{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+ports\+\_\+inv}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+ports\+\_\+inv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+ports\+\_\+inv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a07b3149242532a1edb913b31abf94767}


Definition at line {\bf 668} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+req@{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+req}}
\index{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+req@{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+req}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst\+\_\+controller\+\_\+reset\+\_\+out\+\_\+reset\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classlms__ctr_1_1rtl_a5586440e17d08f5f0d7fd9fa7ad92dfb}


Definition at line {\bf 658} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!spi\+\_\+1\+\_\+adf@{spi\+\_\+1\+\_\+adf}}
\index{spi\+\_\+1\+\_\+adf@{spi\+\_\+1\+\_\+adf}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{spi\+\_\+1\+\_\+adf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+adf} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+adf}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_aa12709c9e34a0b4745063adef90646c1}


Definition at line {\bf 813} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!spi\+\_\+1\+\_\+dac@{spi\+\_\+1\+\_\+dac}}
\index{spi\+\_\+1\+\_\+dac@{spi\+\_\+1\+\_\+dac}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{spi\+\_\+1\+\_\+dac}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+dac} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+spi\+\_\+1\+\_\+dac}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a50ad2345ae411775ff3bf83ace2fb2f4}


Definition at line {\bf 830} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!spi\+\_\+lms@{spi\+\_\+lms}}
\index{spi\+\_\+lms@{spi\+\_\+lms}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{spi\+\_\+lms}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+spi\+\_\+lms}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_a6839742104cf9ab9203d9373812cd7c2}


Definition at line {\bf 847} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!switch@{switch}}
\index{switch@{switch}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{switch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf switch} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+switch}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_adaff824198ef1c3b2c83236da476dad6}


Definition at line {\bf 856} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}!sysid\+\_\+qsys\+\_\+0@{sysid\+\_\+qsys\+\_\+0}}
\index{sysid\+\_\+qsys\+\_\+0@{sysid\+\_\+qsys\+\_\+0}!lms\+\_\+ctr\+::rtl@{lms\+\_\+ctr\+::rtl}}
\paragraph[{sysid\+\_\+qsys\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sysid\+\_\+qsys\+\_\+0} {\bfseries \textcolor{vhdlchar}{lms\+\_\+ctr\+\_\+sysid\+\_\+qsys\+\_\+0}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classlms__ctr_1_1rtl_ad44006840e07a29cac6b44011ce57136}


Definition at line {\bf 864} of file {\bf lms\+\_\+ctr.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/lms\+\_\+ctr/synthesis/{\bf lms\+\_\+ctr.\+vhd}\end{DoxyCompactItemize}
