<root><simulation><result_generated_time />2023-05-17 18:27:54<layer><layer_spec />{'B': 1, 'K': 3072, 'C': 4096, 'OY': 320, 'OX': 1, 'IY': 320, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4026531840<total_data_size_element />{'W': 12582912, 'I': 1310720, 'O': 983040}<total_data_reuse />{'W': 320, 'I': 3072.0, 'O': 4096}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />32/87</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [1, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('K', 32)]], [], []]<I />[[[('K', 32)], [('K', 32)]], [], [], []]<O />[[], [[('K', 32)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 16)], [('C', 256), ('OY', 4), ('OY', 80), ('K', 3)]]<I />[[], [('C', 16)], [('C', 256), ('OY', 4), ('OY', 80), ('K', 3)]]<O />[[('C', 16), ('C', 256)], [], [('OY', 4), ('OY', 80), ('K', 3)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 320], 'I': [1024.0, 1.0, 1.0, 3.0], 'O': [1.0, 4096, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 131072, 100663296], 'I': [8, 128, 10485760], 'O': [8, 8192, 7864320], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 7864320]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 8192, 33554432], 'I': [8, 8, 10485760], 'O': [8, 8192, 1966080], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 1966080]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1024.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4026531840, 4026531840], [4026531840, 4026531840], [4026531840, 0]]<I />[[3932160, 3932160], [3932160, 3932160], [3932160, 0]]<O />[[(4025548800, 4026531840), (983040, 0)], [(0, 983040), (983040, 0)], [(0, 983040), (0, 0)]]<O_partial />[[(4025548800, 4026531840), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (983040, 0)], [(0, 983040), (983040, 0)], [(0, 983040), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[503316480, 503316480], [62914560, 62914560], [15728640, 0]]<I />[[491520, 491520], [61440, 61440], [15360, 0]]<O />[[(503193600, 503316480), (122880, 0)], [(0, 15360), (15360, 0)], [(0, 3840), (0, 0)]]<O_partial />[([503193600, 503316480], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [122880, 0]), ([0, 15360], [15360, 0]), ([0, 3840], [0, 0])]</mem_access_count_word><mac_count><active />4026531840<idle />0</mac_count></basic_info><energy><total_energy />8836162030.1<mem_energy_breakdown><W />[352614.5, 12468873.1, 20948189.2]<I />[344.4, 12176.6, 20457.2]<O />[352614.5, 3044.2, 5114.3]</mem_energy_breakdown><MAC_energy><active_MAC />8801998602.2<idle_MAC />0.0<total />8801998602.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0625<utilization_without_data_loading />0.0625<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0625<mac_utilize_temporal_without_data_loading />0.0625</mac_array_utilization><latency><latency_cycle_with_data_loading />62914803<latency_cycle_without_data_loading />62914545<ideal_computing_cycle />3932160<data_loading><load_cycle_total />258<load_cycle_individual />{'W': [16, 256, 0], 'I': [1, 1, 0]}<load_cycle_combined />{'W': 256, 'I': 2}</data_loading><mem_stalling><mem_stall_cycle_total />58982385<mem_stall_cycle_individual />{'W': [[-3932159], [-3932159, 58982385], [58982160, 11796432]], 'I': [[-3932159], [-3932159, -3932159], [-3932144, -3932144]], 'O': [[-3932160], [-3932160, -3916800], [-3916800, -3928320]]}<mem_stall_cycle_shared />{'W': [[-3932159], [-3932159, 58982385], [58982160, 11796432]], 'I': [[-3932159], [-3932159, 58982385], [58982160, 11796432]], 'O': [[-3932160], [-3932160, -3916800], [-3916800, -3928320]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 131072, 100663296], 'I': [8, 128, 10485760], 'O': [8, 8192, 7864320], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 7864320]}<data_size_each_level_total />{'W': [8192, 131072, 100663296], 'I': [8, 128, 10485760], 'O': [8192, 8192, 7864320]}<loop_cycles_each_level />{'W': [1, 16, 3932160], 'I': [1, 16, 3932160], 'O': [4096, 4096, 3932160]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 3], 'O': [4096, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 25.6]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 2.7]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 25.6]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [8192.0, 2.0], [2.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'O': [[8.0, 0.0], [2.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8202.0, 8202.0], [8200.0, 2.0]], 'I': [[8.0, 8.0], [8202.0, 8202.0], [8200.0, 2.0]], 'O': [[8.0, 0.0], [8202.0, 8202.0], [8200.0, 2.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 3932160], [1, 1, 3932160], [16, 16, 245760]], 'I': [[1, 1, 3932160], [1, 1, 3932160], [16, 16, 245760]], 'O': [[1, 1, 3932160], [4096, 4096, 960], [4096, 4096, 960]]}<trans_time_real />{'W': [[0, 1, 3932160], [[0, 1, 3932160], [16, 1, 3932160]], [[256, 16, 245760], [64, 16, 245760]]], 'I': [[0, 1, 3932160], [[0, 1, 3932160], [0, 1, 3932160]], [[0, 16, 245760], [0, 16, 245760]]], 'O': [[0, 1, 3932160], [[0, 4096, 960], [16, 4096, 960]], [[16, 4096, 960], [4, 4096, 960]]]}<single_stall_cycle />{'W': [[-1], [-1, 15], [240, 48]], 'I': [[-1], [-1, -1], [-16, -16]], 'O': [[-1], [-4096, -4080], [-4080, -4092]]}<single_stall_count />{'W': [3932159, 3932159, 245759], 'I': [3932159, 3932159, 245759], 'O': [3932160, 960, 960]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [3932159, 3932144], 'I': [0, 0], 'O': [15360, 15360]}, 1: {'W': [3932144, 0], 'I': [0, 0], 'O': [15360, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -16], [-3916800, -3916800]], 1: [[-16, -3932160], [-3916800, -3932160]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>