Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 28 19:56:19 2022
| Host         : DESKTOP-KD9BGR4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_synth_timing_summary_routed.rpt -pb seven_seg_synth_timing_summary_routed.pb -rpx seven_seg_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (25)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (25)
----------------------
 There are 25 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.712        0.000                      0                   18        0.252        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.712        0.000                      0                   18        0.252        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  display_total/r_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    display_total/r_CNT_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  display_total/r_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    display_total/r_CNT_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.438 r  display_total/r_CNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.438    display_total/r_CNT_reg[16]_i_1_n_6
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.850    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.062    15.150    display_total/r_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  display_total/r_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    display_total/r_CNT_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  display_total/r_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    display_total/r_CNT_reg[12]_i_1_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.327 r  display_total/r_CNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.327    display_total/r_CNT_reg[16]_i_1_n_7
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.850    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)        0.062    15.150    display_total/r_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  display_total/r_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    display_total/r_CNT_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.324 r  display_total/r_CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.324    display_total/r_CNT_reg[12]_i_1_n_6
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[13]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.062    15.151    display_total/r_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  display_total/r_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    display_total/r_CNT_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.303 r  display_total/r_CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.303    display_total/r_CNT_reg[12]_i_1_n_4
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[15]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.062    15.151    display_total/r_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  display_total/r_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    display_total/r_CNT_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.229 r  display_total/r_CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.229    display_total/r_CNT_reg[12]_i_1_n_5
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[14]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.062    15.151    display_total/r_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.990 r  display_total/r_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    display_total/r_CNT_reg[8]_i_1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.213 r  display_total/r_CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.213    display_total/r_CNT_reg[12]_i_1_n_7
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510    14.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[12]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X5Y16          FDCE (Setup_fdce_C_D)        0.062    15.151    display_total/r_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.210 r  display_total/r_CNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.210    display_total/r_CNT_reg[8]_i_1_n_6
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[9]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.062    15.152    display_total/r_CNT_reg[9]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  7.942    

Slack (MET) :             7.963ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.189 r  display_total/r_CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.189    display_total/r_CNT_reg[8]_i_1_n_4
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[11]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.062    15.152    display_total/r_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.115 r  display_total/r_CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.115    display_total/r_CNT_reg[8]_i_1_n_5
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[10]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.062    15.152    display_total/r_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  8.037    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 display_total/r_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.630     5.151    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  display_total/r_CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.088    display_total/r_CNT_reg_n_0_[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.762 r  display_total/r_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.762    display_total/r_CNT_reg[0]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.876 r  display_total/r_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.876    display_total/r_CNT_reg[4]_i_1_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.099 r  display_total/r_CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.099    display_total/r_CNT_reg[8]_i_1_n_7
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511    14.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[8]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.062    15.152    display_total/r_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  8.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  display_total/r_CNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    display_total/r_CNT_reg_n_0_[11]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  display_total/r_CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    display_total/r_CNT_reg[8]_i_1_n_4
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.105     1.577    display_total/r_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  display_total/r_CNT_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    display_total/r_CNT_reg_n_0_[15]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  display_total/r_CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    display_total/r_CNT_reg[12]_i_1_n_4
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    display_total/r_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  display_total/r_CNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    display_total/r_CNT_reg_n_0_[3]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  display_total/r_CNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    display_total/r_CNT_reg[0]_i_1_n_4
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDCE (Hold_fdce_C_D)         0.105     1.577    display_total/r_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  display_total/r_CNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    display_total/r_CNT_reg_n_0_[7]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  display_total/r_CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    display_total/r_CNT_reg[4]_i_1_n_4
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[7]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.105     1.577    display_total/r_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  display_total/r_CNT_reg[12]/Q
                         net (fo=1, routed)           0.105     1.717    display_total/r_CNT_reg_n_0_[12]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  display_total/r_CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    display_total/r_CNT_reg[12]_i_1_n_7
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    display_total/r_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  display_total/r_CNT_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    display_total/r_CNT_reg_n_0_[8]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  display_total/r_CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    display_total/r_CNT_reg[8]_i_1_n_7
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.105     1.577    display_total/r_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  display_total/r_CNT_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    display_total/r_CNT_reg_n_0_[4]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  display_total/r_CNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    display_total/r_CNT_reg[4]_i_1_n_7
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[4]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.105     1.577    display_total/r_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  display_total/r_CNT_reg[10]/Q
                         net (fo=1, routed)           0.109     1.723    display_total/r_CNT_reg_n_0_[10]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  display_total/r_CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    display_total/r_CNT_reg[8]_i_1_n_5
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.105     1.577    display_total/r_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.471    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  display_total/r_CNT_reg[14]/Q
                         net (fo=1, routed)           0.109     1.722    display_total/r_CNT_reg_n_0_[14]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  display_total/r_CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    display_total/r_CNT_reg[12]_i_1_n_5
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.857     1.984    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    display_total/r_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_total/r_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_total/r_CNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.472    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  display_total/r_CNT_reg[2]/Q
                         net (fo=1, routed)           0.109     1.723    display_total/r_CNT_reg_n_0_[2]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  display_total/r_CNT_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    display_total/r_CNT_reg[0]_i_1_n_5
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[2]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDCE (Hold_fdce_C_D)         0.105     1.577    display_total/r_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    display_total/r_CNT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y15    display_total/r_CNT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y15    display_total/r_CNT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    display_total/r_CNT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    display_total/r_CNT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    display_total/r_CNT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    display_total/r_CNT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    display_total/r_CNT_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    display_total/r_CNT_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    display_total/r_CNT_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    display_total/r_CNT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    display_total/r_CNT_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    display_total/r_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    display_total/r_CNT_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y16    display_total/r_CNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.002ns  (logic 5.636ns (51.223%)  route 5.366ns (48.777%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           2.461     3.912    sw_IBUF[4]
    SLICE_X13Y14         LUT4 (Prop_lut4_I3_O)        0.124     4.036 r  seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     4.036    display_total/seg_OBUF[4]_inst_i_1_3
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     4.281 r  display_total/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.281    display_total/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X13Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     4.385 r  display_total/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.905     7.290    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712    11.002 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.002    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.973ns  (logic 5.640ns (51.401%)  route 5.333ns (48.599%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.237     3.690    sw_IBUF[0]
    SLICE_X14Y13         LUT4 (Prop_lut4_I2_O)        0.124     3.814 r  seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.814    display_total/seg_OBUF[1]_inst_i_1_2
    SLICE_X14Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     4.055 r  display_total/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.055    display_total/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X14Y13         MUXF8 (Prop_muxf8_I0_O)      0.098     4.153 r  display_total/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.096     7.248    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.724    10.973 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.973    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.903ns  (logic 5.651ns (51.831%)  route 5.252ns (48.169%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           2.330     3.781    sw_IBUF[4]
    SLICE_X15Y14         LUT4 (Prop_lut4_I2_O)        0.124     3.905 r  seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.905    display_total/seg_OBUF[3]_inst_i_1_3
    SLICE_X15Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     4.150 r  display_total/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.150    display_total/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     4.254 r  display_total/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.922     7.176    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728    10.903 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.903    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.860ns  (logic 5.650ns (52.024%)  route 5.210ns (47.976%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           2.104     3.555    sw_IBUF[4]
    SLICE_X14Y14         LUT4 (Prop_lut4_I1_O)        0.124     3.679 r  seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.679    display_total/seg_OBUF[2]_inst_i_1_3
    SLICE_X14Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     3.926 r  display_total/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.926    display_total/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X14Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     4.024 r  display_total/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.106     7.130    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.730    10.860 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.860    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.844ns  (logic 5.638ns (51.991%)  route 5.206ns (48.009%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           2.327     3.776    sw_IBUF[3]
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.124     3.900 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.900    display_total/seg_OBUF[6]_inst_i_1_2
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     4.138 r  display_total/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.138    display_total/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X15Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     4.242 r  display_total/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.879     7.121    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723    10.844 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.844    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.794ns  (logic 5.624ns (52.105%)  route 5.170ns (47.895%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=7, routed)           2.287     3.737    sw_IBUF[6]
    SLICE_X12Y14         LUT4 (Prop_lut4_I1_O)        0.124     3.861 r  seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.861    display_total/seg_OBUF[0]_inst_i_1_3
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I1_O)      0.247     4.108 r  display_total/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.108    display_total/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     4.206 r  display_total/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.883     7.089    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706    10.794 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.794    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.687ns  (logic 5.626ns (52.643%)  route 5.061ns (47.357%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           2.183     3.647    sw_IBUF[2]
    SLICE_X15Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.771 r  seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.771    display_total/seg_OBUF[5]_inst_i_1_2
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     4.009 r  display_total/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.009    display_total/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X15Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     4.113 r  display_total/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.878     6.991    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696    10.687 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.687    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 5.074ns (55.246%)  route 4.110ns (44.754%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.409     2.861    display_total/sw_IBUF[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I3_O)        0.124     2.985 r  display_total/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.701     5.686    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     9.184 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     9.184    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 5.286ns (60.472%)  route 3.456ns (39.528%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.629     3.086    display_total/sw_IBUF[7]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.118     3.204 r  display_total/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826     5.030    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.742 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.742    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 5.102ns (59.428%)  route 3.483ns (40.572%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.819     3.274    display_total/sw_IBUF[6]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.398 r  display_total/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.062    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     8.585 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.585    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.551ns (65.902%)  route 0.802ns (34.098%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.467     0.704    display_total/sw_IBUF[4]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.048     0.752 r  display_total/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.087    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.353 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.353    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.466ns (61.417%)  route 0.921ns (38.583%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.542     0.763    display_total/sw_IBUF[5]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.045     0.808 r  display_total/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.187    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.387 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.387    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.492ns (58.947%)  route 1.039ns (41.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.708     0.931    display_total/sw_IBUF[6]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.976 r  display_total/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.308    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.531 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.531    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.466ns (57.088%)  route 1.102ns (42.912%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.322     0.545    display_total/sw_IBUF[0]
    SLICE_X65Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.590 r  display_total/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.780     1.370    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     2.569 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     2.569    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.546ns (59.998%)  route 1.031ns (40.002%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.657     0.882    display_total/sw_IBUF[7]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.048     0.930 r  display_total/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.373     1.303    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.576 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.576    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.652ns (51.604%)  route 1.549ns (48.396%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.614     0.846    sw_IBUF[2]
    SLICE_X12Y14         LUT4 (Prop_lut4_I1_O)        0.045     0.891 r  seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.891    display_total/seg_OBUF[0]_inst_i_1_2
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.073     0.964 r  display_total/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.964    display_total/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.022     0.986 r  display_total/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.935     1.921    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     3.201 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.201    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.668ns (52.002%)  route 1.539ns (47.998%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.570     0.800    sw_IBUF[1]
    SLICE_X15Y12         LUT4 (Prop_lut4_I3_O)        0.045     0.845 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.845    display_total/seg_OBUF[6]_inst_i_1_2
    SLICE_X15Y12         MUXF7 (Prop_muxf7_I0_O)      0.071     0.916 r  display_total/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.916    display_total/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X15Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.939 r  display_total/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.969     1.908    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.207 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.207    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.659ns (51.597%)  route 1.556ns (48.403%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.614     0.846    sw_IBUF[2]
    SLICE_X13Y14         LUT4 (Prop_lut4_I2_O)        0.045     0.891 r  seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.891    display_total/seg_OBUF[4]_inst_i_1_2
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.071     0.962 r  display_total/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.962    display_total/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X13Y14         MUXF8 (Prop_muxf8_I0_O)      0.023     0.985 r  display_total/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.942     1.927    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     3.215 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.215    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.316ns  (logic 1.641ns (49.490%)  route 1.675ns (50.510%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           0.735     0.965    sw_IBUF[1]
    SLICE_X15Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.010 r  seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.010    display_total/seg_OBUF[5]_inst_i_1_2
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.071     1.081 r  display_total/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.081    display_total/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X15Y13         MUXF8 (Prop_muxf8_I0_O)      0.023     1.104 r  display_total/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.939     2.043    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     3.316 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.316    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.394ns  (logic 1.674ns (49.330%)  route 1.720ns (50.670%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.763     0.995    sw_IBUF[2]
    SLICE_X15Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.040 r  seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.040    display_total/seg_OBUF[3]_inst_i_1_2
    SLICE_X15Y14         MUXF7 (Prop_muxf7_I0_O)      0.071     1.111 r  display_total/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.111    display_total/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y14         MUXF8 (Prop_muxf8_I0_O)      0.023     1.134 r  display_total/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.957     2.091    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.394 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.394    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 4.078ns (37.258%)  route 6.866ns (62.742%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          4.165     9.768    display_total/p_0_in[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     9.892 r  display_total/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.701    12.594    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    16.091 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    16.091    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.617ns  (logic 4.311ns (44.828%)  route 5.306ns (55.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          3.642     9.245    display_total/p_0_in[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.150     9.395 r  display_total/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664    11.059    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    14.764 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.764    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 4.079ns (42.790%)  route 5.454ns (57.210%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          3.642     9.245    display_total/p_0_in[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.124     9.369 r  display_total/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812    11.181    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.680 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.680    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.491ns  (logic 4.318ns (45.500%)  route 5.173ns (54.500%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          3.346     8.950    display_total/p_0_in[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.150     9.100 r  display_total/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826    10.926    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    14.638 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.638    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.598ns (48.613%)  route 4.861ns (51.387%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          1.755     7.358    display_total/p_0_in[0]
    SLICE_X14Y14         MUXF7 (Prop_muxf7_S_O)       0.314     7.672 r  display_total/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.672    display_total/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X14Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     7.770 r  display_total/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.106    10.876    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.730    14.606 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.606    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.103ns (45.019%)  route 5.011ns (54.981%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          3.346     8.950    display_total/p_0_in[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.124     9.074 r  display_total/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664    10.738    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.261 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.261    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.071ns  (logic 4.584ns (50.531%)  route 4.487ns (49.469%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          1.566     7.169    display_total/p_0_in[0]
    SLICE_X15Y14         MUXF7 (Prop_muxf7_S_O)       0.296     7.465 r  display_total/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.465    display_total/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     7.569 r  display_total/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.922    10.491    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728    14.218 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.218    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 4.560ns (50.362%)  route 4.495ns (49.638%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          1.399     7.002    display_total/p_0_in[0]
    SLICE_X14Y13         MUXF7 (Prop_muxf7_S_O)       0.292     7.294 r  display_total/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.294    display_total/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X14Y13         MUXF8 (Prop_muxf8_I1_O)      0.088     7.382 r  display_total/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.096    10.478    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.724    14.202 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.202    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.522ns (50.311%)  route 4.466ns (49.689%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          1.588     7.191    display_total/p_0_in[0]
    SLICE_X15Y13         MUXF7 (Prop_muxf7_S_O)       0.276     7.467 r  display_total/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.467    display_total/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X15Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     7.561 r  display_total/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.878    10.440    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696    14.136 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.136    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 4.574ns (52.652%)  route 4.113ns (47.348%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.626     5.147    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  display_total/r_CNT_reg[16]/Q
                         net (fo=20, routed)          1.230     6.833    display_total/p_0_in[0]
    SLICE_X12Y14         MUXF7 (Prop_muxf7_S_O)       0.314     7.147 r  display_total/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.147    display_total/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     7.245 r  display_total/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.883    10.128    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706    13.834 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.834    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.502ns (52.844%)  route 1.340ns (47.156%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          0.405     2.016    display_total/p_0_in[1]
    SLICE_X12Y14         MUXF8 (Prop_muxf8_S_O)       0.081     2.097 r  display_total/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.935     3.032    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.312 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.312    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.509ns (52.831%)  route 1.347ns (47.169%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          0.405     2.016    display_total/p_0_in[1]
    SLICE_X13Y14         MUXF8 (Prop_muxf8_S_O)       0.080     2.096 r  display_total/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.942     3.038    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.326 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.326    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.520ns (52.922%)  route 1.352ns (47.078%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          0.384     1.995    display_total/p_0_in[1]
    SLICE_X15Y12         MUXF8 (Prop_muxf8_S_O)       0.080     2.075 r  display_total/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.969     3.044    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.343 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.343    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.494ns (51.854%)  route 1.387ns (48.146%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          0.447     2.058    display_total/p_0_in[1]
    SLICE_X15Y13         MUXF8 (Prop_muxf8_S_O)       0.080     2.138 r  display_total/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.939     3.078    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.350 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.350    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.991ns  (logic 1.520ns (50.816%)  route 1.471ns (49.184%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          0.447     2.058    display_total/p_0_in[1]
    SLICE_X14Y13         MUXF8 (Prop_muxf8_S_O)       0.081     2.139 r  display_total/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.024     3.163    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.298     4.461 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.461    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.002ns  (logic 1.524ns (50.774%)  route 1.478ns (49.226%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          0.521     2.132    display_total/p_0_in[1]
    SLICE_X15Y14         MUXF8 (Prop_muxf8_S_O)       0.080     2.212 r  display_total/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.957     3.169    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.473 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.473    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.526ns (48.832%)  route 1.599ns (51.168%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          0.521     2.132    display_total/p_0_in[1]
    SLICE_X14Y14         MUXF8 (Prop_muxf8_S_O)       0.081     2.213 r  display_total/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.078     3.291    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.304     4.595 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.595    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.410ns (44.146%)  route 1.784ns (55.854%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          1.452     3.064    display_total/p_0_in[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.045     3.109 r  display_total/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     3.440    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.664 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.664    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.286ns  (logic 1.460ns (44.444%)  route 1.826ns (55.556%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          1.452     3.064    display_total/p_0_in[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.046     3.110 r  display_total/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.373     3.483    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     4.756 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.756    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_total/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.433ns  (logic 1.386ns (40.381%)  route 2.047ns (59.619%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.587     1.470    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  display_total/r_CNT_reg[17]/Q
                         net (fo=13, routed)          1.668     3.279    display_total/p_0_in[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.045     3.324 r  display_total/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.379     3.703    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.903 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.903    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.078ns  (logic 1.441ns (46.819%)  route 1.637ns (53.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.637     3.078    display_total/btnC
    SLICE_X5Y17          FDCE                                         f  display_total/r_CNT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509     4.850    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.078ns  (logic 1.441ns (46.819%)  route 1.637ns (53.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.637     3.078    display_total/btnC
    SLICE_X5Y17          FDCE                                         f  display_total/r_CNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509     4.850    display_total/CLK100MHZ
    SLICE_X5Y17          FDCE                                         r  display_total/r_CNT_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 1.441ns (49.023%)  route 1.499ns (50.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.499     2.940    display_total/btnC
    SLICE_X5Y16          FDCE                                         f  display_total/r_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 1.441ns (49.023%)  route 1.499ns (50.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.499     2.940    display_total/btnC
    SLICE_X5Y16          FDCE                                         f  display_total/r_CNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 1.441ns (49.023%)  route 1.499ns (50.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.499     2.940    display_total/btnC
    SLICE_X5Y16          FDCE                                         f  display_total/r_CNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 1.441ns (49.023%)  route 1.499ns (50.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.499     2.940    display_total/btnC
    SLICE_X5Y16          FDCE                                         f  display_total/r_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.510     4.851    display_total/CLK100MHZ
    SLICE_X5Y16          FDCE                                         r  display_total/r_CNT_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 1.441ns (51.627%)  route 1.350ns (48.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.350     2.792    display_total/btnC
    SLICE_X5Y15          FDCE                                         f  display_total/r_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511     4.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 1.441ns (51.627%)  route 1.350ns (48.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.350     2.792    display_total/btnC
    SLICE_X5Y15          FDCE                                         f  display_total/r_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511     4.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 1.441ns (51.627%)  route 1.350ns (48.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.350     2.792    display_total/btnC
    SLICE_X5Y15          FDCE                                         f  display_total/r_CNT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511     4.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 1.441ns (51.627%)  route 1.350ns (48.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          1.350     2.792    display_total/btnC
    SLICE_X5Y15          FDCE                                         f  display_total/r_CNT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.511     4.852    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.210ns (33.556%)  route 0.415ns (66.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.415     0.624    display_total/btnC
    SLICE_X5Y13          FDCE                                         f  display_total/r_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.210ns (33.556%)  route 0.415ns (66.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.415     0.624    display_total/btnC
    SLICE_X5Y13          FDCE                                         f  display_total/r_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.210ns (33.556%)  route 0.415ns (66.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.415     0.624    display_total/btnC
    SLICE_X5Y13          FDCE                                         f  display_total/r_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.210ns (33.556%)  route 0.415ns (66.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.415     0.624    display_total/btnC
    SLICE_X5Y13          FDCE                                         f  display_total/r_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y13          FDCE                                         r  display_total/r_CNT_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.210ns (30.468%)  route 0.478ns (69.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.478     0.688    display_total/btnC
    SLICE_X5Y14          FDCE                                         f  display_total/r_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.210ns (30.468%)  route 0.478ns (69.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.478     0.688    display_total/btnC
    SLICE_X5Y14          FDCE                                         f  display_total/r_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.210ns (30.468%)  route 0.478ns (69.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.478     0.688    display_total/btnC
    SLICE_X5Y14          FDCE                                         f  display_total/r_CNT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.210ns (30.468%)  route 0.478ns (69.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.478     0.688    display_total/btnC
    SLICE_X5Y14          FDCE                                         f  display_total/r_CNT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    display_total/CLK100MHZ
    SLICE_X5Y14          FDCE                                         r  display_total/r_CNT_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.900%)  route 0.541ns (72.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.541     0.751    display_total/btnC
    SLICE_X5Y15          FDCE                                         f  display_total/r_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            display_total/r_CNT_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.210ns (27.900%)  route 0.541ns (72.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=18, routed)          0.541     0.751    display_total/btnC
    SLICE_X5Y15          FDCE                                         f  display_total/r_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    display_total/CLK100MHZ
    SLICE_X5Y15          FDCE                                         r  display_total/r_CNT_reg[11]/C





