INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Data_Section' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Data_Section'...
WARNING:sim - A core named 'Data_Section' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Data_Section'...
Delivering associated files for 'Data_Section'...
Delivering EJava files for 'Data_Section'...
Generating implementation netlist for 'Data_Section'...
INFO:sim - Pre-processing HDL files for 'Data_Section'...
Running synthesis for 'Data_Section'
Running ngcbuild...
Writing VEO instantiation template for 'Data_Section'...
Writing Verilog behavioral simulation model for 'Data_Section'...
WARNING:sim - Overwriting existing file
   F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section/doc/blk_mem_gen_v7_
   3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Data_Section'...
Generating metadata file...
Regenerating ISE project file for 'Data_Section'...
Generating ISE project...
XCO file found: Data_Section.xco
XMDF file found: Data_Section_xmdf.tcl
Adding F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.asy -view all
-origin_type imported
Adding F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.ngc -view all
-origin_type created
Checking file "F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.ngc"
for project device match ...
File "F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.ngc" device
information matches project device.
Adding F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.sym -view all
-origin_type imported
Adding F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding F:/MyProgramme/0arch/PCPU/ipcore_dir/tmp/_cg/Data_Section.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Data_Section"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Data_Section'.
