# Benchmark "control_merge_dataless" written by ABC on Sat Oct 19 00:54:26 2024
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs_valid index \
 index_valid

.latch        n52 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n57 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n62 tehb.dataReg  0
.latch        n67 tehb.control.fullReg  0

.names ins_valid[0] ins_valid[1] new_n38
00 1
.names ins_valid[2] ins_valid[3] new_n39
00 1
.names ins_valid[4] ins_valid[5] new_n40
00 1
.names ins_valid[6] ins_valid[7] new_n41
00 1
.names ins_valid[8] new_n41 new_n42
01 1
.names new_n39 new_n40 new_n43
11 1
.names new_n38 new_n43 new_n44
11 1
.names new_n42 new_n44 new_n45
11 1
.names tehb.control.fullReg new_n45 new_n46
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n46 outs_valid
10 1
.names tehb.dataReg tehb.control.fullReg new_n48
11 1
.names ins_valid[1] ins_valid[2] new_n49
10 1
.names ins_valid[3] new_n49 new_n50
00 1
.names ins_valid[4] new_n50 new_n51
00 1
.names ins_valid[5] new_n51 new_n52_1
00 1
.names ins_valid[6] new_n52_1 new_n53
00 1
.names ins_valid[7] new_n53 new_n54
00 1
.names ins_valid[8] new_n54 new_n55
00 1
.names tehb.control.fullReg new_n55 new_n56
01 1
.names new_n48 new_n56 index
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n46 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n59
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n60
01 1
.names new_n59 new_n60 new_n61
00 1
.names rst new_n61 new_n62_1
00 1
.names new_n46 new_n62_1 n67
01 1
.names new_n59 n67 n52
01 0
.names new_n60 n67 n57
01 0
.names tehb.control.fullReg new_n61 new_n66
00 1
.names new_n45 new_n66 new_n67_1
01 1
.names tehb.dataReg new_n67_1 new_n68
10 1
.names new_n55 new_n67_1 new_n69
11 1
.names new_n68 new_n69 new_n70
00 1
.names rst new_n70 n62
00 1
.names tehb.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.names ins_ready[0] ins_ready[4]
1 1
.names ins_ready[0] ins_ready[5]
1 1
.names ins_ready[0] ins_ready[6]
1 1
.names ins_ready[0] ins_ready[7]
1 1
.names ins_ready[0] ins_ready[8]
1 1
.end
