Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,1401
design__instance__area,8348.01
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,29
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00039930606726557016
power__switching__total,0.000522549613378942
power__leakage__total,8.602945023028497E-9
power__total,0.0009218642953783274
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2719236857096196
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2719236857096196
timing__hold__ws__corner:nom_tt_025C_1v80,0.3564595386423682
timing__setup__ws__corner:nom_tt_025C_1v80,12.100821132074467
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.356460
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,40
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,29
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.283704984202081
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.283704984202081
timing__hold__ws__corner:nom_ss_100C_1v60,0.9791159271600417
timing__setup__ws__corner:nom_ss_100C_1v60,3.907258627238057
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.979116
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,29
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2662959927942083
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2662959927942083
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13147328042824413
timing__setup__ws__corner:nom_ff_n40C_1v95,13.611612666712482
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.131473
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,55
design__max_fanout_violation__count,29
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2647733773840236
clock__skew__worst_setup,0.2647733773840236
timing__hold__ws,0.12695300725564074
timing__setup__ws,3.6852477668140784
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126953
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 41.0 380.0
design__core__bbox,5.52 10.88 35.42 367.2
design__io,218
design__die__area,15580
design__core__area,10654
design__instance__count__stdcell,1401
design__instance__area__stdcell,8348.01
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.783558
design__instance__utilization__stdcell,0.783558
design__instance__count__class:buffer,33
design__instance__count__class:inverter,34
design__instance__count__class:sequential_cell,36
design__instance__count__class:multi_input_combinational_cell,675
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,683
design__instance__count__class:tap_cell,133
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,216
design__io__hpwl,9217669
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22043
design__violations,0
design__instance__count__class:timing_repair_buffer,125
design__instance__count__class:clock_buffer,5
design__instance__count__class:clock_inverter,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,357
antenna_diodes_count,0
route__net,1023
route__net__special,2
route__drc_errors__iter:1,346
route__wirelength__iter:1,26137
route__drc_errors__iter:2,288
route__wirelength__iter:2,26004
route__drc_errors__iter:3,358
route__wirelength__iter:3,25932
route__drc_errors__iter:4,3
route__wirelength__iter:4,25827
route__drc_errors__iter:5,0
route__wirelength__iter:5,25823
route__drc_errors,0
route__wirelength,25823
route__vias,7327
route__vias__singlecut,7327
route__vias__multicut,0
design__disconnected_pin__count,94
design__critical_disconnected_pin__count,0
route__wirelength__max,276.67
timing__unannotated_net__count__corner:nom_tt_025C_1v80,129
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,129
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,129
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,29
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27005121125890524
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27005121125890524
timing__hold__ws__corner:min_tt_025C_1v80,0.349784433540327
timing__setup__ws__corner:min_tt_025C_1v80,12.201314970392016
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.349784
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,129
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,26
design__max_fanout_violation__count__corner:min_ss_100C_1v60,29
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.28170919172541875
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28170919172541875
timing__hold__ws__corner:min_ss_100C_1v60,0.9673504493461286
timing__setup__ws__corner:min_ss_100C_1v60,4.089907195344524
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.967350
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,129
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,29
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2647733773840236
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2647733773840236
timing__hold__ws__corner:min_ff_n40C_1v95,0.12695300725564074
timing__setup__ws__corner:min_ff_n40C_1v95,13.647996896704514
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.126953
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,129
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,29
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2763499785005305
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2763499785005305
timing__hold__ws__corner:max_tt_025C_1v80,0.3645292504362344
timing__setup__ws__corner:max_tt_025C_1v80,11.985580867037577
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.364529
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,129
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,55
design__max_fanout_violation__count__corner:max_ss_100C_1v60,29
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2888601939404248
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2888601939404248
timing__hold__ws__corner:max_ss_100C_1v60,0.9929324310476542
timing__setup__ws__corner:max_ss_100C_1v60,3.6852477668140784
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.992932
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,129
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,29
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2702342870408437
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2702342870408437
timing__hold__ws__corner:max_ff_n40C_1v95,0.13692725119096402
timing__setup__ws__corner:max_ff_n40C_1v95,13.570229768433006
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.136927
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,129
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,129
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000976335
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000695438
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000165141
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000695438
design_powergrid__voltage__worst,0.0000695438
design_powergrid__voltage__worst__net:vccd1,1.7999
design_powergrid__drop__worst,0.0000976335
design_powergrid__drop__worst__net:vccd1,0.0000976335
design_powergrid__voltage__worst__net:vssd1,0.0000695438
design_powergrid__drop__worst__net:vssd1,0.0000695438
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000016200000000000000749227069274382984076510183513164520263671875
ir__drop__worst,0.000097600000000000000665613397732300882125855423510074615478515625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
