// Seed: 1392013973
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout supply0 id_7;
  input wire id_6;
  inout wire id_5;
  inout supply1 id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = -1'b0;
  assign id_1 = id_6;
  wire id_8;
  assign id_7 = -1;
  assign id_4 = 1 - -1'h0;
  wire id_9;
  parameter id_10 = 1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    input supply1 id_0,
    input supply0 id_1,
    input wand _id_2,
    input wire id_3,
    output tri id_4,
    input wire id_5
);
  logic [1 'd0 : -1 'b0] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [id_2 : -1 'b0] id_8 = id_2;
  assign id_4 = 1;
endmodule
