strict digraph "" {
	node [label="\N"];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f03fd19c050>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c350>",
		fillcolor=firebrick,
		label="32:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "32:NS"	[cond="['x']",
		label="!(x)",
		lineno=29];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c510>",
		fillcolor=firebrick,
		label="30:NS
next_state <= S1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "30:NS"	[cond="['x']",
		label=x,
		lineno=29];
	"40:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c690>",
		fillcolor=firebrick,
		label="40:NS
next_state <= S1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"40:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"34:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19cf50>",
		fillcolor=firebrick,
		label="34:NS
next_state <= S10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19cf50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"34:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"36:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c810>",
		fillcolor=firebrick,
		label="36:NS
next_state <= S1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19c810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"36:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"41:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f03fd19c950>",
		fillcolor=lightcyan,
		label="41:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"41:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f03fd19c9d0>",
		fillcolor=springgreen,
		label="41:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"41:CA" -> "41:IF"	[cond="[]",
		lineno=None];
	"38:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19ccd0>",
		fillcolor=firebrick,
		label="38:NS
next_state <= S101;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19ccd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"38:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"32:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"45:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19ce10>",
		fillcolor=firebrick,
		label="45:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19ce10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"45:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"42:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19cb50>",
		fillcolor=firebrick,
		label="42:NS
next_state <= S1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19cb50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"41:IF" -> "42:NS"	[cond="['x']",
		label=x,
		lineno=41];
	"44:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19ca10>",
		fillcolor=firebrick,
		label="44:NS
next_state <= S10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f03fd19ca10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"41:IF" -> "44:NS"	[cond="['x']",
		label="!(x)",
		lineno=41];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f03fd1af450>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f03fd1af110>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:CA" -> "37:IF"	[cond="[]",
		lineno=None];
	"45:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f03fd1af0d0>",
		fillcolor=lightcyan,
		label="45:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"45:CA" -> "45:NS"	[cond="[]",
		lineno=None];
	"37:IF" -> "40:NS"	[cond="['x']",
		label="!(x)",
		lineno=37];
	"37:IF" -> "38:NS"	[cond="['x']",
		label=x,
		lineno=37];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f03fd1af190>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "34:NS"	[cond="['x']",
		label=x,
		lineno=33];
	"33:IF" -> "36:NS"	[cond="['x']",
		label="!(x)",
		lineno=33];
	"42:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"44:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f03fd1af210>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f03fd1af250>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f03fd1af4d0>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f03fd1af3d0>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"33:CA" -> "33:IF"	[cond="[]",
		lineno=None];
	"28:CS" -> "41:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "45:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f03fd1af350>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"30:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:IF"	[cond="[]",
		lineno=None];
}
