*
*---- act defproc: cell::g0n1no_01ax0<> -----
* raw ports:  in[0] in[1] out
*
.subckt _8_8cell_8_8g0n1no_01ax0 in_20_3 in_21_3 out
*.PININFO in_20_3:I in_21_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (combinational)
*
* --- end node flags ---
*
M0_ out in_20_3 Vdd Vdd pch W=1.5U L=0.06U
M1_ out in_21_3 Vdd Vdd pch W=1.5U L=0.06U
M2_ #3 in_20_3 GND GND nch W=1.2U L=0.06U
M3_ out in_21_3 #3 GND nch W=1.2U L=0.06U
.ends
*---- end of process: g0n1no_01ax0<> -----
.subckt foo a b c
xcx0 a b c _8_8cell_8_8g0n1no_01ax0
.ends
