multiline_comment|/* spinlock.h: 64-bit Sparc spinlock support.&n; *&n; * Copyright (C) 1997 David S. Miller (davem@caip.rutgers.edu)&n; */
macro_line|#ifndef __SPARC64_SPINLOCK_H
DECL|macro|__SPARC64_SPINLOCK_H
mdefine_line|#define __SPARC64_SPINLOCK_H
macro_line|#ifndef __ASSEMBLY__
macro_line|#ifndef __SMP__
DECL|typedef|spinlock_t
r_typedef
r_struct
(brace
)brace
id|spinlock_t
suffix:semicolon
DECL|macro|SPIN_LOCK_UNLOCKED
mdefine_line|#define SPIN_LOCK_UNLOCKED { }
DECL|macro|spin_lock_init
mdefine_line|#define spin_lock_init(lock)&t;do { } while(0)
DECL|macro|spin_lock
mdefine_line|#define spin_lock(lock)&t;&t;do { } while(0)
DECL|macro|spin_trylock
mdefine_line|#define spin_trylock(lock)&t;do { } while(0)
DECL|macro|spin_unlock_wait
mdefine_line|#define spin_unlock_wait(lock)&t;do { } while(0)
DECL|macro|spin_unlock
mdefine_line|#define spin_unlock(lock)&t;do { } while(0)
DECL|macro|spin_lock_irq
mdefine_line|#define spin_lock_irq(lock)&t;cli()
DECL|macro|spin_unlock_irq
mdefine_line|#define spin_unlock_irq(lock)&t;sti()
DECL|macro|spin_lock_irqsave
mdefine_line|#define spin_lock_irqsave(lock, flags)&t;&t;save_and_cli(flags)
DECL|macro|spin_unlock_irqrestore
mdefine_line|#define spin_unlock_irqrestore(lock, flags)&t;restore_flags(flags)
multiline_comment|/*&n; * Read-write spinlocks, allowing multiple readers&n; * but only one writer.&n; *&n; * NOTE! it is quite common to have readers in interrupts&n; * but no interrupt writers. For those circumstances we&n; * can &quot;mix&quot; irq-safe locks - any writer needs to get a&n; * irq-safe write-lock, but readers can get non-irqsafe&n; * read-locks.&n; */
DECL|typedef|rwlock_t
r_typedef
r_struct
(brace
)brace
id|rwlock_t
suffix:semicolon
DECL|macro|RW_LOCK_UNLOCKED
mdefine_line|#define RW_LOCK_UNLOCKED { }
DECL|macro|read_lock
mdefine_line|#define read_lock(lock)&t;&t;do { } while(0)
DECL|macro|read_unlock
mdefine_line|#define read_unlock(lock)&t;do { } while(0)
DECL|macro|write_lock
mdefine_line|#define write_lock(lock)&t;do { } while(0)
DECL|macro|write_unlock
mdefine_line|#define write_unlock(lock)&t;do { } while(0)
DECL|macro|read_lock_irq
mdefine_line|#define read_lock_irq(lock)&t;cli()
DECL|macro|read_unlock_irq
mdefine_line|#define read_unlock_irq(lock)&t;sti()
DECL|macro|write_lock_irq
mdefine_line|#define write_lock_irq(lock)&t;cli()
DECL|macro|write_unlock_irq
mdefine_line|#define write_unlock_irq(lock)&t;sti()
DECL|macro|read_lock_irqsave
mdefine_line|#define read_lock_irqsave(lock, flags)&t;&t;save_and_cli(flags)
DECL|macro|read_unlock_irqrestore
mdefine_line|#define read_unlock_irqrestore(lock, flags)&t;restore_flags(flags)
DECL|macro|write_lock_irqsave
mdefine_line|#define write_lock_irqsave(lock, flags)&t;&t;save_and_cli(flags)
DECL|macro|write_unlock_irqrestore
mdefine_line|#define write_unlock_irqrestore(lock, flags)&t;restore_flags(flags)
macro_line|#else /* !(__SMP__) */
multiline_comment|/* All of these locking primitives are expected to work properly&n; * even in an RMO memory model, which currently is what the kernel&n; * runs in.&n; */
DECL|typedef|spinlock_t
r_typedef
r_int
r_char
id|spinlock_t
suffix:semicolon
DECL|macro|SPIN_LOCK_UNLOCKED
mdefine_line|#define SPIN_LOCK_UNLOCKED&t;0
DECL|macro|spin_lock_init
mdefine_line|#define spin_lock_init(lock)&t;(*(lock) = 0)
DECL|macro|spin_unlock_wait
mdefine_line|#define spin_unlock_wait(lock)&t;do { barrier(); } while(*(volatile spinlock_t *)lock)
DECL|function|spin_lock
r_extern
id|__inline__
r_void
id|spin_lock
c_func
(paren
id|spinlock_t
op_star
id|lock
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
l_int|1
suffix:colon
id|ldstub
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|brnz
comma
id|a
comma
id|pn
op_mod
op_mod
id|g2
comma
l_float|2f
id|ldub
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|membar
macro_line|#LoadLoad | #LoadStore
dot
id|text
l_int|2
l_int|2
suffix:colon
id|brnz
comma
id|a
comma
id|pt
l_int|2
id|b
id|ldub
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|b
comma
id|a
comma
id|pt
op_mod
op_mod
id|xcc
comma
l_int|1
id|b
dot
id|previous
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|lock
)paren
suffix:colon
l_string|&quot;g2&quot;
comma
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|function|spin_trylock
r_extern
id|__inline__
r_int
id|spin_trylock
c_func
(paren
id|spinlock_t
op_star
id|lock
)paren
(brace
r_int
r_int
id|result
suffix:semicolon
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;ldstub [%1], %0&bslash;n&bslash;t&quot;
l_string|&quot;membar #LoadLoad | #LoadStore&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|result
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|lock
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
r_return
(paren
id|result
op_eq
l_int|0
)paren
suffix:semicolon
)brace
DECL|function|spin_unlock
r_extern
id|__inline__
r_void
id|spin_unlock
c_func
(paren
id|spinlock_t
op_star
id|lock
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;membar&t;#StoreStore | #LoadStore&bslash;n&bslash;t&quot;
l_string|&quot;stb&t;%%g0, [%0]&quot;
suffix:colon
multiline_comment|/* No outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|lock
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|function|spin_lock_irq
r_extern
id|__inline__
r_void
id|spin_lock_irq
c_func
(paren
id|spinlock_t
op_star
id|lock
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
id|wrpr
op_mod
op_mod
id|g0
comma
l_int|15
comma
op_mod
op_mod
id|pil
id|ldstub
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|brnz
comma
id|a
comma
id|pn
op_mod
op_mod
id|g2
comma
l_float|2f
id|ldub
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|membar
macro_line|#LoadLoad | #LoadStore
dot
id|text
l_int|2
l_int|2
suffix:colon
id|brnz
comma
id|a
comma
id|pt
l_int|2
id|b
id|ldub
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|b
comma
id|a
comma
id|pt
op_mod
op_mod
id|xcc
comma
l_int|1
id|b
dot
id|previous
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|lock
)paren
suffix:colon
l_string|&quot;g2&quot;
comma
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|function|spin_unlock_irq
r_extern
id|__inline__
r_void
id|spin_unlock_irq
c_func
(paren
id|spinlock_t
op_star
id|lock
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
id|membar
macro_line|#StoreStore | #LoadStore
id|stb
op_mod
op_mod
id|g0
comma
(braket
op_mod
l_int|0
)braket
id|wrpr
op_mod
op_mod
id|g0
comma
l_int|0x0
comma
op_mod
op_mod
id|pil
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|lock
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|macro|spin_lock_irqsave
mdefine_line|#define spin_lock_irqsave(lock, flags)&t;&t;&t;&t;&bslash;&n;do {&t;register spinlock_t *lp asm(&quot;g1&quot;);&t;&t;&t;&bslash;&n;&t;lp = lock;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;__asm__ __volatile__(&t;&t;&t;&t;&t;&bslash;&n;&t;&quot;&t;rdpr&t;&t;%%pil, %0&bslash;n&bslash;t&quot;&t;&t;&t;&bslash;&n;&t;&quot;&t;wrpr&t;&t;%%g0, 15, %%pil&bslash;n&bslash;t&quot;&t;&t;&bslash;&n;&t;&quot;1:&t;ldstub&t;&t;[%1], %%g2&bslash;n&bslash;t&quot;&t;&t;&t;&bslash;&n;&t;&quot;&t;brnz,a,pnt&t;%%g2, 2f&bslash;n&bslash;t&quot;&t;&t;&t;&bslash;&n;&t;&quot;&t; ldub&t;&t;[%1], %%g2&bslash;n&bslash;t&quot;&t;&t;&t;&bslash;&n;&t;&quot;&t;membar&t;&t;#LoadLoad | #LoadStore&bslash;n&bslash;t&quot;&t;&bslash;&n;&t;&quot;&t;.text&t;&t;2&bslash;n&bslash;t&quot;&t;&t;&t;&t;&bslash;&n;&t;&quot;2:&t;brnz,a,pt&t;%%g2, 2b&bslash;n&bslash;t&quot;&t;&t;&t;&bslash;&n;&t;&quot;&t; ldub&t;&t;[%1], %%g2&bslash;n&bslash;t&quot;&t;&t;&t;&bslash;&n;&t;&quot;&t;b,a,pt&t;&t;%%xcc, 1b&bslash;n&bslash;t&quot;&t;&t;&t;&bslash;&n;&t;&quot;&t;.previous&bslash;n&quot;&t;&t;&t;&t;&t;&bslash;&n;&t;: &quot;=r&quot; (flags)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;: &quot;r&quot; (lp)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;: &quot;g2&quot;, &quot;memory&quot;);&t;&t;&t;&t;&t;&bslash;&n;} while(0)
DECL|function|spin_unlock_irqrestore
r_extern
id|__inline__
r_void
id|spin_unlock_irqrestore
c_func
(paren
id|spinlock_t
op_star
id|lock
comma
r_int
r_int
id|flags
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
id|membar
macro_line|#StoreStore | #LoadStore
id|stb
op_mod
op_mod
id|g0
comma
(braket
op_mod
l_int|0
)braket
id|wrpr
op_mod
l_int|1
comma
l_int|0x0
comma
op_mod
op_mod
id|pil
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|lock
)paren
comma
l_string|&quot;r&quot;
(paren
id|flags
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/* Multi-reader locks, these are much saner than the 32-bit Sparc ones... */
DECL|typedef|rwlock_t
r_typedef
r_int
r_int
id|rwlock_t
suffix:semicolon
DECL|macro|RW_LOCK_UNLOCKED
mdefine_line|#define RW_LOCK_UNLOCKED&t;0
DECL|function|read_lock
r_extern
id|__inline__
r_void
id|read_lock
c_func
(paren
id|rwlock_t
op_star
id|rw
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
l_int|1
suffix:colon
id|brlz
comma
id|pn
op_mod
op_mod
id|g2
comma
l_float|2f
l_int|4
suffix:colon
id|add
op_mod
op_mod
id|g2
comma
l_int|1
comma
op_mod
op_mod
id|g3
id|casx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|cmp
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|bne
comma
id|a
comma
id|pn
op_mod
op_mod
id|xcc
comma
l_int|1
id|b
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|membar
macro_line|#LoadLoad | #LoadStore
dot
id|text
l_int|2
l_int|2
suffix:colon
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
l_int|3
suffix:colon
id|brlz
comma
id|pt
op_mod
op_mod
id|g2
comma
l_int|3
id|b
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|b
comma
id|a
comma
id|pt
op_mod
op_mod
id|xcc
comma
l_int|4
id|b
dot
id|previous
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|rw
)paren
suffix:colon
l_string|&quot;g2&quot;
comma
l_string|&quot;g3&quot;
comma
l_string|&quot;cc&quot;
comma
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|function|read_unlock
r_extern
id|__inline__
r_void
id|read_unlock
c_func
(paren
id|rwlock_t
op_star
id|rw
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
id|membar
macro_line|#StoreStore | #LoadStore
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
l_int|1
suffix:colon
id|sub
op_mod
op_mod
id|g2
comma
l_int|1
comma
op_mod
op_mod
id|g3
id|casx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|cmp
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|bne
comma
id|a
comma
id|pn
op_mod
op_mod
id|xcc
comma
l_int|1
id|b
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|rw
)paren
suffix:colon
l_string|&quot;g2&quot;
comma
l_string|&quot;g3&quot;
comma
l_string|&quot;cc&quot;
comma
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|function|write_lock
r_extern
id|__inline__
r_void
id|write_lock
c_func
(paren
id|rwlock_t
op_star
id|rw
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
id|sethi
op_mod
op_mod
id|uhi
c_func
(paren
l_int|0x8000000000000000
)paren
comma
op_mod
op_mod
id|g5
id|ldx
(braket
op_mod
l_int|0
)braket
op_mod
op_mod
id|g2
id|sllx
op_mod
op_mod
id|g5
comma
l_int|32
comma
op_mod
op_mod
id|g5
l_int|1
suffix:colon
id|brlz
comma
id|pn
op_mod
op_mod
id|g2
comma
l_float|5f
l_int|4
suffix:colon
op_logical_or
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g5
comma
op_mod
op_mod
id|g3
id|casx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|cmp
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|bne
comma
id|a
comma
id|pn
op_mod
op_mod
id|xcc
comma
l_int|1
id|b
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|andncc
op_mod
op_mod
id|g3
comma
op_mod
op_mod
id|g5
comma
op_mod
op_mod
id|g0
id|bne
comma
id|a
comma
id|pn
op_mod
op_mod
id|xcc
comma
l_float|3f
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|membar
macro_line|#LoadLoad | #LoadStore
dot
id|text
l_int|2
l_int|3
suffix:colon
id|andn
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g5
comma
op_mod
op_mod
id|g3
id|casx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|cmp
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|bne
comma
id|a
comma
id|pn
op_mod
op_mod
id|xcc
comma
l_int|3
id|b
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|membar
macro_line|#LoadLoad | #LoadStore
l_int|5
suffix:colon
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
l_int|6
suffix:colon
id|brlz
comma
id|pt
op_mod
op_mod
id|g2
comma
l_int|6
id|b
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|b
comma
id|a
comma
id|pt
op_mod
op_mod
id|xcc
comma
l_int|4
id|b
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|rw
)paren
suffix:colon
l_string|&quot;g2&quot;
comma
l_string|&quot;g3&quot;
comma
l_string|&quot;g5&quot;
comma
l_string|&quot;memory&quot;
comma
l_string|&quot;cc&quot;
)paren
suffix:semicolon
)brace
DECL|function|write_unlock
r_extern
id|__inline__
r_void
id|write_unlock
c_func
(paren
id|rwlock_t
op_star
id|rw
)paren
(brace
id|__asm__
id|__volatile__
c_func
(paren
"&quot;"
id|membar
macro_line|#StoreStore | #LoadStore
id|sethi
op_mod
op_mod
id|uhi
c_func
(paren
l_int|0x8000000000000000
)paren
comma
op_mod
op_mod
id|g5
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
id|sllx
op_mod
op_mod
id|g5
comma
l_int|32
comma
op_mod
op_mod
id|g5
l_int|1
suffix:colon
id|andn
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g5
comma
op_mod
op_mod
id|g3
id|casx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|cmp
op_mod
op_mod
id|g2
comma
op_mod
op_mod
id|g3
id|bne
comma
id|a
comma
id|pn
op_mod
op_mod
id|xcc
comma
l_int|1
id|b
id|ldx
(braket
op_mod
l_int|0
)braket
comma
op_mod
op_mod
id|g2
"&quot;"
suffix:colon
multiline_comment|/* no outputs */
suffix:colon
l_string|&quot;r&quot;
(paren
id|rw
)paren
suffix:colon
l_string|&quot;g2&quot;
comma
l_string|&quot;g3&quot;
comma
l_string|&quot;g5&quot;
comma
l_string|&quot;memory&quot;
comma
l_string|&quot;cc&quot;
)paren
suffix:semicolon
)brace
DECL|macro|read_lock_irq
mdefine_line|#define read_lock_irq(lock)&t;do { __cli(); read_lock(lock); } while (0)
DECL|macro|read_unlock_irq
mdefine_line|#define read_unlock_irq(lock)&t;do { read_unlock(lock); __sti(); } while (0)
DECL|macro|write_lock_irq
mdefine_line|#define write_lock_irq(lock)&t;do { __cli(); write_lock(lock); } while (0)
DECL|macro|write_unlock_irq
mdefine_line|#define write_unlock_irq(lock)&t;do { write_unlock(lock); __sti(); } while (0)
DECL|macro|read_lock_irqsave
mdefine_line|#define read_lock_irqsave(lock, flags)&t;&bslash;&n;&t;do { __save_and_cli(flags); read_lock(lock); } while (0)
DECL|macro|read_unlock_irqrestore
mdefine_line|#define read_unlock_irqrestore(lock, flags) &bslash;&n;&t;do { read_unlock(lock); __restore_flags(flags); } while (0)
DECL|macro|write_lock_irqsave
mdefine_line|#define write_lock_irqsave(lock, flags)&t;&bslash;&n;&t;do { __save_and_cli(flags); write_lock(lock); } while (0)
DECL|macro|write_unlock_irqrestore
mdefine_line|#define write_unlock_irqrestore(lock, flags) &bslash;&n;&t;do { write_unlock(lock); __restore_flags(flags); } while (0)
macro_line|#endif /* __SMP__ */
macro_line|#endif /* !(__ASSEMBLY__) */
macro_line|#endif /* !(__SPARC64_SPIN%0_H) */
eof
