/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  reg [27:0] _05_;
  reg [4:0] _06_;
  wire [3:0] _07_;
  wire [9:0] _08_;
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire [40:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_51z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_73z;
  wire [20:0] celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [4:0] celloutsig_0_85z;
  wire [5:0] celloutsig_0_8z;
  wire [27:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z[0]);
  assign celloutsig_0_20z = !(celloutsig_0_5z ? celloutsig_0_4z : _00_);
  assign celloutsig_0_25z = !(celloutsig_0_6z ? celloutsig_0_15z : celloutsig_0_2z[0]);
  assign celloutsig_0_44z = ~_01_;
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_0_12z = ~in_data[20];
  assign celloutsig_0_15z = ~celloutsig_0_10z[0];
  assign celloutsig_0_26z = ~celloutsig_0_6z;
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_0z[0]) & celloutsig_0_3z[39]);
  assign celloutsig_0_78z = celloutsig_0_77z[4] | ~(in_data[74]);
  assign celloutsig_1_3z = celloutsig_1_0z[4] | ~(celloutsig_1_2z);
  assign celloutsig_0_57z = celloutsig_0_19z[0] | celloutsig_0_2z[2];
  assign celloutsig_1_2z = in_data[165] | in_data[159];
  assign celloutsig_0_11z = ~(celloutsig_0_10z[2] ^ _03_);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[3] ^ in_data[27]);
  reg [3:0] _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 4'h0;
    else _24_ <= { celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_15z };
  assign { _04_[3:1], _01_ } = _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 28'h0000000;
    else _05_ <= { in_data[61:44], celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_44z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 5'h00;
    else _06_ <= { celloutsig_0_51z[8:5], celloutsig_0_20z };
  reg [3:0] _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 4'h0;
    else _27_ <= celloutsig_0_3z[40:37];
  assign { _03_, _00_, _07_[1:0] } = _27_;
  reg [9:0] _28_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 10'h000;
    else _28_ <= celloutsig_0_17z[10:1];
  assign { _02_, _08_[8:0] } = _28_;
  assign celloutsig_0_31z = celloutsig_0_30z[5:3] / { 1'h1, celloutsig_0_19z[1:0] };
  assign celloutsig_0_0z = in_data[37:33] / { 1'h1, in_data[80:77] };
  assign celloutsig_0_66z = { in_data[54:51], celloutsig_0_19z } / { 1'h1, _05_[7:5], celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_28z };
  assign celloutsig_0_77z = { celloutsig_0_73z[13:12], _06_, celloutsig_0_61z } / { 1'h1, celloutsig_0_17z[5:0], celloutsig_0_61z[13:1], in_data[0] };
  assign celloutsig_1_5z = { celloutsig_1_0z[5:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[16:9] };
  assign celloutsig_0_13z = celloutsig_0_0z / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_8z[3:1], celloutsig_0_12z } / { 1'h1, celloutsig_0_10z[0], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_24z = { _08_[6:2], celloutsig_0_11z, celloutsig_0_19z, _03_, _00_, _07_[1:0] } == { celloutsig_0_3z[25:15], 1'h1, celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_8z, celloutsig_0_27z } === { celloutsig_0_0z[1], celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_10z[10:4] >= celloutsig_1_0z[21:15];
  assign celloutsig_0_16z = { celloutsig_0_13z[3], celloutsig_0_2z, _03_, _00_, _07_[1:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_4z } > { celloutsig_0_3z[20:15], 10'h3ff, celloutsig_0_3z[4:2] };
  assign celloutsig_0_27z = { in_data[12:8], _02_, _08_[8:0] } <= celloutsig_0_17z[14:0];
  assign celloutsig_0_84z = ! { _04_[2:1], _01_ };
  assign celloutsig_1_19z = ! celloutsig_1_13z[4:2];
  assign celloutsig_0_28z = ! { in_data[79:69], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_43z = celloutsig_0_31z[1] & ~(celloutsig_0_20z);
  assign celloutsig_1_10z = in_data[158:138] % { 1'h1, celloutsig_1_5z[6:1], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z * celloutsig_0_0z;
  assign celloutsig_0_85z = celloutsig_0_17z[1] ? celloutsig_0_8z[4:0] : { celloutsig_0_14z[3:1], celloutsig_0_78z, celloutsig_0_7z };
  assign celloutsig_1_13z = celloutsig_1_6z ? { celloutsig_1_11z[15:13], celloutsig_1_5z } : { celloutsig_1_10z[12:5], celloutsig_1_2z, celloutsig_1_4z, 2'h0 };
  assign celloutsig_0_61z = - { celloutsig_0_51z, celloutsig_0_57z, celloutsig_0_31z, celloutsig_0_37z };
  assign celloutsig_0_73z = - { celloutsig_0_11z, _03_, _00_, _07_[1:0], celloutsig_0_25z, celloutsig_0_66z, celloutsig_0_10z };
  assign celloutsig_0_14z = - { celloutsig_0_8z[5:3], celloutsig_0_5z };
  assign celloutsig_0_17z = - { celloutsig_0_3z[35:26], celloutsig_0_12z, _03_, _00_, _07_[1:0], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[165:159], celloutsig_1_3z } | celloutsig_1_5z[7:0];
  assign celloutsig_0_37z = ~^ { celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_32z };
  assign celloutsig_0_4z = ~^ in_data[29:26];
  assign celloutsig_0_18z = ~^ { celloutsig_0_15z, _03_, _00_, _07_[1:0], celloutsig_0_1z };
  assign celloutsig_0_51z = { celloutsig_0_13z[3:0], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_43z } <<< celloutsig_0_17z[12:4];
  assign celloutsig_0_8z = { in_data[90:86], celloutsig_0_5z } >>> { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[114:103], celloutsig_1_9z, celloutsig_1_7z } >>> { celloutsig_1_10z[8:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[70:68] >>> celloutsig_0_2z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_10z[1:0], celloutsig_0_1z } >>> celloutsig_0_17z[10:8];
  assign celloutsig_0_30z = { celloutsig_0_3z[36:33], celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_28z } ~^ { celloutsig_0_19z[0], celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[140:113] ^ in_data[161:134];
  assign celloutsig_1_9z = celloutsig_1_8z ^ { celloutsig_1_8z[5:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_0z[0]) | celloutsig_0_2z[3]);
  assign celloutsig_1_1z = ~((in_data[114] & celloutsig_1_0z[13]) | in_data[133]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_0z[24]) | celloutsig_1_0z[8]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[0] & celloutsig_1_6z) | celloutsig_1_3z);
  assign celloutsig_0_29z = ~((celloutsig_0_17z[11] & celloutsig_0_18z) | celloutsig_0_22z[3]);
  assign { celloutsig_0_3z[24], celloutsig_0_3z[19], celloutsig_0_3z[4], celloutsig_0_3z[23], celloutsig_0_3z[18], celloutsig_0_3z[3], celloutsig_0_3z[22], celloutsig_0_3z[17], celloutsig_0_3z[2], celloutsig_0_3z[16], celloutsig_0_3z[21], celloutsig_0_3z[1], celloutsig_0_3z[15], celloutsig_0_3z[20], celloutsig_0_3z[0], celloutsig_0_3z[40:25] } = { celloutsig_0_2z[4], celloutsig_0_2z[4], celloutsig_0_2z[4:3], celloutsig_0_2z[3], celloutsig_0_2z[3:2], celloutsig_0_2z[2], celloutsig_0_2z[2:1], celloutsig_0_2z[1], celloutsig_0_2z[1:0], celloutsig_0_2z[0], celloutsig_0_2z[0], in_data[55:40] } ~^ { in_data[30], in_data[25], celloutsig_0_0z[4], in_data[29], in_data[24], celloutsig_0_0z[3], in_data[28], in_data[23], celloutsig_0_0z[2], celloutsig_0_1z, in_data[27], celloutsig_0_0z[1], celloutsig_0_1z, in_data[26], celloutsig_0_0z[0], in_data[46:31] };
  assign _04_[0] = _01_;
  assign _07_[3:2] = { _03_, _00_ };
  assign _08_[9] = _02_;
  assign celloutsig_0_3z[14:5] = 10'h3ff;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
