// Seed: 2370777211
module module_0 (
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input id_10
);
  always @(1 or posedge id_2) begin
    id_5 <= id_3;
  end
endmodule
