<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTP_CTL</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTP_CTL, Counter-timer Physical Timer Control register</h1><p>The CNTP_CTL characteristics are:</p><h2>Purpose</h2>
          <p>Control register for the EL1 physical timer.</p>
        <p>This 
        register
       is part of the Generic Timer registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register:</p><table class="register_access"><tr><th></th><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>CNTP_CTL(S)</td><td>-</td><td>Config-RW</td><td>-</td><td>-</td><td>-</td><td>RW</td></tr><tr><td>CNTP_CTL(NS)</td><td>Config-RW</td><td>-</td><td>Config-RW</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, there is a single instance of this register:</p><table class="register_access"><tr><th></th><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>CNTP_CTL</td><td>Config-RW</td><td>Config-RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-cnthctl.html">CNTHCTL</a>.PL1PCEN==0, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>.EL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>.EL1PCEN==0, and <a href="AArch64-cntkctl_el1.html">CNTKCTL_EL1</a>.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-cntkctl.html">CNTKCTL</a>.PL0PTEN==0, accesses to this register from EL0 are trapped to Undefined mode.</p>
        
          <p>If <a href="AArch64-cntkctl_el1.html">CNTKCTL_EL1</a>.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.</p>
        <h2>Configuration</h2><p>AArch32 System register CNTP_CTL
                is architecturally mapped to
              AArch64 System register <a href="AArch64-cntp_ctl_el0.html">CNTP_CTL_EL0</a>.
          </p><p>
                Some or all RW fields of this register have defined reset values. 
                
        These apply
      
                only if the PE resets into an Exception level that is using AArch32. 
                If the PE resets into EL3 using AArch32 they apply only to the Secure instance of the register. 
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CNTP_CTL is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTP_CTL bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ISTATUS">ISTATUS</a></td><td class="lr" colspan="1"><a href="#IMASK">IMASK</a></td><td class="lr" colspan="1"><a href="#ENABLE">ENABLE</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ISTATUS">ISTATUS, bit [2]
              </h4>
              <p>The status of the timer. This bit indicates whether the timer condition is met:</p>
            <table class="valuetable"><tr><th>ISTATUS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Timer condition is not met.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Timer condition is met.</p>
                </td></tr></table>
              <p>When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.</p>
            
              <p>When the value of the ENABLE bit is 0, the ISTATUS field is <span class="arm-defined-word">UNKNOWN</span>.</p>
            
              <p>For more information see <span class="xref">'Operation of the CompareValue views of the timers'</span> and <span class="xref">'Operation of the TimerValue views of the timers' in the ARM ARM, chapter D6</span>.</p>
            
              <p>This bit is read-only.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="IMASK">IMASK, bit [1]
              </h4>
              <p>Timer interrupt mask bit. Permitted values are:</p>
            <table class="valuetable"><tr><th>IMASK</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Timer interrupt is not masked by the IMASK bit.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Timer interrupt is masked by the IMASK bit.</p>
                </td></tr></table>
              <p>For more information, see the description of the ISTATUS bit.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="ENABLE">ENABLE, bit [0]
              </h4>
              <p>Enables the timer. Permitted values are:</p>
            <table class="valuetable"><tr><th>ENABLE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Timer disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Timer enabled.</p>
                </td></tr></table>
              <p>Setting this bit to 0 disables the timer output signal, but the timer value accessible from <a href="AArch32-cntp_tval.html">CNTP_TVAL</a> continues to count down.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Disabling the output signal might be a power-saving option.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the CNTP_CTL</h2><p>To access the CNTP_CTL:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c14,c2,1 ; Read CNTP_CTL into Rt</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c14,c2,1 ; Write Rt to CNTP_CTL</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1110</td><td>0010</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
