
CAN_NORMAL_F303RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003650  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080037e4  080037e4  000047e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800381c  0800381c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800381c  0800381c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800381c  0800381c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800381c  0800381c  0000481c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003820  08003820  00004820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003824  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000f4  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000100  20000100  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000acdc  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000185f  00000000  00000000  0000fd18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c8  00000000  00000000  00011578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005f5  00000000  00000000  00011d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f3bd  00000000  00000000  00012335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009ef9  00000000  00000000  000316f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bee29  00000000  00000000  0003b5eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fa414  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001f20  00000000  00000000  000fa458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  000fc378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080037cc 	.word	0x080037cc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080037cc 	.word	0x080037cc

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 fa92 	bl	8000700 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f828 	bl	8000230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f8ea 	bl	80003b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e4:	f000 f8b8 	bl	8000358 <MX_USART2_UART_Init>
  MX_CAN_Init();
 80001e8:	f000 f880 	bl	80002ec <MX_CAN_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan);
 80001ec:	480c      	ldr	r0, [pc, #48]	@ (8000220 <main+0x4c>)
 80001ee:	f000 fc0c 	bl	8000a0a <HAL_CAN_Start>

  TxHeader.StdId = (0x00 << 5) | 0x00D; // 0x00D = setInputVelocity, node_id = 0
 80001f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000224 <main+0x50>)
 80001f4:	220d      	movs	r2, #13
 80001f6:	601a      	str	r2, [r3, #0]
  TxHeader.IDE = CAN_ID_STD;
 80001f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000224 <main+0x50>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 80001fe:	4b09      	ldr	r3, [pc, #36]	@ (8000224 <main+0x50>)
 8000200:	2200      	movs	r2, #0
 8000202:	60da      	str	r2, [r3, #12]
  TxHeader.DLC = 8;
 8000204:	4b07      	ldr	r3, [pc, #28]	@ (8000224 <main+0x50>)
 8000206:	2208      	movs	r2, #8
 8000208:	611a      	str	r2, [r3, #16]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 800020a:	4b07      	ldr	r3, [pc, #28]	@ (8000228 <main+0x54>)
 800020c:	4a07      	ldr	r2, [pc, #28]	@ (800022c <main+0x58>)
 800020e:	4905      	ldr	r1, [pc, #20]	@ (8000224 <main+0x50>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <main+0x4c>)
 8000212:	f000 fc3e 	bl	8000a92 <HAL_CAN_AddTxMessage>
	  // handle errorâ€¦
	}
	HAL_Delay(100);
 8000216:	2064      	movs	r0, #100	@ 0x64
 8000218:	f000 fad8 	bl	80007cc <HAL_Delay>
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 800021c:	e7f5      	b.n	800020a <main+0x36>
 800021e:	bf00      	nop
 8000220:	20000028 	.word	0x20000028
 8000224:	200000d8 	.word	0x200000d8
 8000228:	200000f8 	.word	0x200000f8
 800022c:	200000f0 	.word	0x200000f0

08000230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b0a6      	sub	sp, #152	@ 0x98
 8000234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000236:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800023a:	2228      	movs	r2, #40	@ 0x28
 800023c:	2100      	movs	r1, #0
 800023e:	4618      	mov	r0, r3
 8000240:	f003 fa97 	bl	8003772 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000244:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000248:	2200      	movs	r2, #0
 800024a:	601a      	str	r2, [r3, #0]
 800024c:	605a      	str	r2, [r3, #4]
 800024e:	609a      	str	r2, [r3, #8]
 8000250:	60da      	str	r2, [r3, #12]
 8000252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2258      	movs	r2, #88	@ 0x58
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f003 fa89 	bl	8003772 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000260:	2301      	movs	r3, #1
 8000262:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000264:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000268:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800026a:	2301      	movs	r3, #1
 800026c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800026e:	2302      	movs	r3, #2
 8000270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000274:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000278:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800027c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000280:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800028e:	4618      	mov	r0, r3
 8000290:	f001 f9e0 	bl	8001654 <HAL_RCC_OscConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800029a:	f000 f8fb 	bl	8000494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029e:	230f      	movs	r3, #15
 80002a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002a2:	2302      	movs	r3, #2
 80002a4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a6:	2300      	movs	r3, #0
 80002a8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002b4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002b8:	2102      	movs	r1, #2
 80002ba:	4618      	mov	r0, r3
 80002bc:	f002 f9ee 	bl	800269c <HAL_RCC_ClockConfig>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002c6:	f000 f8e5 	bl	8000494 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002ca:	2302      	movs	r3, #2
 80002cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	4618      	mov	r0, r3
 80002d6:	f002 fbf3 	bl	8002ac0 <HAL_RCCEx_PeriphCLKConfig>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002e0:	f000 f8d8 	bl	8000494 <Error_Handler>
  }
}
 80002e4:	bf00      	nop
 80002e6:	3798      	adds	r7, #152	@ 0x98
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80002f0:	4b17      	ldr	r3, [pc, #92]	@ (8000350 <MX_CAN_Init+0x64>)
 80002f2:	4a18      	ldr	r2, [pc, #96]	@ (8000354 <MX_CAN_Init+0x68>)
 80002f4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 80002f6:	4b16      	ldr	r3, [pc, #88]	@ (8000350 <MX_CAN_Init+0x64>)
 80002f8:	2208      	movs	r2, #8
 80002fa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80002fc:	4b14      	ldr	r3, [pc, #80]	@ (8000350 <MX_CAN_Init+0x64>)
 80002fe:	2200      	movs	r2, #0
 8000300:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000302:	4b13      	ldr	r3, [pc, #76]	@ (8000350 <MX_CAN_Init+0x64>)
 8000304:	2200      	movs	r2, #0
 8000306:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000308:	4b11      	ldr	r3, [pc, #68]	@ (8000350 <MX_CAN_Init+0x64>)
 800030a:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 800030e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 8000310:	4b0f      	ldr	r3, [pc, #60]	@ (8000350 <MX_CAN_Init+0x64>)
 8000312:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000316:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000318:	4b0d      	ldr	r3, [pc, #52]	@ (8000350 <MX_CAN_Init+0x64>)
 800031a:	2200      	movs	r2, #0
 800031c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800031e:	4b0c      	ldr	r3, [pc, #48]	@ (8000350 <MX_CAN_Init+0x64>)
 8000320:	2200      	movs	r2, #0
 8000322:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000324:	4b0a      	ldr	r3, [pc, #40]	@ (8000350 <MX_CAN_Init+0x64>)
 8000326:	2200      	movs	r2, #0
 8000328:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800032a:	4b09      	ldr	r3, [pc, #36]	@ (8000350 <MX_CAN_Init+0x64>)
 800032c:	2200      	movs	r2, #0
 800032e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000330:	4b07      	ldr	r3, [pc, #28]	@ (8000350 <MX_CAN_Init+0x64>)
 8000332:	2200      	movs	r2, #0
 8000334:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000336:	4b06      	ldr	r3, [pc, #24]	@ (8000350 <MX_CAN_Init+0x64>)
 8000338:	2200      	movs	r2, #0
 800033a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800033c:	4804      	ldr	r0, [pc, #16]	@ (8000350 <MX_CAN_Init+0x64>)
 800033e:	f000 fa69 	bl	8000814 <HAL_CAN_Init>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000348:	f000 f8a4 	bl	8000494 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800034c:	bf00      	nop
 800034e:	bd80      	pop	{r7, pc}
 8000350:	20000028 	.word	0x20000028
 8000354:	40006400 	.word	0x40006400

08000358 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800035c:	4b14      	ldr	r3, [pc, #80]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 800035e:	4a15      	ldr	r2, [pc, #84]	@ (80003b4 <MX_USART2_UART_Init+0x5c>)
 8000360:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000362:	4b13      	ldr	r3, [pc, #76]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 8000364:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000368:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800036a:	4b11      	ldr	r3, [pc, #68]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 800036c:	2200      	movs	r2, #0
 800036e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000370:	4b0f      	ldr	r3, [pc, #60]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 8000372:	2200      	movs	r2, #0
 8000374:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 8000378:	2200      	movs	r2, #0
 800037a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800037c:	4b0c      	ldr	r3, [pc, #48]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 800037e:	220c      	movs	r2, #12
 8000380:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000382:	4b0b      	ldr	r3, [pc, #44]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 8000384:	2200      	movs	r2, #0
 8000386:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000388:	4b09      	ldr	r3, [pc, #36]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 800038a:	2200      	movs	r2, #0
 800038c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800038e:	4b08      	ldr	r3, [pc, #32]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 8000390:	2200      	movs	r2, #0
 8000392:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 8000396:	2200      	movs	r2, #0
 8000398:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800039a:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <MX_USART2_UART_Init+0x58>)
 800039c:	f002 fdac 	bl	8002ef8 <HAL_UART_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003a6:	f000 f875 	bl	8000494 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	20000050 	.word	0x20000050
 80003b4:	40004400 	.word	0x40004400

080003b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b08a      	sub	sp, #40	@ 0x28
 80003bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003be:	f107 0314 	add.w	r3, r7, #20
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	605a      	str	r2, [r3, #4]
 80003c8:	609a      	str	r2, [r3, #8]
 80003ca:	60da      	str	r2, [r3, #12]
 80003cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ce:	4b2f      	ldr	r3, [pc, #188]	@ (800048c <MX_GPIO_Init+0xd4>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	4a2e      	ldr	r2, [pc, #184]	@ (800048c <MX_GPIO_Init+0xd4>)
 80003d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003d8:	6153      	str	r3, [r2, #20]
 80003da:	4b2c      	ldr	r3, [pc, #176]	@ (800048c <MX_GPIO_Init+0xd4>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80003e2:	613b      	str	r3, [r7, #16]
 80003e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003e6:	4b29      	ldr	r3, [pc, #164]	@ (800048c <MX_GPIO_Init+0xd4>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a28      	ldr	r2, [pc, #160]	@ (800048c <MX_GPIO_Init+0xd4>)
 80003ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80003f0:	6153      	str	r3, [r2, #20]
 80003f2:	4b26      	ldr	r3, [pc, #152]	@ (800048c <MX_GPIO_Init+0xd4>)
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fe:	4b23      	ldr	r3, [pc, #140]	@ (800048c <MX_GPIO_Init+0xd4>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	4a22      	ldr	r2, [pc, #136]	@ (800048c <MX_GPIO_Init+0xd4>)
 8000404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000408:	6153      	str	r3, [r2, #20]
 800040a:	4b20      	ldr	r3, [pc, #128]	@ (800048c <MX_GPIO_Init+0xd4>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000412:	60bb      	str	r3, [r7, #8]
 8000414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000416:	4b1d      	ldr	r3, [pc, #116]	@ (800048c <MX_GPIO_Init+0xd4>)
 8000418:	695b      	ldr	r3, [r3, #20]
 800041a:	4a1c      	ldr	r2, [pc, #112]	@ (800048c <MX_GPIO_Init+0xd4>)
 800041c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000420:	6153      	str	r3, [r2, #20]
 8000422:	4b1a      	ldr	r3, [pc, #104]	@ (800048c <MX_GPIO_Init+0xd4>)
 8000424:	695b      	ldr	r3, [r3, #20]
 8000426:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	2120      	movs	r1, #32
 8000432:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000436:	f001 f8d1 	bl	80015dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800043a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800043e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000440:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000446:	2300      	movs	r3, #0
 8000448:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800044a:	f107 0314 	add.w	r3, r7, #20
 800044e:	4619      	mov	r1, r3
 8000450:	480f      	ldr	r0, [pc, #60]	@ (8000490 <MX_GPIO_Init+0xd8>)
 8000452:	f000 ff39 	bl	80012c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000456:	2320      	movs	r3, #32
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800045a:	2301      	movs	r3, #1
 800045c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045e:	2300      	movs	r3, #0
 8000460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000462:	2300      	movs	r3, #0
 8000464:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000466:	f107 0314 	add.w	r3, r7, #20
 800046a:	4619      	mov	r1, r3
 800046c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000470:	f000 ff2a 	bl	80012c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000474:	2200      	movs	r2, #0
 8000476:	2100      	movs	r1, #0
 8000478:	2028      	movs	r0, #40	@ 0x28
 800047a:	f000 feee 	bl	800125a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800047e:	2028      	movs	r0, #40	@ 0x28
 8000480:	f000 ff07 	bl	8001292 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000484:	bf00      	nop
 8000486:	3728      	adds	r7, #40	@ 0x28
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40021000 	.word	0x40021000
 8000490:	48000800 	.word	0x48000800

08000494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000498:	b672      	cpsid	i
}
 800049a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800049c:	bf00      	nop
 800049e:	e7fd      	b.n	800049c <Error_Handler+0x8>

080004a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a6:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <HAL_MspInit+0x44>)
 80004a8:	699b      	ldr	r3, [r3, #24]
 80004aa:	4a0e      	ldr	r2, [pc, #56]	@ (80004e4 <HAL_MspInit+0x44>)
 80004ac:	f043 0301 	orr.w	r3, r3, #1
 80004b0:	6193      	str	r3, [r2, #24]
 80004b2:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <HAL_MspInit+0x44>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	f003 0301 	and.w	r3, r3, #1
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004be:	4b09      	ldr	r3, [pc, #36]	@ (80004e4 <HAL_MspInit+0x44>)
 80004c0:	69db      	ldr	r3, [r3, #28]
 80004c2:	4a08      	ldr	r2, [pc, #32]	@ (80004e4 <HAL_MspInit+0x44>)
 80004c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004c8:	61d3      	str	r3, [r2, #28]
 80004ca:	4b06      	ldr	r3, [pc, #24]	@ (80004e4 <HAL_MspInit+0x44>)
 80004cc:	69db      	ldr	r3, [r3, #28]
 80004ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004d2:	603b      	str	r3, [r7, #0]
 80004d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80004d6:	2007      	movs	r0, #7
 80004d8:	f000 feb4 	bl	8001244 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004dc:	bf00      	nop
 80004de:	3708      	adds	r7, #8
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	40021000 	.word	0x40021000

080004e8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b08a      	sub	sp, #40	@ 0x28
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f0:	f107 0314 	add.w	r3, r7, #20
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	605a      	str	r2, [r3, #4]
 80004fa:	609a      	str	r2, [r3, #8]
 80004fc:	60da      	str	r2, [r3, #12]
 80004fe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a1c      	ldr	r2, [pc, #112]	@ (8000578 <HAL_CAN_MspInit+0x90>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d131      	bne.n	800056e <HAL_CAN_MspInit+0x86>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800050a:	4b1c      	ldr	r3, [pc, #112]	@ (800057c <HAL_CAN_MspInit+0x94>)
 800050c:	69db      	ldr	r3, [r3, #28]
 800050e:	4a1b      	ldr	r2, [pc, #108]	@ (800057c <HAL_CAN_MspInit+0x94>)
 8000510:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000514:	61d3      	str	r3, [r2, #28]
 8000516:	4b19      	ldr	r3, [pc, #100]	@ (800057c <HAL_CAN_MspInit+0x94>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800051e:	613b      	str	r3, [r7, #16]
 8000520:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000522:	4b16      	ldr	r3, [pc, #88]	@ (800057c <HAL_CAN_MspInit+0x94>)
 8000524:	695b      	ldr	r3, [r3, #20]
 8000526:	4a15      	ldr	r2, [pc, #84]	@ (800057c <HAL_CAN_MspInit+0x94>)
 8000528:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800052c:	6153      	str	r3, [r2, #20]
 800052e:	4b13      	ldr	r3, [pc, #76]	@ (800057c <HAL_CAN_MspInit+0x94>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800053a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800053e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000540:	2302      	movs	r3, #2
 8000542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000544:	2300      	movs	r3, #0
 8000546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000548:	2303      	movs	r3, #3
 800054a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800054c:	2309      	movs	r3, #9
 800054e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000550:	f107 0314 	add.w	r3, r7, #20
 8000554:	4619      	mov	r1, r3
 8000556:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800055a:	f000 feb5 	bl	80012c8 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800055e:	2200      	movs	r2, #0
 8000560:	2100      	movs	r1, #0
 8000562:	2014      	movs	r0, #20
 8000564:	f000 fe79 	bl	800125a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8000568:	2014      	movs	r0, #20
 800056a:	f000 fe92 	bl	8001292 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 800056e:	bf00      	nop
 8000570:	3728      	adds	r7, #40	@ 0x28
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40006400 	.word	0x40006400
 800057c:	40021000 	.word	0x40021000

08000580 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b08a      	sub	sp, #40	@ 0x28
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000588:	f107 0314 	add.w	r3, r7, #20
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
 8000590:	605a      	str	r2, [r3, #4]
 8000592:	609a      	str	r2, [r3, #8]
 8000594:	60da      	str	r2, [r3, #12]
 8000596:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a17      	ldr	r2, [pc, #92]	@ (80005fc <HAL_UART_MspInit+0x7c>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d128      	bne.n	80005f4 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005a2:	4b17      	ldr	r3, [pc, #92]	@ (8000600 <HAL_UART_MspInit+0x80>)
 80005a4:	69db      	ldr	r3, [r3, #28]
 80005a6:	4a16      	ldr	r2, [pc, #88]	@ (8000600 <HAL_UART_MspInit+0x80>)
 80005a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005ac:	61d3      	str	r3, [r2, #28]
 80005ae:	4b14      	ldr	r3, [pc, #80]	@ (8000600 <HAL_UART_MspInit+0x80>)
 80005b0:	69db      	ldr	r3, [r3, #28]
 80005b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005b6:	613b      	str	r3, [r7, #16]
 80005b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ba:	4b11      	ldr	r3, [pc, #68]	@ (8000600 <HAL_UART_MspInit+0x80>)
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	4a10      	ldr	r2, [pc, #64]	@ (8000600 <HAL_UART_MspInit+0x80>)
 80005c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005c4:	6153      	str	r3, [r2, #20]
 80005c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000600 <HAL_UART_MspInit+0x80>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80005d2:	230c      	movs	r3, #12
 80005d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d6:	2302      	movs	r3, #2
 80005d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005da:	2300      	movs	r3, #0
 80005dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005de:	2300      	movs	r3, #0
 80005e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80005e2:	2307      	movs	r3, #7
 80005e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	4619      	mov	r1, r3
 80005ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005f0:	f000 fe6a 	bl	80012c8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80005f4:	bf00      	nop
 80005f6:	3728      	adds	r7, #40	@ 0x28
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40004400 	.word	0x40004400
 8000600:	40021000 	.word	0x40021000

08000604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <NMI_Handler+0x4>

0800060c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <HardFault_Handler+0x4>

08000614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000618:	bf00      	nop
 800061a:	e7fd      	b.n	8000618 <MemManage_Handler+0x4>

0800061c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <BusFault_Handler+0x4>

08000624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <UsageFault_Handler+0x4>

0800062c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr

08000656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800065a:	f000 f897 	bl	800078c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
	...

08000664 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000668:	4802      	ldr	r0, [pc, #8]	@ (8000674 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800066a:	f000 fae2 	bl	8000c32 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000028 	.word	0x20000028

08000678 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800067c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000680:	f000 ffc4 	bl	800160c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}

08000688 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800068c:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <SystemInit+0x20>)
 800068e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000692:	4a05      	ldr	r2, [pc, #20]	@ (80006a8 <SystemInit+0x20>)
 8000694:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000698:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006e4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006b0:	f7ff ffea 	bl	8000688 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006b4:	480c      	ldr	r0, [pc, #48]	@ (80006e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80006b6:	490d      	ldr	r1, [pc, #52]	@ (80006ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80006b8:	4a0d      	ldr	r2, [pc, #52]	@ (80006f0 <LoopForever+0xe>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006bc:	e002      	b.n	80006c4 <LoopCopyDataInit>

080006be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006c2:	3304      	adds	r3, #4

080006c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006c8:	d3f9      	bcc.n	80006be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ca:	4a0a      	ldr	r2, [pc, #40]	@ (80006f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006cc:	4c0a      	ldr	r4, [pc, #40]	@ (80006f8 <LoopForever+0x16>)
  movs r3, #0
 80006ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006d0:	e001      	b.n	80006d6 <LoopFillZerobss>

080006d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006d4:	3204      	adds	r2, #4

080006d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006d8:	d3fb      	bcc.n	80006d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006da:	f003 f853 	bl	8003784 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006de:	f7ff fd79 	bl	80001d4 <main>

080006e2 <LoopForever>:

LoopForever:
    b LoopForever
 80006e2:	e7fe      	b.n	80006e2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006e4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80006e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006f0:	08003824 	.word	0x08003824
  ldr r2, =_sbss
 80006f4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006f8:	20000100 	.word	0x20000100

080006fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006fc:	e7fe      	b.n	80006fc <ADC1_2_IRQHandler>
	...

08000700 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000704:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <HAL_Init+0x28>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a07      	ldr	r2, [pc, #28]	@ (8000728 <HAL_Init+0x28>)
 800070a:	f043 0310 	orr.w	r3, r3, #16
 800070e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000710:	2003      	movs	r0, #3
 8000712:	f000 fd97 	bl	8001244 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000716:	2000      	movs	r0, #0
 8000718:	f000 f808 	bl	800072c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800071c:	f7ff fec0 	bl	80004a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40022000 	.word	0x40022000

0800072c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000734:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <HAL_InitTick+0x54>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <HAL_InitTick+0x58>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	4619      	mov	r1, r3
 800073e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000742:	fbb3 f3f1 	udiv	r3, r3, r1
 8000746:	fbb2 f3f3 	udiv	r3, r2, r3
 800074a:	4618      	mov	r0, r3
 800074c:	f000 fdaf 	bl	80012ae <HAL_SYSTICK_Config>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000756:	2301      	movs	r3, #1
 8000758:	e00e      	b.n	8000778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2b0f      	cmp	r3, #15
 800075e:	d80a      	bhi.n	8000776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000760:	2200      	movs	r2, #0
 8000762:	6879      	ldr	r1, [r7, #4]
 8000764:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000768:	f000 fd77 	bl	800125a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800076c:	4a06      	ldr	r2, [pc, #24]	@ (8000788 <HAL_InitTick+0x5c>)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000772:	2300      	movs	r3, #0
 8000774:	e000      	b.n	8000778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000776:	2301      	movs	r3, #1
}
 8000778:	4618      	mov	r0, r3
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20000000 	.word	0x20000000
 8000784:	20000008 	.word	0x20000008
 8000788:	20000004 	.word	0x20000004

0800078c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_IncTick+0x20>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	461a      	mov	r2, r3
 8000796:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <HAL_IncTick+0x24>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4413      	add	r3, r2
 800079c:	4a04      	ldr	r2, [pc, #16]	@ (80007b0 <HAL_IncTick+0x24>)
 800079e:	6013      	str	r3, [r2, #0]
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20000008 	.word	0x20000008
 80007b0:	200000fc 	.word	0x200000fc

080007b4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  return uwTick;  
 80007b8:	4b03      	ldr	r3, [pc, #12]	@ (80007c8 <HAL_GetTick+0x14>)
 80007ba:	681b      	ldr	r3, [r3, #0]
}
 80007bc:	4618      	mov	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	200000fc 	.word	0x200000fc

080007cc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007d4:	f7ff ffee 	bl	80007b4 <HAL_GetTick>
 80007d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80007e4:	d005      	beq.n	80007f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000810 <HAL_Delay+0x44>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	461a      	mov	r2, r3
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	4413      	add	r3, r2
 80007f0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80007f2:	bf00      	nop
 80007f4:	f7ff ffde 	bl	80007b4 <HAL_GetTick>
 80007f8:	4602      	mov	r2, r0
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	1ad3      	subs	r3, r2, r3
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	429a      	cmp	r2, r3
 8000802:	d8f7      	bhi.n	80007f4 <HAL_Delay+0x28>
  {
  }
}
 8000804:	bf00      	nop
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000008 	.word	0x20000008

08000814 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d101      	bne.n	8000826 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000822:	2301      	movs	r3, #1
 8000824:	e0ed      	b.n	8000a02 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	f893 3020 	ldrb.w	r3, [r3, #32]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b00      	cmp	r3, #0
 8000830:	d102      	bne.n	8000838 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f7ff fe58 	bl	80004e8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f042 0201 	orr.w	r2, r2, #1
 8000846:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000848:	f7ff ffb4 	bl	80007b4 <HAL_GetTick>
 800084c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800084e:	e012      	b.n	8000876 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000850:	f7ff ffb0 	bl	80007b4 <HAL_GetTick>
 8000854:	4602      	mov	r2, r0
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	2b0a      	cmp	r3, #10
 800085c:	d90b      	bls.n	8000876 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000862:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2205      	movs	r2, #5
 800086e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	e0c5      	b.n	8000a02 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	2b00      	cmp	r3, #0
 8000882:	d0e5      	beq.n	8000850 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f022 0202 	bic.w	r2, r2, #2
 8000892:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000894:	f7ff ff8e 	bl	80007b4 <HAL_GetTick>
 8000898:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800089a:	e012      	b.n	80008c2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800089c:	f7ff ff8a 	bl	80007b4 <HAL_GetTick>
 80008a0:	4602      	mov	r2, r0
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	2b0a      	cmp	r3, #10
 80008a8:	d90b      	bls.n	80008c2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2205      	movs	r2, #5
 80008ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
 80008c0:	e09f      	b.n	8000a02 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	f003 0302 	and.w	r3, r3, #2
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d1e5      	bne.n	800089c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	7e1b      	ldrb	r3, [r3, #24]
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d108      	bne.n	80008ea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	e007      	b.n	80008fa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80008f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	7e5b      	ldrb	r3, [r3, #25]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d108      	bne.n	8000914 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	681a      	ldr	r2, [r3, #0]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	e007      	b.n	8000924 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000922:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	7e9b      	ldrb	r3, [r3, #26]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d108      	bne.n	800093e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f042 0220 	orr.w	r2, r2, #32
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	e007      	b.n	800094e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f022 0220 	bic.w	r2, r2, #32
 800094c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	7edb      	ldrb	r3, [r3, #27]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d108      	bne.n	8000968 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f022 0210 	bic.w	r2, r2, #16
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	e007      	b.n	8000978 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	f042 0210 	orr.w	r2, r2, #16
 8000976:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	7f1b      	ldrb	r3, [r3, #28]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d108      	bne.n	8000992 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f042 0208 	orr.w	r2, r2, #8
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	e007      	b.n	80009a2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f022 0208 	bic.w	r2, r2, #8
 80009a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	7f5b      	ldrb	r3, [r3, #29]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d108      	bne.n	80009bc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f042 0204 	orr.w	r2, r2, #4
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	e007      	b.n	80009cc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f022 0204 	bic.w	r2, r2, #4
 80009ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	689a      	ldr	r2, [r3, #8]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	431a      	orrs	r2, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	691b      	ldr	r3, [r3, #16]
 80009da:	431a      	orrs	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	695b      	ldr	r3, [r3, #20]
 80009e0:	ea42 0103 	orr.w	r1, r2, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	1e5a      	subs	r2, r3, #1
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	430a      	orrs	r2, r1
 80009f0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2200      	movs	r2, #0
 80009f6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2201      	movs	r2, #1
 80009fc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b084      	sub	sp, #16
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d12e      	bne.n	8000a7c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2202      	movs	r2, #2
 8000a22:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f022 0201 	bic.w	r2, r2, #1
 8000a34:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000a36:	f7ff febd 	bl	80007b4 <HAL_GetTick>
 8000a3a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000a3c:	e012      	b.n	8000a64 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a3e:	f7ff feb9 	bl	80007b4 <HAL_GetTick>
 8000a42:	4602      	mov	r2, r0
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	2b0a      	cmp	r3, #10
 8000a4a:	d90b      	bls.n	8000a64 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a50:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2205      	movs	r2, #5
 8000a5c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000a60:	2301      	movs	r3, #1
 8000a62:	e012      	b.n	8000a8a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f003 0301 	and.w	r3, r3, #1
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1e5      	bne.n	8000a3e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2200      	movs	r2, #0
 8000a76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	e006      	b.n	8000a8a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a80:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000a88:	2301      	movs	r3, #1
  }
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b089      	sub	sp, #36	@ 0x24
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	60f8      	str	r0, [r7, #12]
 8000a9a:	60b9      	str	r1, [r7, #8]
 8000a9c:	607a      	str	r2, [r7, #4]
 8000a9e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000aa6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ab0:	7ffb      	ldrb	r3, [r7, #31]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d003      	beq.n	8000abe <HAL_CAN_AddTxMessage+0x2c>
 8000ab6:	7ffb      	ldrb	r3, [r7, #31]
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	f040 80ad 	bne.w	8000c18 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000abe:	69bb      	ldr	r3, [r7, #24]
 8000ac0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d10a      	bne.n	8000ade <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000ac8:	69bb      	ldr	r3, [r7, #24]
 8000aca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d105      	bne.n	8000ade <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000ad2:	69bb      	ldr	r3, [r7, #24]
 8000ad4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	f000 8095 	beq.w	8000c08 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000ade:	69bb      	ldr	r3, [r7, #24]
 8000ae0:	0e1b      	lsrs	r3, r3, #24
 8000ae2:	f003 0303 	and.w	r3, r3, #3
 8000ae6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000ae8:	2201      	movs	r2, #1
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	409a      	lsls	r2, r3
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d10d      	bne.n	8000b16 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000b04:	68f9      	ldr	r1, [r7, #12]
 8000b06:	6809      	ldr	r1, [r1, #0]
 8000b08:	431a      	orrs	r2, r3
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	3318      	adds	r3, #24
 8000b0e:	011b      	lsls	r3, r3, #4
 8000b10:	440b      	add	r3, r1
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	e00f      	b.n	8000b36 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000b20:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000b26:	68f9      	ldr	r1, [r7, #12]
 8000b28:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000b2a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	3318      	adds	r3, #24
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	440b      	add	r3, r1
 8000b34:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	6819      	ldr	r1, [r3, #0]
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	691a      	ldr	r2, [r3, #16]
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	3318      	adds	r3, #24
 8000b42:	011b      	lsls	r3, r3, #4
 8000b44:	440b      	add	r3, r1
 8000b46:	3304      	adds	r3, #4
 8000b48:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	7d1b      	ldrb	r3, [r3, #20]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d111      	bne.n	8000b76 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	3318      	adds	r3, #24
 8000b5a:	011b      	lsls	r3, r3, #4
 8000b5c:	4413      	add	r3, r2
 8000b5e:	3304      	adds	r3, #4
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	6811      	ldr	r1, [r2, #0]
 8000b66:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	3318      	adds	r3, #24
 8000b6e:	011b      	lsls	r3, r3, #4
 8000b70:	440b      	add	r3, r1
 8000b72:	3304      	adds	r3, #4
 8000b74:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	3307      	adds	r3, #7
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	061a      	lsls	r2, r3, #24
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	3306      	adds	r3, #6
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	041b      	lsls	r3, r3, #16
 8000b86:	431a      	orrs	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	3305      	adds	r3, #5
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	021b      	lsls	r3, r3, #8
 8000b90:	4313      	orrs	r3, r2
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	3204      	adds	r2, #4
 8000b96:	7812      	ldrb	r2, [r2, #0]
 8000b98:	4610      	mov	r0, r2
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	6811      	ldr	r1, [r2, #0]
 8000b9e:	ea43 0200 	orr.w	r2, r3, r0
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	011b      	lsls	r3, r3, #4
 8000ba6:	440b      	add	r3, r1
 8000ba8:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000bac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	3303      	adds	r3, #3
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	061a      	lsls	r2, r3, #24
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	3302      	adds	r3, #2
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	041b      	lsls	r3, r3, #16
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	021b      	lsls	r3, r3, #8
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	7812      	ldrb	r2, [r2, #0]
 8000bce:	4610      	mov	r0, r2
 8000bd0:	68fa      	ldr	r2, [r7, #12]
 8000bd2:	6811      	ldr	r1, [r2, #0]
 8000bd4:	ea43 0200 	orr.w	r2, r3, r0
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	011b      	lsls	r3, r3, #4
 8000bdc:	440b      	add	r3, r1
 8000bde:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000be2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	3318      	adds	r3, #24
 8000bec:	011b      	lsls	r3, r3, #4
 8000bee:	4413      	add	r3, r2
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	6811      	ldr	r1, [r2, #0]
 8000bf6:	f043 0201 	orr.w	r2, r3, #1
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	3318      	adds	r3, #24
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	440b      	add	r3, r1
 8000c02:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000c04:	2300      	movs	r3, #0
 8000c06:	e00e      	b.n	8000c26 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c0c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e006      	b.n	8000c26 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c1c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000c24:	2301      	movs	r3, #1
  }
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3724      	adds	r7, #36	@ 0x24
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b08a      	sub	sp, #40	@ 0x28
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	695b      	ldr	r3, [r3, #20]
 8000c44:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	691b      	ldr	r3, [r3, #16]
 8000c64:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000c6e:	6a3b      	ldr	r3, [r7, #32]
 8000c70:	f003 0301 	and.w	r3, r3, #1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d07c      	beq.n	8000d72 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d023      	beq.n	8000cca <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2201      	movs	r2, #1
 8000c88:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	f003 0302 	and.w	r3, r3, #2
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d003      	beq.n	8000c9c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f000 f983 	bl	8000fa0 <HAL_CAN_TxMailbox0CompleteCallback>
 8000c9a:	e016      	b.n	8000cca <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	f003 0304 	and.w	r3, r3, #4
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d004      	beq.n	8000cb0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cae:	e00c      	b.n	8000cca <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	f003 0308 	and.w	r3, r3, #8
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d004      	beq.n	8000cc4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cbc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cc2:	e002      	b.n	8000cca <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f000 f989 	bl	8000fdc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d024      	beq.n	8000d1e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cdc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d003      	beq.n	8000cf0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f000 f963 	bl	8000fb4 <HAL_CAN_TxMailbox1CompleteCallback>
 8000cee:	e016      	b.n	8000d1e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d004      	beq.n	8000d04 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d02:	e00c      	b.n	8000d1e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d004      	beq.n	8000d18 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d16:	e002      	b.n	8000d1e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f000 f969 	bl	8000ff0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d024      	beq.n	8000d72 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d30:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d003      	beq.n	8000d44 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f000 f943 	bl	8000fc8 <HAL_CAN_TxMailbox2CompleteCallback>
 8000d42:	e016      	b.n	8000d72 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d004      	beq.n	8000d58 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d56:	e00c      	b.n	8000d72 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d004      	beq.n	8000d6c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d6a:	e002      	b.n	8000d72 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f000 f949 	bl	8001004 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000d72:	6a3b      	ldr	r3, [r7, #32]
 8000d74:	f003 0308 	and.w	r3, r3, #8
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d00c      	beq.n	8000d96 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	f003 0310 	and.w	r3, r3, #16
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d007      	beq.n	8000d96 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2210      	movs	r2, #16
 8000d94:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d00b      	beq.n	8000db8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	f003 0308 	and.w	r3, r3, #8
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d006      	beq.n	8000db8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	2208      	movs	r2, #8
 8000db0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f000 f93a 	bl	800102c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000db8:	6a3b      	ldr	r3, [r7, #32]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d009      	beq.n	8000dd6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	f003 0303 	and.w	r3, r3, #3
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d002      	beq.n	8000dd6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f000 f921 	bl	8001018 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000dd6:	6a3b      	ldr	r3, [r7, #32]
 8000dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00c      	beq.n	8000dfa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	f003 0310 	and.w	r3, r3, #16
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d007      	beq.n	8000dfa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2210      	movs	r2, #16
 8000df8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000dfa:	6a3b      	ldr	r3, [r7, #32]
 8000dfc:	f003 0320 	and.w	r3, r3, #32
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d00b      	beq.n	8000e1c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	f003 0308 	and.w	r3, r3, #8
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d006      	beq.n	8000e1c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2208      	movs	r2, #8
 8000e14:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f000 f91c 	bl	8001054 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000e1c:	6a3b      	ldr	r3, [r7, #32]
 8000e1e:	f003 0310 	and.w	r3, r3, #16
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d009      	beq.n	8000e3a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	691b      	ldr	r3, [r3, #16]
 8000e2c:	f003 0303 	and.w	r3, r3, #3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d002      	beq.n	8000e3a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f000 f903 	bl	8001040 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000e3a:	6a3b      	ldr	r3, [r7, #32]
 8000e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d00b      	beq.n	8000e5c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	f003 0310 	and.w	r3, r3, #16
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d006      	beq.n	8000e5c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2210      	movs	r2, #16
 8000e54:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f000 f906 	bl	8001068 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000e5c:	6a3b      	ldr	r3, [r7, #32]
 8000e5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d00b      	beq.n	8000e7e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	f003 0308 	and.w	r3, r3, #8
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d006      	beq.n	8000e7e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2208      	movs	r2, #8
 8000e76:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 f8ff 	bl	800107c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000e7e:	6a3b      	ldr	r3, [r7, #32]
 8000e80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d07b      	beq.n	8000f80 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	f003 0304 	and.w	r3, r3, #4
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d072      	beq.n	8000f78 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000e92:	6a3b      	ldr	r3, [r7, #32]
 8000e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d008      	beq.n	8000eae <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d003      	beq.n	8000eae <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000eae:	6a3b      	ldr	r3, [r7, #32]
 8000eb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d008      	beq.n	8000eca <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d003      	beq.n	8000eca <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ec4:	f043 0302 	orr.w	r3, r3, #2
 8000ec8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000eca:	6a3b      	ldr	r3, [r7, #32]
 8000ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d008      	beq.n	8000ee6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d003      	beq.n	8000ee6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee0:	f043 0304 	orr.w	r3, r3, #4
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000ee6:	6a3b      	ldr	r3, [r7, #32]
 8000ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d043      	beq.n	8000f78 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d03e      	beq.n	8000f78 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000f00:	2b60      	cmp	r3, #96	@ 0x60
 8000f02:	d02b      	beq.n	8000f5c <HAL_CAN_IRQHandler+0x32a>
 8000f04:	2b60      	cmp	r3, #96	@ 0x60
 8000f06:	d82e      	bhi.n	8000f66 <HAL_CAN_IRQHandler+0x334>
 8000f08:	2b50      	cmp	r3, #80	@ 0x50
 8000f0a:	d022      	beq.n	8000f52 <HAL_CAN_IRQHandler+0x320>
 8000f0c:	2b50      	cmp	r3, #80	@ 0x50
 8000f0e:	d82a      	bhi.n	8000f66 <HAL_CAN_IRQHandler+0x334>
 8000f10:	2b40      	cmp	r3, #64	@ 0x40
 8000f12:	d019      	beq.n	8000f48 <HAL_CAN_IRQHandler+0x316>
 8000f14:	2b40      	cmp	r3, #64	@ 0x40
 8000f16:	d826      	bhi.n	8000f66 <HAL_CAN_IRQHandler+0x334>
 8000f18:	2b30      	cmp	r3, #48	@ 0x30
 8000f1a:	d010      	beq.n	8000f3e <HAL_CAN_IRQHandler+0x30c>
 8000f1c:	2b30      	cmp	r3, #48	@ 0x30
 8000f1e:	d822      	bhi.n	8000f66 <HAL_CAN_IRQHandler+0x334>
 8000f20:	2b10      	cmp	r3, #16
 8000f22:	d002      	beq.n	8000f2a <HAL_CAN_IRQHandler+0x2f8>
 8000f24:	2b20      	cmp	r3, #32
 8000f26:	d005      	beq.n	8000f34 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000f28:	e01d      	b.n	8000f66 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2c:	f043 0308 	orr.w	r3, r3, #8
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000f32:	e019      	b.n	8000f68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f36:	f043 0310 	orr.w	r3, r3, #16
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000f3c:	e014      	b.n	8000f68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f40:	f043 0320 	orr.w	r3, r3, #32
 8000f44:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000f46:	e00f      	b.n	8000f68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8000f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f4e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000f50:	e00a      	b.n	8000f68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8000f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f58:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000f5a:	e005      	b.n	8000f68 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000f64:	e000      	b.n	8000f68 <HAL_CAN_IRQHandler+0x336>
            break;
 8000f66:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	699a      	ldr	r2, [r3, #24]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8000f76:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2204      	movs	r2, #4
 8000f7e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d008      	beq.n	8000f98 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f000 f87c 	bl	8001090 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8000f98:	bf00      	nop
 8000f9a:	3728      	adds	r7, #40	@ 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8000fa8:	bf00      	nop
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 0307 	and.w	r3, r3, #7
 80010b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010b4:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <__NVIC_SetPriorityGrouping+0x44>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010c0:	4013      	ands	r3, r2
 80010c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010d6:	4a04      	ldr	r2, [pc, #16]	@ (80010e8 <__NVIC_SetPriorityGrouping+0x44>)
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	60d3      	str	r3, [r2, #12]
}
 80010dc:	bf00      	nop
 80010de:	3714      	adds	r7, #20
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f0:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <__NVIC_GetPriorityGrouping+0x18>)
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	0a1b      	lsrs	r3, r3, #8
 80010f6:	f003 0307 	and.w	r3, r3, #7
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001116:	2b00      	cmp	r3, #0
 8001118:	db0b      	blt.n	8001132 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	f003 021f 	and.w	r2, r3, #31
 8001120:	4907      	ldr	r1, [pc, #28]	@ (8001140 <__NVIC_EnableIRQ+0x38>)
 8001122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001126:	095b      	lsrs	r3, r3, #5
 8001128:	2001      	movs	r0, #1
 800112a:	fa00 f202 	lsl.w	r2, r0, r2
 800112e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000e100 	.word	0xe000e100

08001144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	6039      	str	r1, [r7, #0]
 800114e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001154:	2b00      	cmp	r3, #0
 8001156:	db0a      	blt.n	800116e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	490c      	ldr	r1, [pc, #48]	@ (8001190 <__NVIC_SetPriority+0x4c>)
 800115e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001162:	0112      	lsls	r2, r2, #4
 8001164:	b2d2      	uxtb	r2, r2
 8001166:	440b      	add	r3, r1
 8001168:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800116c:	e00a      	b.n	8001184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4908      	ldr	r1, [pc, #32]	@ (8001194 <__NVIC_SetPriority+0x50>)
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	f003 030f 	and.w	r3, r3, #15
 800117a:	3b04      	subs	r3, #4
 800117c:	0112      	lsls	r2, r2, #4
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	440b      	add	r3, r1
 8001182:	761a      	strb	r2, [r3, #24]
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	e000e100 	.word	0xe000e100
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001198:	b480      	push	{r7}
 800119a:	b089      	sub	sp, #36	@ 0x24
 800119c:	af00      	add	r7, sp, #0
 800119e:	60f8      	str	r0, [r7, #12]
 80011a0:	60b9      	str	r1, [r7, #8]
 80011a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f003 0307 	and.w	r3, r3, #7
 80011aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f1c3 0307 	rsb	r3, r3, #7
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	bf28      	it	cs
 80011b6:	2304      	movcs	r3, #4
 80011b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3304      	adds	r3, #4
 80011be:	2b06      	cmp	r3, #6
 80011c0:	d902      	bls.n	80011c8 <NVIC_EncodePriority+0x30>
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	3b03      	subs	r3, #3
 80011c6:	e000      	b.n	80011ca <NVIC_EncodePriority+0x32>
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43da      	mvns	r2, r3
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	401a      	ands	r2, r3
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ea:	43d9      	mvns	r1, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	4313      	orrs	r3, r2
         );
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3724      	adds	r7, #36	@ 0x24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
	...

08001200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3b01      	subs	r3, #1
 800120c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001210:	d301      	bcc.n	8001216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001212:	2301      	movs	r3, #1
 8001214:	e00f      	b.n	8001236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001216:	4a0a      	ldr	r2, [pc, #40]	@ (8001240 <SysTick_Config+0x40>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3b01      	subs	r3, #1
 800121c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800121e:	210f      	movs	r1, #15
 8001220:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001224:	f7ff ff8e 	bl	8001144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001228:	4b05      	ldr	r3, [pc, #20]	@ (8001240 <SysTick_Config+0x40>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800122e:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <SysTick_Config+0x40>)
 8001230:	2207      	movs	r2, #7
 8001232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	e000e010 	.word	0xe000e010

08001244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff ff29 	bl	80010a4 <__NVIC_SetPriorityGrouping>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b086      	sub	sp, #24
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
 8001266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800126c:	f7ff ff3e 	bl	80010ec <__NVIC_GetPriorityGrouping>
 8001270:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	68b9      	ldr	r1, [r7, #8]
 8001276:	6978      	ldr	r0, [r7, #20]
 8001278:	f7ff ff8e 	bl	8001198 <NVIC_EncodePriority>
 800127c:	4602      	mov	r2, r0
 800127e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001282:	4611      	mov	r1, r2
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff5d 	bl	8001144 <__NVIC_SetPriority>
}
 800128a:	bf00      	nop
 800128c:	3718      	adds	r7, #24
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	4603      	mov	r3, r0
 800129a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800129c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff31 	bl	8001108 <__NVIC_EnableIRQ>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff ffa2 	bl	8001200 <SysTick_Config>
 80012bc:	4603      	mov	r3, r0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b087      	sub	sp, #28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012d6:	e160      	b.n	800159a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	2101      	movs	r1, #1
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	fa01 f303 	lsl.w	r3, r1, r3
 80012e4:	4013      	ands	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f000 8152 	beq.w	8001594 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f003 0303 	and.w	r3, r3, #3
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d005      	beq.n	8001308 <HAL_GPIO_Init+0x40>
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 0303 	and.w	r3, r3, #3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d130      	bne.n	800136a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	2203      	movs	r2, #3
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	43db      	mvns	r3, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	68da      	ldr	r2, [r3, #12]
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	4313      	orrs	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800133e:	2201      	movs	r2, #1
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43db      	mvns	r3, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	091b      	lsrs	r3, r3, #4
 8001354:	f003 0201 	and.w	r2, r3, #1
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	fa02 f303 	lsl.w	r3, r2, r3
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f003 0303 	and.w	r3, r3, #3
 8001372:	2b03      	cmp	r3, #3
 8001374:	d017      	beq.n	80013a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	2203      	movs	r2, #3
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43db      	mvns	r3, r3
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	4013      	ands	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	689a      	ldr	r2, [r3, #8]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	4313      	orrs	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f003 0303 	and.w	r3, r3, #3
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d123      	bne.n	80013fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	08da      	lsrs	r2, r3, #3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3208      	adds	r2, #8
 80013ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	220f      	movs	r2, #15
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	691a      	ldr	r2, [r3, #16]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	f003 0307 	and.w	r3, r3, #7
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	08da      	lsrs	r2, r3, #3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	3208      	adds	r2, #8
 80013f4:	6939      	ldr	r1, [r7, #16]
 80013f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	2203      	movs	r2, #3
 8001406:	fa02 f303 	lsl.w	r3, r2, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	4013      	ands	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0203 	and.w	r2, r3, #3
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001436:	2b00      	cmp	r3, #0
 8001438:	f000 80ac 	beq.w	8001594 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143c:	4b5e      	ldr	r3, [pc, #376]	@ (80015b8 <HAL_GPIO_Init+0x2f0>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	4a5d      	ldr	r2, [pc, #372]	@ (80015b8 <HAL_GPIO_Init+0x2f0>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	6193      	str	r3, [r2, #24]
 8001448:	4b5b      	ldr	r3, [pc, #364]	@ (80015b8 <HAL_GPIO_Init+0x2f0>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001454:	4a59      	ldr	r2, [pc, #356]	@ (80015bc <HAL_GPIO_Init+0x2f4>)
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	089b      	lsrs	r3, r3, #2
 800145a:	3302      	adds	r3, #2
 800145c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001460:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	220f      	movs	r2, #15
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4013      	ands	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800147e:	d025      	beq.n	80014cc <HAL_GPIO_Init+0x204>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a4f      	ldr	r2, [pc, #316]	@ (80015c0 <HAL_GPIO_Init+0x2f8>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d01f      	beq.n	80014c8 <HAL_GPIO_Init+0x200>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a4e      	ldr	r2, [pc, #312]	@ (80015c4 <HAL_GPIO_Init+0x2fc>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d019      	beq.n	80014c4 <HAL_GPIO_Init+0x1fc>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4a4d      	ldr	r2, [pc, #308]	@ (80015c8 <HAL_GPIO_Init+0x300>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d013      	beq.n	80014c0 <HAL_GPIO_Init+0x1f8>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a4c      	ldr	r2, [pc, #304]	@ (80015cc <HAL_GPIO_Init+0x304>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d00d      	beq.n	80014bc <HAL_GPIO_Init+0x1f4>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a4b      	ldr	r2, [pc, #300]	@ (80015d0 <HAL_GPIO_Init+0x308>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d007      	beq.n	80014b8 <HAL_GPIO_Init+0x1f0>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a4a      	ldr	r2, [pc, #296]	@ (80015d4 <HAL_GPIO_Init+0x30c>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d101      	bne.n	80014b4 <HAL_GPIO_Init+0x1ec>
 80014b0:	2306      	movs	r3, #6
 80014b2:	e00c      	b.n	80014ce <HAL_GPIO_Init+0x206>
 80014b4:	2307      	movs	r3, #7
 80014b6:	e00a      	b.n	80014ce <HAL_GPIO_Init+0x206>
 80014b8:	2305      	movs	r3, #5
 80014ba:	e008      	b.n	80014ce <HAL_GPIO_Init+0x206>
 80014bc:	2304      	movs	r3, #4
 80014be:	e006      	b.n	80014ce <HAL_GPIO_Init+0x206>
 80014c0:	2303      	movs	r3, #3
 80014c2:	e004      	b.n	80014ce <HAL_GPIO_Init+0x206>
 80014c4:	2302      	movs	r3, #2
 80014c6:	e002      	b.n	80014ce <HAL_GPIO_Init+0x206>
 80014c8:	2301      	movs	r3, #1
 80014ca:	e000      	b.n	80014ce <HAL_GPIO_Init+0x206>
 80014cc:	2300      	movs	r3, #0
 80014ce:	697a      	ldr	r2, [r7, #20]
 80014d0:	f002 0203 	and.w	r2, r2, #3
 80014d4:	0092      	lsls	r2, r2, #2
 80014d6:	4093      	lsls	r3, r2
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	4313      	orrs	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014de:	4937      	ldr	r1, [pc, #220]	@ (80015bc <HAL_GPIO_Init+0x2f4>)
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	089b      	lsrs	r3, r3, #2
 80014e4:	3302      	adds	r3, #2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014ec:	4b3a      	ldr	r3, [pc, #232]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d003      	beq.n	8001510 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	4313      	orrs	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001510:	4a31      	ldr	r2, [pc, #196]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001516:	4b30      	ldr	r3, [pc, #192]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	43db      	mvns	r3, r3
 8001520:	693a      	ldr	r2, [r7, #16]
 8001522:	4013      	ands	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4313      	orrs	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800153a:	4a27      	ldr	r2, [pc, #156]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001540:	4b25      	ldr	r3, [pc, #148]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	43db      	mvns	r3, r3
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d003      	beq.n	8001564 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001564:	4a1c      	ldr	r2, [pc, #112]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800156a:	4b1b      	ldr	r3, [pc, #108]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	43db      	mvns	r3, r3
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	4013      	ands	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d003      	beq.n	800158e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	4313      	orrs	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800158e:	4a12      	ldr	r2, [pc, #72]	@ (80015d8 <HAL_GPIO_Init+0x310>)
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	3301      	adds	r3, #1
 8001598:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	fa22 f303 	lsr.w	r3, r2, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f47f ae97 	bne.w	80012d8 <HAL_GPIO_Init+0x10>
  }
}
 80015aa:	bf00      	nop
 80015ac:	bf00      	nop
 80015ae:	371c      	adds	r7, #28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40010000 	.word	0x40010000
 80015c0:	48000400 	.word	0x48000400
 80015c4:	48000800 	.word	0x48000800
 80015c8:	48000c00 	.word	0x48000c00
 80015cc:	48001000 	.word	0x48001000
 80015d0:	48001400 	.word	0x48001400
 80015d4:	48001800 	.word	0x48001800
 80015d8:	40010400 	.word	0x40010400

080015dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	460b      	mov	r3, r1
 80015e6:	807b      	strh	r3, [r7, #2]
 80015e8:	4613      	mov	r3, r2
 80015ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015ec:	787b      	ldrb	r3, [r7, #1]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015f2:	887a      	ldrh	r2, [r7, #2]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015f8:	e002      	b.n	8001600 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015fa:	887a      	ldrh	r2, [r7, #2]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001616:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001618:	695a      	ldr	r2, [r3, #20]
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	4013      	ands	r3, r2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d006      	beq.n	8001630 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001622:	4a05      	ldr	r2, [pc, #20]	@ (8001638 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001628:	88fb      	ldrh	r3, [r7, #6]
 800162a:	4618      	mov	r0, r3
 800162c:	f000 f806 	bl	800163c <HAL_GPIO_EXTI_Callback>
  }
}
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40010400 	.word	0x40010400

0800163c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
	...

08001654 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800165a:	af00      	add	r7, sp, #0
 800165c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001660:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001664:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001666:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800166a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d102      	bne.n	800167a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	f001 b80a 	b.w	800268e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800167a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800167e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b00      	cmp	r3, #0
 800168c:	f000 8161 	beq.w	8001952 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001690:	4bae      	ldr	r3, [pc, #696]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f003 030c 	and.w	r3, r3, #12
 8001698:	2b04      	cmp	r3, #4
 800169a:	d00c      	beq.n	80016b6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800169c:	4bab      	ldr	r3, [pc, #684]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f003 030c 	and.w	r3, r3, #12
 80016a4:	2b08      	cmp	r3, #8
 80016a6:	d157      	bne.n	8001758 <HAL_RCC_OscConfig+0x104>
 80016a8:	4ba8      	ldr	r3, [pc, #672]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80016b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016b4:	d150      	bne.n	8001758 <HAL_RCC_OscConfig+0x104>
 80016b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016ba:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016be:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80016c2:	fa93 f3a3 	rbit	r3, r3
 80016c6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80016ca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ce:	fab3 f383 	clz	r3, r3
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80016d6:	d802      	bhi.n	80016de <HAL_RCC_OscConfig+0x8a>
 80016d8:	4b9c      	ldr	r3, [pc, #624]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	e015      	b.n	800170a <HAL_RCC_OscConfig+0xb6>
 80016de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016e2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80016ea:	fa93 f3a3 	rbit	r3, r3
 80016ee:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80016f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016f6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80016fa:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80016fe:	fa93 f3a3 	rbit	r3, r3
 8001702:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001706:	4b91      	ldr	r3, [pc, #580]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 8001708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800170a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800170e:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001712:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001716:	fa92 f2a2 	rbit	r2, r2
 800171a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 800171e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001722:	fab2 f282 	clz	r2, r2
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	f042 0220 	orr.w	r2, r2, #32
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	f002 021f 	and.w	r2, r2, #31
 8001732:	2101      	movs	r1, #1
 8001734:	fa01 f202 	lsl.w	r2, r1, r2
 8001738:	4013      	ands	r3, r2
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 8108 	beq.w	8001950 <HAL_RCC_OscConfig+0x2fc>
 8001740:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001744:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	f040 80ff 	bne.w	8001950 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	f000 bf9b 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001758:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800175c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001768:	d106      	bne.n	8001778 <HAL_RCC_OscConfig+0x124>
 800176a:	4b78      	ldr	r3, [pc, #480]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a77      	ldr	r2, [pc, #476]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 8001770:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	e036      	b.n	80017e6 <HAL_RCC_OscConfig+0x192>
 8001778:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800177c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10c      	bne.n	80017a2 <HAL_RCC_OscConfig+0x14e>
 8001788:	4b70      	ldr	r3, [pc, #448]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a6f      	ldr	r2, [pc, #444]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 800178e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001792:	6013      	str	r3, [r2, #0]
 8001794:	4b6d      	ldr	r3, [pc, #436]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a6c      	ldr	r2, [pc, #432]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 800179a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	e021      	b.n	80017e6 <HAL_RCC_OscConfig+0x192>
 80017a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017b2:	d10c      	bne.n	80017ce <HAL_RCC_OscConfig+0x17a>
 80017b4:	4b65      	ldr	r3, [pc, #404]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a64      	ldr	r2, [pc, #400]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017be:	6013      	str	r3, [r2, #0]
 80017c0:	4b62      	ldr	r3, [pc, #392]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a61      	ldr	r2, [pc, #388]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ca:	6013      	str	r3, [r2, #0]
 80017cc:	e00b      	b.n	80017e6 <HAL_RCC_OscConfig+0x192>
 80017ce:	4b5f      	ldr	r3, [pc, #380]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a5e      	ldr	r2, [pc, #376]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	4b5c      	ldr	r3, [pc, #368]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a5b      	ldr	r2, [pc, #364]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80017e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017e4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017ea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d054      	beq.n	80018a0 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f6:	f7fe ffdd 	bl	80007b4 <HAL_GetTick>
 80017fa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017fe:	e00a      	b.n	8001816 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001800:	f7fe ffd8 	bl	80007b4 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b64      	cmp	r3, #100	@ 0x64
 800180e:	d902      	bls.n	8001816 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	f000 bf3c 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
 8001816:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800181a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800181e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001822:	fa93 f3a3 	rbit	r3, r3
 8001826:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800182a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182e:	fab3 f383 	clz	r3, r3
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b3f      	cmp	r3, #63	@ 0x3f
 8001836:	d802      	bhi.n	800183e <HAL_RCC_OscConfig+0x1ea>
 8001838:	4b44      	ldr	r3, [pc, #272]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	e015      	b.n	800186a <HAL_RCC_OscConfig+0x216>
 800183e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001842:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800184a:	fa93 f3a3 	rbit	r3, r3
 800184e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001852:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001856:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800185a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800185e:	fa93 f3a3 	rbit	r3, r3
 8001862:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001866:	4b39      	ldr	r3, [pc, #228]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 8001868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800186e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001872:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001876:	fa92 f2a2 	rbit	r2, r2
 800187a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800187e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001882:	fab2 f282 	clz	r2, r2
 8001886:	b2d2      	uxtb	r2, r2
 8001888:	f042 0220 	orr.w	r2, r2, #32
 800188c:	b2d2      	uxtb	r2, r2
 800188e:	f002 021f 	and.w	r2, r2, #31
 8001892:	2101      	movs	r1, #1
 8001894:	fa01 f202 	lsl.w	r2, r1, r2
 8001898:	4013      	ands	r3, r2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0b0      	beq.n	8001800 <HAL_RCC_OscConfig+0x1ac>
 800189e:	e058      	b.n	8001952 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a0:	f7fe ff88 	bl	80007b4 <HAL_GetTick>
 80018a4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018a8:	e00a      	b.n	80018c0 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018aa:	f7fe ff83 	bl	80007b4 <HAL_GetTick>
 80018ae:	4602      	mov	r2, r0
 80018b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b64      	cmp	r3, #100	@ 0x64
 80018b8:	d902      	bls.n	80018c0 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	f000 bee7 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
 80018c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018c4:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80018cc:	fa93 f3a3 	rbit	r3, r3
 80018d0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80018d4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d8:	fab3 f383 	clz	r3, r3
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	2b3f      	cmp	r3, #63	@ 0x3f
 80018e0:	d802      	bhi.n	80018e8 <HAL_RCC_OscConfig+0x294>
 80018e2:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	e015      	b.n	8001914 <HAL_RCC_OscConfig+0x2c0>
 80018e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80018ec:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80018f4:	fa93 f3a3 	rbit	r3, r3
 80018f8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80018fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001900:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001904:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001908:	fa93 f3a3 	rbit	r3, r3
 800190c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001910:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <HAL_RCC_OscConfig+0x2f8>)
 8001912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001914:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001918:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 800191c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001920:	fa92 f2a2 	rbit	r2, r2
 8001924:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001928:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800192c:	fab2 f282 	clz	r2, r2
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	f042 0220 	orr.w	r2, r2, #32
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	f002 021f 	and.w	r2, r2, #31
 800193c:	2101      	movs	r1, #1
 800193e:	fa01 f202 	lsl.w	r2, r1, r2
 8001942:	4013      	ands	r3, r2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1b0      	bne.n	80018aa <HAL_RCC_OscConfig+0x256>
 8001948:	e003      	b.n	8001952 <HAL_RCC_OscConfig+0x2fe>
 800194a:	bf00      	nop
 800194c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001952:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001956:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 816d 	beq.w	8001c42 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001968:	4bcd      	ldr	r3, [pc, #820]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 030c 	and.w	r3, r3, #12
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00c      	beq.n	800198e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001974:	4bca      	ldr	r3, [pc, #808]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 030c 	and.w	r3, r3, #12
 800197c:	2b08      	cmp	r3, #8
 800197e:	d16e      	bne.n	8001a5e <HAL_RCC_OscConfig+0x40a>
 8001980:	4bc7      	ldr	r3, [pc, #796]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001988:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800198c:	d167      	bne.n	8001a5e <HAL_RCC_OscConfig+0x40a>
 800198e:	2302      	movs	r3, #2
 8001990:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001994:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001998:	fa93 f3a3 	rbit	r3, r3
 800199c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80019a0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019a4:	fab3 f383 	clz	r3, r3
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80019ac:	d802      	bhi.n	80019b4 <HAL_RCC_OscConfig+0x360>
 80019ae:	4bbc      	ldr	r3, [pc, #752]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	e013      	b.n	80019dc <HAL_RCC_OscConfig+0x388>
 80019b4:	2302      	movs	r3, #2
 80019b6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ba:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80019be:	fa93 f3a3 	rbit	r3, r3
 80019c2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80019c6:	2302      	movs	r3, #2
 80019c8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80019cc:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80019d0:	fa93 f3a3 	rbit	r3, r3
 80019d4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80019d8:	4bb1      	ldr	r3, [pc, #708]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 80019da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019dc:	2202      	movs	r2, #2
 80019de:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80019e2:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80019e6:	fa92 f2a2 	rbit	r2, r2
 80019ea:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80019ee:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80019f2:	fab2 f282 	clz	r2, r2
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	f042 0220 	orr.w	r2, r2, #32
 80019fc:	b2d2      	uxtb	r2, r2
 80019fe:	f002 021f 	and.w	r2, r2, #31
 8001a02:	2101      	movs	r1, #1
 8001a04:	fa01 f202 	lsl.w	r2, r1, r2
 8001a08:	4013      	ands	r3, r2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00a      	beq.n	8001a24 <HAL_RCC_OscConfig+0x3d0>
 8001a0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a12:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d002      	beq.n	8001a24 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	f000 be35 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a24:	4b9e      	ldr	r3, [pc, #632]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a30:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	21f8      	movs	r1, #248	@ 0xf8
 8001a3a:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3e:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8001a42:	fa91 f1a1 	rbit	r1, r1
 8001a46:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8001a4a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001a4e:	fab1 f181 	clz	r1, r1
 8001a52:	b2c9      	uxtb	r1, r1
 8001a54:	408b      	lsls	r3, r1
 8001a56:	4992      	ldr	r1, [pc, #584]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5c:	e0f1      	b.n	8001c42 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 8083 	beq.w	8001b76 <HAL_RCC_OscConfig+0x522>
 8001a70:	2301      	movs	r3, #1
 8001a72:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001a7a:	fa93 f3a3 	rbit	r3, r3
 8001a7e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8001a82:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a86:	fab3 f383 	clz	r3, r3
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a90:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	461a      	mov	r2, r3
 8001a98:	2301      	movs	r3, #1
 8001a9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9c:	f7fe fe8a 	bl	80007b4 <HAL_GetTick>
 8001aa0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa4:	e00a      	b.n	8001abc <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001aa6:	f7fe fe85 	bl	80007b4 <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d902      	bls.n	8001abc <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	f000 bde9 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
 8001abc:	2302      	movs	r3, #2
 8001abe:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001ac6:	fa93 f3a3 	rbit	r3, r3
 8001aca:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001ace:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad2:	fab3 f383 	clz	r3, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ada:	d802      	bhi.n	8001ae2 <HAL_RCC_OscConfig+0x48e>
 8001adc:	4b70      	ldr	r3, [pc, #448]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	e013      	b.n	8001b0a <HAL_RCC_OscConfig+0x4b6>
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001aec:	fa93 f3a3 	rbit	r3, r3
 8001af0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001af4:	2302      	movs	r3, #2
 8001af6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001afa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001afe:	fa93 f3a3 	rbit	r3, r3
 8001b02:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001b06:	4b66      	ldr	r3, [pc, #408]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001b10:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001b14:	fa92 f2a2 	rbit	r2, r2
 8001b18:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001b1c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001b20:	fab2 f282 	clz	r2, r2
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	f042 0220 	orr.w	r2, r2, #32
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	f002 021f 	and.w	r2, r2, #31
 8001b30:	2101      	movs	r1, #1
 8001b32:	fa01 f202 	lsl.w	r2, r1, r2
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d0b4      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3c:	4b58      	ldr	r3, [pc, #352]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	21f8      	movs	r1, #248	@ 0xf8
 8001b52:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b56:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8001b5a:	fa91 f1a1 	rbit	r1, r1
 8001b5e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8001b62:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001b66:	fab1 f181 	clz	r1, r1
 8001b6a:	b2c9      	uxtb	r1, r1
 8001b6c:	408b      	lsls	r3, r1
 8001b6e:	494c      	ldr	r1, [pc, #304]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001b70:	4313      	orrs	r3, r2
 8001b72:	600b      	str	r3, [r1, #0]
 8001b74:	e065      	b.n	8001c42 <HAL_RCC_OscConfig+0x5ee>
 8001b76:	2301      	movs	r3, #1
 8001b78:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001b80:	fa93 f3a3 	rbit	r3, r3
 8001b84:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8001b88:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b8c:	fab3 f383 	clz	r3, r3
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001b96:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba2:	f7fe fe07 	bl	80007b4 <HAL_GetTick>
 8001ba6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001baa:	e00a      	b.n	8001bc2 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bac:	f7fe fe02 	bl	80007b4 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d902      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	f000 bd66 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001bd4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b3f      	cmp	r3, #63	@ 0x3f
 8001be0:	d802      	bhi.n	8001be8 <HAL_RCC_OscConfig+0x594>
 8001be2:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	e013      	b.n	8001c10 <HAL_RCC_OscConfig+0x5bc>
 8001be8:	2302      	movs	r3, #2
 8001bea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001bf2:	fa93 f3a3 	rbit	r3, r3
 8001bf6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001c00:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001c04:	fa93 f3a3 	rbit	r3, r3
 8001c08:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001c0c:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <HAL_RCC_OscConfig+0x64c>)
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	2202      	movs	r2, #2
 8001c12:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001c16:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001c1a:	fa92 f2a2 	rbit	r2, r2
 8001c1e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8001c22:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001c26:	fab2 f282 	clz	r2, r2
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	f042 0220 	orr.w	r2, r2, #32
 8001c30:	b2d2      	uxtb	r2, r2
 8001c32:	f002 021f 	and.w	r2, r2, #31
 8001c36:	2101      	movs	r1, #1
 8001c38:	fa01 f202 	lsl.w	r2, r1, r2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1b4      	bne.n	8001bac <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0308 	and.w	r3, r3, #8
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f000 8119 	beq.w	8001e8a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	695b      	ldr	r3, [r3, #20]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f000 8082 	beq.w	8001d6e <HAL_RCC_OscConfig+0x71a>
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001c74:	fa93 f3a3 	rbit	r3, r3
 8001c78:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8001c7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c80:	fab3 f383 	clz	r3, r3
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	461a      	mov	r2, r3
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_RCC_OscConfig+0x650>)
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	461a      	mov	r2, r3
 8001c90:	2301      	movs	r3, #1
 8001c92:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c94:	f7fe fd8e 	bl	80007b4 <HAL_GetTick>
 8001c98:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c9c:	e00f      	b.n	8001cbe <HAL_RCC_OscConfig+0x66a>
 8001c9e:	bf00      	nop
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca8:	f7fe fd84 	bl	80007b4 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d902      	bls.n	8001cbe <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	f000 bce8 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001cc8:	fa93 f2a3 	rbit	r2, r3
 8001ccc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cd0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001cde:	2202      	movs	r2, #2
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ce6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	fa93 f2a3 	rbit	r2, r3
 8001cf0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cfe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d02:	2202      	movs	r2, #2
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d0a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	fa93 f2a3 	rbit	r2, r3
 8001d14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d18:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d1c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d1e:	4bb0      	ldr	r3, [pc, #704]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001d20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d26:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	6019      	str	r1, [r3, #0]
 8001d2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d32:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	fa93 f1a3 	rbit	r1, r3
 8001d3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d40:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d44:	6019      	str	r1, [r3, #0]
  return result;
 8001d46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d4a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	fab3 f383 	clz	r3, r3
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	f003 031f 	and.w	r3, r3, #31
 8001d60:	2101      	movs	r1, #1
 8001d62:	fa01 f303 	lsl.w	r3, r1, r3
 8001d66:	4013      	ands	r3, r2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d09d      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x654>
 8001d6c:	e08d      	b.n	8001e8a <HAL_RCC_OscConfig+0x836>
 8001d6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d72:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001d76:	2201      	movs	r2, #1
 8001d78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d7e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	fa93 f2a3 	rbit	r2, r3
 8001d88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d8c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001d90:	601a      	str	r2, [r3, #0]
  return result;
 8001d92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d96:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001d9a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	461a      	mov	r2, r3
 8001da4:	4b8f      	ldr	r3, [pc, #572]	@ (8001fe4 <HAL_RCC_OscConfig+0x990>)
 8001da6:	4413      	add	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	461a      	mov	r2, r3
 8001dac:	2300      	movs	r3, #0
 8001dae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db0:	f7fe fd00 	bl	80007b4 <HAL_GetTick>
 8001db4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db8:	e00a      	b.n	8001dd0 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dba:	f7fe fcfb 	bl	80007b4 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d902      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	f000 bc5f 	b.w	800268e <HAL_RCC_OscConfig+0x103a>
 8001dd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dd4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001dd8:	2202      	movs	r2, #2
 8001dda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ddc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001de0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	fa93 f2a3 	rbit	r2, r3
 8001dea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001df8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	fa93 f2a3 	rbit	r2, r3
 8001e0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e12:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001e20:	2202      	movs	r2, #2
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e28:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	fa93 f2a3 	rbit	r2, r3
 8001e32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e36:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001e3a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e3c:	4b68      	ldr	r3, [pc, #416]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001e3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e44:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e48:	2102      	movs	r1, #2
 8001e4a:	6019      	str	r1, [r3, #0]
 8001e4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e50:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	fa93 f1a3 	rbit	r1, r3
 8001e5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e5e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001e62:	6019      	str	r1, [r3, #0]
  return result;
 8001e64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e68:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	4013      	ands	r3, r2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d197      	bne.n	8001dba <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 819c 	beq.w	80021d8 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea6:	4b4e      	ldr	r3, [pc, #312]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d116      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb2:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ebc:	61d3      	str	r3, [r2, #28]
 8001ebe:	4b48      	ldr	r3, [pc, #288]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001ec6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001eca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ed4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ed8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001eda:	2301      	movs	r3, #1
 8001edc:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ee0:	4b41      	ldr	r3, [pc, #260]	@ (8001fe8 <HAL_RCC_OscConfig+0x994>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11a      	bne.n	8001f22 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eec:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe8 <HAL_RCC_OscConfig+0x994>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a3d      	ldr	r2, [pc, #244]	@ (8001fe8 <HAL_RCC_OscConfig+0x994>)
 8001ef2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ef6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef8:	f7fe fc5c 	bl	80007b4 <HAL_GetTick>
 8001efc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f00:	e009      	b.n	8001f16 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f02:	f7fe fc57 	bl	80007b4 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b64      	cmp	r3, #100	@ 0x64
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e3bb      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f16:	4b34      	ldr	r3, [pc, #208]	@ (8001fe8 <HAL_RCC_OscConfig+0x994>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0ef      	beq.n	8001f02 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f26:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d106      	bne.n	8001f40 <HAL_RCC_OscConfig+0x8ec>
 8001f32:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f34:	6a1b      	ldr	r3, [r3, #32]
 8001f36:	4a2a      	ldr	r2, [pc, #168]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6213      	str	r3, [r2, #32]
 8001f3e:	e035      	b.n	8001fac <HAL_RCC_OscConfig+0x958>
 8001f40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d10c      	bne.n	8001f6a <HAL_RCC_OscConfig+0x916>
 8001f50:	4b23      	ldr	r3, [pc, #140]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f52:	6a1b      	ldr	r3, [r3, #32]
 8001f54:	4a22      	ldr	r2, [pc, #136]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f56:	f023 0301 	bic.w	r3, r3, #1
 8001f5a:	6213      	str	r3, [r2, #32]
 8001f5c:	4b20      	ldr	r3, [pc, #128]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f5e:	6a1b      	ldr	r3, [r3, #32]
 8001f60:	4a1f      	ldr	r2, [pc, #124]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f62:	f023 0304 	bic.w	r3, r3, #4
 8001f66:	6213      	str	r3, [r2, #32]
 8001f68:	e020      	b.n	8001fac <HAL_RCC_OscConfig+0x958>
 8001f6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f6e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2b05      	cmp	r3, #5
 8001f78:	d10c      	bne.n	8001f94 <HAL_RCC_OscConfig+0x940>
 8001f7a:	4b19      	ldr	r3, [pc, #100]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	4a18      	ldr	r2, [pc, #96]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f80:	f043 0304 	orr.w	r3, r3, #4
 8001f84:	6213      	str	r3, [r2, #32]
 8001f86:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	4a15      	ldr	r2, [pc, #84]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6213      	str	r3, [r2, #32]
 8001f92:	e00b      	b.n	8001fac <HAL_RCC_OscConfig+0x958>
 8001f94:	4b12      	ldr	r3, [pc, #72]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	4a11      	ldr	r2, [pc, #68]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001f9a:	f023 0301 	bic.w	r3, r3, #1
 8001f9e:	6213      	str	r3, [r2, #32]
 8001fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe0 <HAL_RCC_OscConfig+0x98c>)
 8001fa6:	f023 0304 	bic.w	r3, r3, #4
 8001faa:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fb0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	f000 8085 	beq.w	80020c8 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fbe:	f7fe fbf9 	bl	80007b4 <HAL_GetTick>
 8001fc2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc6:	e011      	b.n	8001fec <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fc8:	f7fe fbf4 	bl	80007b4 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d907      	bls.n	8001fec <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e356      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	10908120 	.word	0x10908120
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ff0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ffc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	fa93 f2a3 	rbit	r2, r3
 8002006:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800200a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002014:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002018:	2202      	movs	r2, #2
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002020:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	fa93 f2a3 	rbit	r2, r3
 800202a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800202e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002032:	601a      	str	r2, [r3, #0]
  return result;
 8002034:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002038:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800203c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800203e:	fab3 f383 	clz	r3, r3
 8002042:	b2db      	uxtb	r3, r3
 8002044:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d102      	bne.n	8002054 <HAL_RCC_OscConfig+0xa00>
 800204e:	4b98      	ldr	r3, [pc, #608]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	e013      	b.n	800207c <HAL_RCC_OscConfig+0xa28>
 8002054:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002058:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800205c:	2202      	movs	r2, #2
 800205e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002060:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002064:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	fa93 f2a3 	rbit	r2, r3
 800206e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002072:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	4b8d      	ldr	r3, [pc, #564]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 800207a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002080:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002084:	2102      	movs	r1, #2
 8002086:	6011      	str	r1, [r2, #0]
 8002088:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800208c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	fa92 f1a2 	rbit	r1, r2
 8002096:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800209a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800209e:	6011      	str	r1, [r2, #0]
  return result;
 80020a0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80020a4:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80020a8:	6812      	ldr	r2, [r2, #0]
 80020aa:	fab2 f282 	clz	r2, r2
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020b4:	b2d2      	uxtb	r2, r2
 80020b6:	f002 021f 	and.w	r2, r2, #31
 80020ba:	2101      	movs	r1, #1
 80020bc:	fa01 f202 	lsl.w	r2, r1, r2
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d080      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x974>
 80020c6:	e07d      	b.n	80021c4 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c8:	f7fe fb74 	bl	80007b4 <HAL_GetTick>
 80020cc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020d0:	e00b      	b.n	80020ea <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020d2:	f7fe fb6f 	bl	80007b4 <HAL_GetTick>
 80020d6:	4602      	mov	r2, r0
 80020d8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e2d1      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
 80020ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ee:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80020f2:	2202      	movs	r2, #2
 80020f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020fa:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	fa93 f2a3 	rbit	r2, r3
 8002104:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002108:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002112:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002116:	2202      	movs	r2, #2
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800211e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	fa93 f2a3 	rbit	r2, r3
 8002128:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800212c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002130:	601a      	str	r2, [r3, #0]
  return result;
 8002132:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002136:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800213a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213c:	fab3 f383 	clz	r3, r3
 8002140:	b2db      	uxtb	r3, r3
 8002142:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002146:	b2db      	uxtb	r3, r3
 8002148:	2b00      	cmp	r3, #0
 800214a:	d102      	bne.n	8002152 <HAL_RCC_OscConfig+0xafe>
 800214c:	4b58      	ldr	r3, [pc, #352]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	e013      	b.n	800217a <HAL_RCC_OscConfig+0xb26>
 8002152:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002156:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800215a:	2202      	movs	r2, #2
 800215c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002162:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	fa93 f2a3 	rbit	r2, r3
 800216c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002170:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	4b4e      	ldr	r3, [pc, #312]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 8002178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800217e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002182:	2102      	movs	r1, #2
 8002184:	6011      	str	r1, [r2, #0]
 8002186:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800218a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800218e:	6812      	ldr	r2, [r2, #0]
 8002190:	fa92 f1a2 	rbit	r1, r2
 8002194:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002198:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800219c:	6011      	str	r1, [r2, #0]
  return result;
 800219e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80021a2:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80021a6:	6812      	ldr	r2, [r2, #0]
 80021a8:	fab2 f282 	clz	r2, r2
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021b2:	b2d2      	uxtb	r2, r2
 80021b4:	f002 021f 	and.w	r2, r2, #31
 80021b8:	2101      	movs	r1, #1
 80021ba:	fa01 f202 	lsl.w	r2, r1, r2
 80021be:	4013      	ands	r3, r2
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d186      	bne.n	80020d2 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021c4:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d105      	bne.n	80021d8 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021cc:	4b38      	ldr	r3, [pc, #224]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 80021ce:	69db      	ldr	r3, [r3, #28]
 80021d0:	4a37      	ldr	r2, [pc, #220]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 80021d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021d6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021dc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 8251 	beq.w	800268c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021ea:	4b31      	ldr	r3, [pc, #196]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f003 030c 	and.w	r3, r3, #12
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	f000 820f 	beq.w	8002616 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	2b02      	cmp	r3, #2
 8002206:	f040 8165 	bne.w	80024d4 <HAL_RCC_OscConfig+0xe80>
 800220a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800220e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002212:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002216:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002218:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800221c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	fa93 f2a3 	rbit	r2, r3
 8002226:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800222a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800222e:	601a      	str	r2, [r3, #0]
  return result;
 8002230:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002234:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002238:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800223a:	fab3 f383 	clz	r3, r3
 800223e:	b2db      	uxtb	r3, r3
 8002240:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002244:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	461a      	mov	r2, r3
 800224c:	2300      	movs	r3, #0
 800224e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002250:	f7fe fab0 	bl	80007b4 <HAL_GetTick>
 8002254:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002258:	e009      	b.n	800226e <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800225a:	f7fe faab 	bl	80007b4 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e20f      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
 800226e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002272:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002276:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800227a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002280:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	fa93 f2a3 	rbit	r2, r3
 800228a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800228e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002292:	601a      	str	r2, [r3, #0]
  return result;
 8002294:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002298:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800229c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800229e:	fab3 f383 	clz	r3, r3
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80022a6:	d805      	bhi.n	80022b4 <HAL_RCC_OscConfig+0xc60>
 80022a8:	4b01      	ldr	r3, [pc, #4]	@ (80022b0 <HAL_RCC_OscConfig+0xc5c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	e02a      	b.n	8002304 <HAL_RCC_OscConfig+0xcb0>
 80022ae:	bf00      	nop
 80022b0:	40021000 	.word	0x40021000
 80022b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022b8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80022bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022c6:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	fa93 f2a3 	rbit	r2, r3
 80022d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022d4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022de:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80022e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022ec:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	fa93 f2a3 	rbit	r2, r3
 80022f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022fa:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	4bca      	ldr	r3, [pc, #808]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 8002302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002304:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002308:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800230c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002310:	6011      	str	r1, [r2, #0]
 8002312:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002316:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	fa92 f1a2 	rbit	r1, r2
 8002320:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002324:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002328:	6011      	str	r1, [r2, #0]
  return result;
 800232a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800232e:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	fab2 f282 	clz	r2, r2
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	f042 0220 	orr.w	r2, r2, #32
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	f002 021f 	and.w	r2, r2, #31
 8002344:	2101      	movs	r1, #1
 8002346:	fa01 f202 	lsl.w	r2, r1, r2
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d184      	bne.n	800225a <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002350:	4bb6      	ldr	r3, [pc, #728]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 8002352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002354:	f023 020f 	bic.w	r2, r3, #15
 8002358:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800235c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002364:	49b1      	ldr	r1, [pc, #708]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 8002366:	4313      	orrs	r3, r2
 8002368:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800236a:	4bb0      	ldr	r3, [pc, #704]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002372:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002376:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6a19      	ldr	r1, [r3, #32]
 800237e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002382:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	430b      	orrs	r3, r1
 800238c:	49a7      	ldr	r1, [pc, #668]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 800238e:	4313      	orrs	r3, r2
 8002390:	604b      	str	r3, [r1, #4]
 8002392:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002396:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800239a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800239e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023a4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	fa93 f2a3 	rbit	r2, r3
 80023ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023b2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80023b6:	601a      	str	r2, [r3, #0]
  return result;
 80023b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023bc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80023c0:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023c2:	fab3 f383 	clz	r3, r3
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80023cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	461a      	mov	r2, r3
 80023d4:	2301      	movs	r3, #1
 80023d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d8:	f7fe f9ec 	bl	80007b4 <HAL_GetTick>
 80023dc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023e0:	e009      	b.n	80023f6 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023e2:	f7fe f9e7 	bl	80007b4 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e14b      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
 80023f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023fa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80023fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002402:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002404:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002408:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	fa93 f2a3 	rbit	r2, r3
 8002412:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002416:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800241a:	601a      	str	r2, [r3, #0]
  return result;
 800241c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002420:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002424:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002426:	fab3 f383 	clz	r3, r3
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b3f      	cmp	r3, #63	@ 0x3f
 800242e:	d802      	bhi.n	8002436 <HAL_RCC_OscConfig+0xde2>
 8002430:	4b7e      	ldr	r3, [pc, #504]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	e027      	b.n	8002486 <HAL_RCC_OscConfig+0xe32>
 8002436:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800243a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800243e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002442:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002444:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002448:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	fa93 f2a3 	rbit	r2, r3
 8002452:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002456:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002460:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002464:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800246e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	fa93 f2a3 	rbit	r2, r3
 8002478:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800247c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	4b6a      	ldr	r3, [pc, #424]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 8002484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002486:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800248a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800248e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002492:	6011      	str	r1, [r2, #0]
 8002494:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002498:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	fa92 f1a2 	rbit	r1, r2
 80024a2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80024a6:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80024aa:	6011      	str	r1, [r2, #0]
  return result;
 80024ac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80024b0:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80024b4:	6812      	ldr	r2, [r2, #0]
 80024b6:	fab2 f282 	clz	r2, r2
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	f042 0220 	orr.w	r2, r2, #32
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	f002 021f 	and.w	r2, r2, #31
 80024c6:	2101      	movs	r1, #1
 80024c8:	fa01 f202 	lsl.w	r2, r1, r2
 80024cc:	4013      	ands	r3, r2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d087      	beq.n	80023e2 <HAL_RCC_OscConfig+0xd8e>
 80024d2:	e0db      	b.n	800268c <HAL_RCC_OscConfig+0x1038>
 80024d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80024dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80024e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	fa93 f2a3 	rbit	r2, r3
 80024f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024f4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80024f8:	601a      	str	r2, [r3, #0]
  return result;
 80024fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024fe:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002502:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002504:	fab3 f383 	clz	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800250e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	461a      	mov	r2, r3
 8002516:	2300      	movs	r3, #0
 8002518:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251a:	f7fe f94b 	bl	80007b4 <HAL_GetTick>
 800251e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002522:	e009      	b.n	8002538 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002524:	f7fe f946 	bl	80007b4 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e0aa      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
 8002538:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800253c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002540:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002544:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002546:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800254a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	fa93 f2a3 	rbit	r2, r3
 8002554:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002558:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800255c:	601a      	str	r2, [r3, #0]
  return result;
 800255e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002562:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002566:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002568:	fab3 f383 	clz	r3, r3
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002570:	d802      	bhi.n	8002578 <HAL_RCC_OscConfig+0xf24>
 8002572:	4b2e      	ldr	r3, [pc, #184]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	e027      	b.n	80025c8 <HAL_RCC_OscConfig+0xf74>
 8002578:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800257c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002580:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002584:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002586:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800258a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	fa93 f2a3 	rbit	r2, r3
 8002594:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002598:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025a2:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80025a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025b0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	fa93 f2a3 	rbit	r2, r3
 80025ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025be:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	4b19      	ldr	r3, [pc, #100]	@ (800262c <HAL_RCC_OscConfig+0xfd8>)
 80025c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025cc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80025d0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80025d4:	6011      	str	r1, [r2, #0]
 80025d6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025da:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80025de:	6812      	ldr	r2, [r2, #0]
 80025e0:	fa92 f1a2 	rbit	r1, r2
 80025e4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025e8:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80025ec:	6011      	str	r1, [r2, #0]
  return result;
 80025ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80025f2:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80025f6:	6812      	ldr	r2, [r2, #0]
 80025f8:	fab2 f282 	clz	r2, r2
 80025fc:	b2d2      	uxtb	r2, r2
 80025fe:	f042 0220 	orr.w	r2, r2, #32
 8002602:	b2d2      	uxtb	r2, r2
 8002604:	f002 021f 	and.w	r2, r2, #31
 8002608:	2101      	movs	r1, #1
 800260a:	fa01 f202 	lsl.w	r2, r1, r2
 800260e:	4013      	ands	r3, r2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d187      	bne.n	8002524 <HAL_RCC_OscConfig+0xed0>
 8002614:	e03a      	b.n	800268c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002616:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800261a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d104      	bne.n	8002630 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e031      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002630:	4b19      	ldr	r3, [pc, #100]	@ (8002698 <HAL_RCC_OscConfig+0x1044>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002638:	4b17      	ldr	r3, [pc, #92]	@ (8002698 <HAL_RCC_OscConfig+0x1044>)
 800263a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800263c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002640:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002644:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002648:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800264c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	429a      	cmp	r2, r3
 8002656:	d117      	bne.n	8002688 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002658:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800265c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002660:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002664:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800266c:	429a      	cmp	r2, r3
 800266e:	d10b      	bne.n	8002688 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002670:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002674:	f003 020f 	and.w	r2, r3, #15
 8002678:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800267c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002684:	429a      	cmp	r2, r3
 8002686:	d001      	beq.n	800268c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e000      	b.n	800268e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40021000 	.word	0x40021000

0800269c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b09e      	sub	sp, #120	@ 0x78
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e154      	b.n	800295e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026b4:	4b89      	ldr	r3, [pc, #548]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d910      	bls.n	80026e4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c2:	4b86      	ldr	r3, [pc, #536]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f023 0207 	bic.w	r2, r3, #7
 80026ca:	4984      	ldr	r1, [pc, #528]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d2:	4b82      	ldr	r3, [pc, #520]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0307 	and.w	r3, r3, #7
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d001      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e13c      	b.n	800295e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d008      	beq.n	8002702 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f0:	4b7b      	ldr	r3, [pc, #492]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	4978      	ldr	r1, [pc, #480]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	f000 80cd 	beq.w	80028aa <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d137      	bne.n	8002788 <HAL_RCC_ClockConfig+0xec>
 8002718:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800271c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002720:	fa93 f3a3 	rbit	r3, r3
 8002724:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002728:	fab3 f383 	clz	r3, r3
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002730:	d802      	bhi.n	8002738 <HAL_RCC_ClockConfig+0x9c>
 8002732:	4b6b      	ldr	r3, [pc, #428]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	e00f      	b.n	8002758 <HAL_RCC_ClockConfig+0xbc>
 8002738:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800273c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002740:	fa93 f3a3 	rbit	r3, r3
 8002744:	667b      	str	r3, [r7, #100]	@ 0x64
 8002746:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800274a:	663b      	str	r3, [r7, #96]	@ 0x60
 800274c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002754:	4b62      	ldr	r3, [pc, #392]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 8002756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002758:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800275c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800275e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002760:	fa92 f2a2 	rbit	r2, r2
 8002764:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002766:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002768:	fab2 f282 	clz	r2, r2
 800276c:	b2d2      	uxtb	r2, r2
 800276e:	f042 0220 	orr.w	r2, r2, #32
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	f002 021f 	and.w	r2, r2, #31
 8002778:	2101      	movs	r1, #1
 800277a:	fa01 f202 	lsl.w	r2, r1, r2
 800277e:	4013      	ands	r3, r2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d171      	bne.n	8002868 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0ea      	b.n	800295e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b02      	cmp	r3, #2
 800278e:	d137      	bne.n	8002800 <HAL_RCC_ClockConfig+0x164>
 8002790:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002794:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002796:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002798:	fa93 f3a3 	rbit	r3, r3
 800279c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800279e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a0:	fab3 f383 	clz	r3, r3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80027a8:	d802      	bhi.n	80027b0 <HAL_RCC_ClockConfig+0x114>
 80027aa:	4b4d      	ldr	r3, [pc, #308]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	e00f      	b.n	80027d0 <HAL_RCC_ClockConfig+0x134>
 80027b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027b8:	fa93 f3a3 	rbit	r3, r3
 80027bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80027be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80027c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027c6:	fa93 f3a3 	rbit	r3, r3
 80027ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027cc:	4b44      	ldr	r3, [pc, #272]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 80027ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027d4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80027d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80027d8:	fa92 f2a2 	rbit	r2, r2
 80027dc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80027de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80027e0:	fab2 f282 	clz	r2, r2
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	f042 0220 	orr.w	r2, r2, #32
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	f002 021f 	and.w	r2, r2, #31
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d135      	bne.n	8002868 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0ae      	b.n	800295e <HAL_RCC_ClockConfig+0x2c2>
 8002800:	2302      	movs	r3, #2
 8002802:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002806:	fa93 f3a3 	rbit	r3, r3
 800280a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800280c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800280e:	fab3 f383 	clz	r3, r3
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b3f      	cmp	r3, #63	@ 0x3f
 8002816:	d802      	bhi.n	800281e <HAL_RCC_ClockConfig+0x182>
 8002818:	4b31      	ldr	r3, [pc, #196]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	e00d      	b.n	800283a <HAL_RCC_ClockConfig+0x19e>
 800281e:	2302      	movs	r3, #2
 8002820:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002824:	fa93 f3a3 	rbit	r3, r3
 8002828:	627b      	str	r3, [r7, #36]	@ 0x24
 800282a:	2302      	movs	r3, #2
 800282c:	623b      	str	r3, [r7, #32]
 800282e:	6a3b      	ldr	r3, [r7, #32]
 8002830:	fa93 f3a3 	rbit	r3, r3
 8002834:	61fb      	str	r3, [r7, #28]
 8002836:	4b2a      	ldr	r3, [pc, #168]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 8002838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283a:	2202      	movs	r2, #2
 800283c:	61ba      	str	r2, [r7, #24]
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	fa92 f2a2 	rbit	r2, r2
 8002844:	617a      	str	r2, [r7, #20]
  return result;
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	fab2 f282 	clz	r2, r2
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	f042 0220 	orr.w	r2, r2, #32
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	f002 021f 	and.w	r2, r2, #31
 8002858:	2101      	movs	r1, #1
 800285a:	fa01 f202 	lsl.w	r2, r1, r2
 800285e:	4013      	ands	r3, r2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e07a      	b.n	800295e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002868:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f023 0203 	bic.w	r2, r3, #3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	491a      	ldr	r1, [pc, #104]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 8002876:	4313      	orrs	r3, r2
 8002878:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800287a:	f7fd ff9b 	bl	80007b4 <HAL_GetTick>
 800287e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002880:	e00a      	b.n	8002898 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002882:	f7fd ff97 	bl	80007b4 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002890:	4293      	cmp	r3, r2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e062      	b.n	800295e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002898:	4b11      	ldr	r3, [pc, #68]	@ (80028e0 <HAL_RCC_ClockConfig+0x244>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f003 020c 	and.w	r2, r3, #12
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d1eb      	bne.n	8002882 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028aa:	4b0c      	ldr	r3, [pc, #48]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d215      	bcs.n	80028e4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b8:	4b08      	ldr	r3, [pc, #32]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f023 0207 	bic.w	r2, r3, #7
 80028c0:	4906      	ldr	r1, [pc, #24]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c8:	4b04      	ldr	r3, [pc, #16]	@ (80028dc <HAL_RCC_ClockConfig+0x240>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0307 	and.w	r3, r3, #7
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d006      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e041      	b.n	800295e <HAL_RCC_ClockConfig+0x2c2>
 80028da:	bf00      	nop
 80028dc:	40022000 	.word	0x40022000
 80028e0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0304 	and.w	r3, r3, #4
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d008      	beq.n	8002902 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002968 <HAL_RCC_ClockConfig+0x2cc>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	491a      	ldr	r1, [pc, #104]	@ (8002968 <HAL_RCC_ClockConfig+0x2cc>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	2b00      	cmp	r3, #0
 800290c:	d009      	beq.n	8002922 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800290e:	4b16      	ldr	r3, [pc, #88]	@ (8002968 <HAL_RCC_ClockConfig+0x2cc>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	4912      	ldr	r1, [pc, #72]	@ (8002968 <HAL_RCC_ClockConfig+0x2cc>)
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002922:	f000 f829 	bl	8002978 <HAL_RCC_GetSysClockFreq>
 8002926:	4601      	mov	r1, r0
 8002928:	4b0f      	ldr	r3, [pc, #60]	@ (8002968 <HAL_RCC_ClockConfig+0x2cc>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002930:	22f0      	movs	r2, #240	@ 0xf0
 8002932:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	fa92 f2a2 	rbit	r2, r2
 800293a:	60fa      	str	r2, [r7, #12]
  return result;
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	fab2 f282 	clz	r2, r2
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	40d3      	lsrs	r3, r2
 8002946:	4a09      	ldr	r2, [pc, #36]	@ (800296c <HAL_RCC_ClockConfig+0x2d0>)
 8002948:	5cd3      	ldrb	r3, [r2, r3]
 800294a:	fa21 f303 	lsr.w	r3, r1, r3
 800294e:	4a08      	ldr	r2, [pc, #32]	@ (8002970 <HAL_RCC_ClockConfig+0x2d4>)
 8002950:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002952:	4b08      	ldr	r3, [pc, #32]	@ (8002974 <HAL_RCC_ClockConfig+0x2d8>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f7fd fee8 	bl	800072c <HAL_InitTick>
  
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3778      	adds	r7, #120	@ 0x78
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000
 800296c:	080037e4 	.word	0x080037e4
 8002970:	20000000 	.word	0x20000000
 8002974:	20000004 	.word	0x20000004

08002978 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	2300      	movs	r3, #0
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	2300      	movs	r3, #0
 8002988:	617b      	str	r3, [r7, #20]
 800298a:	2300      	movs	r3, #0
 800298c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800298e:	2300      	movs	r3, #0
 8002990:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002992:	4b1f      	ldr	r3, [pc, #124]	@ (8002a10 <HAL_RCC_GetSysClockFreq+0x98>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 030c 	and.w	r3, r3, #12
 800299e:	2b04      	cmp	r3, #4
 80029a0:	d002      	beq.n	80029a8 <HAL_RCC_GetSysClockFreq+0x30>
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d003      	beq.n	80029ae <HAL_RCC_GetSysClockFreq+0x36>
 80029a6:	e029      	b.n	80029fc <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x9c>)
 80029aa:	613b      	str	r3, [r7, #16]
      break;
 80029ac:	e029      	b.n	8002a02 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	0c9b      	lsrs	r3, r3, #18
 80029b2:	f003 030f 	and.w	r3, r3, #15
 80029b6:	4a18      	ldr	r2, [pc, #96]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029b8:	5cd3      	ldrb	r3, [r2, r3]
 80029ba:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80029bc:	4b14      	ldr	r3, [pc, #80]	@ (8002a10 <HAL_RCC_GetSysClockFreq+0x98>)
 80029be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c0:	f003 030f 	and.w	r3, r3, #15
 80029c4:	4a15      	ldr	r2, [pc, #84]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0xa4>)
 80029c6:	5cd3      	ldrb	r3, [r2, r3]
 80029c8:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d008      	beq.n	80029e6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029d4:	4a0f      	ldr	r2, [pc, #60]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x9c>)
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	fb02 f303 	mul.w	r3, r2, r3
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	e007      	b.n	80029f6 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80029e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x9c>)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	fb02 f303 	mul.w	r3, r2, r3
 80029f4:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	613b      	str	r3, [r7, #16]
      break;
 80029fa:	e002      	b.n	8002a02 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029fc:	4b05      	ldr	r3, [pc, #20]	@ (8002a14 <HAL_RCC_GetSysClockFreq+0x9c>)
 80029fe:	613b      	str	r3, [r7, #16]
      break;
 8002a00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a02:	693b      	ldr	r3, [r7, #16]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	371c      	adds	r7, #28
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	40021000 	.word	0x40021000
 8002a14:	007a1200 	.word	0x007a1200
 8002a18:	080037fc 	.word	0x080037fc
 8002a1c:	0800380c 	.word	0x0800380c

08002a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a24:	4b03      	ldr	r3, [pc, #12]	@ (8002a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000000 	.word	0x20000000

08002a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002a3e:	f7ff ffef 	bl	8002a20 <HAL_RCC_GetHCLKFreq>
 8002a42:	4601      	mov	r1, r0
 8002a44:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002a4c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002a50:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	fa92 f2a2 	rbit	r2, r2
 8002a58:	603a      	str	r2, [r7, #0]
  return result;
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	fab2 f282 	clz	r2, r2
 8002a60:	b2d2      	uxtb	r2, r2
 8002a62:	40d3      	lsrs	r3, r2
 8002a64:	4a04      	ldr	r2, [pc, #16]	@ (8002a78 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002a66:	5cd3      	ldrb	r3, [r2, r3]
 8002a68:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40021000 	.word	0x40021000
 8002a78:	080037f4 	.word	0x080037f4

08002a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002a82:	f7ff ffcd 	bl	8002a20 <HAL_RCC_GetHCLKFreq>
 8002a86:	4601      	mov	r1, r0
 8002a88:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002a90:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002a94:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	fa92 f2a2 	rbit	r2, r2
 8002a9c:	603a      	str	r2, [r7, #0]
  return result;
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	fab2 f282 	clz	r2, r2
 8002aa4:	b2d2      	uxtb	r2, r2
 8002aa6:	40d3      	lsrs	r3, r2
 8002aa8:	4a04      	ldr	r2, [pc, #16]	@ (8002abc <HAL_RCC_GetPCLK2Freq+0x40>)
 8002aaa:	5cd3      	ldrb	r3, [r2, r3]
 8002aac:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	080037f4 	.word	0x080037f4

08002ac0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b092      	sub	sp, #72	@ 0x48
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 80d2 	beq.w	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ae4:	4b4d      	ldr	r3, [pc, #308]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002ae6:	69db      	ldr	r3, [r3, #28]
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10e      	bne.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af0:	4b4a      	ldr	r3, [pc, #296]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	4a49      	ldr	r2, [pc, #292]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002af6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002afa:	61d3      	str	r3, [r2, #28]
 8002afc:	4b47      	ldr	r3, [pc, #284]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b04:	60bb      	str	r3, [r7, #8]
 8002b06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0e:	4b44      	ldr	r3, [pc, #272]	@ (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d118      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b1a:	4b41      	ldr	r3, [pc, #260]	@ (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a40      	ldr	r2, [pc, #256]	@ (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b24:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b26:	f7fd fe45 	bl	80007b4 <HAL_GetTick>
 8002b2a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b2c:	e008      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b2e:	f7fd fe41 	bl	80007b4 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b64      	cmp	r3, #100	@ 0x64
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e1d4      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b40:	4b37      	ldr	r3, [pc, #220]	@ (8002c20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0f0      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b4c:	4b33      	ldr	r3, [pc, #204]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 8082 	beq.w	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b66:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d07a      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b7a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b7e:	fa93 f3a3 	rbit	r3, r3
 8002b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b86:	fab3 f383 	clz	r3, r3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4b25      	ldr	r3, [pc, #148]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	461a      	mov	r2, r3
 8002b96:	2301      	movs	r3, #1
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba2:	fa93 f3a3 	rbit	r3, r3
 8002ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002baa:	fab3 f383 	clz	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bb4:	4413      	add	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	461a      	mov	r2, r3
 8002bba:	2300      	movs	r3, #0
 8002bbc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002bbe:	4a17      	ldr	r2, [pc, #92]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002bc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bc2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d049      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bce:	f7fd fdf1 	bl	80007b4 <HAL_GetTick>
 8002bd2:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bd4:	e00a      	b.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd6:	f7fd fded 	bl	80007b4 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d901      	bls.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e17e      	b.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8002bec:	2302      	movs	r3, #2
 8002bee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf2:	fa93 f3a3 	rbit	r3, r3
 8002bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	623b      	str	r3, [r7, #32]
 8002bfc:	6a3b      	ldr	r3, [r7, #32]
 8002bfe:	fa93 f3a3 	rbit	r3, r3
 8002c02:	61fb      	str	r3, [r7, #28]
  return result;
 8002c04:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c06:	fab3 f383 	clz	r3, r3
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d108      	bne.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002c16:	4b01      	ldr	r3, [pc, #4]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	e00d      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	40007000 	.word	0x40007000
 8002c24:	10908100 	.word	0x10908100
 8002c28:	2302      	movs	r3, #2
 8002c2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	fa93 f3a3 	rbit	r3, r3
 8002c32:	617b      	str	r3, [r7, #20]
 8002c34:	4b9a      	ldr	r3, [pc, #616]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	2202      	movs	r2, #2
 8002c3a:	613a      	str	r2, [r7, #16]
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	fa92 f2a2 	rbit	r2, r2
 8002c42:	60fa      	str	r2, [r7, #12]
  return result;
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	fab2 f282 	clz	r2, r2
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	f002 021f 	and.w	r2, r2, #31
 8002c56:	2101      	movs	r1, #1
 8002c58:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0b9      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002c62:	4b8f      	ldr	r3, [pc, #572]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	498c      	ldr	r1, [pc, #560]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d105      	bne.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c7c:	4b88      	ldr	r3, [pc, #544]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c7e:	69db      	ldr	r3, [r3, #28]
 8002c80:	4a87      	ldr	r2, [pc, #540]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d008      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c94:	4b82      	ldr	r3, [pc, #520]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c98:	f023 0203 	bic.w	r2, r3, #3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	497f      	ldr	r1, [pc, #508]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d008      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cb2:	4b7b      	ldr	r3, [pc, #492]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	4978      	ldr	r1, [pc, #480]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0304 	and.w	r3, r3, #4
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cd0:	4b73      	ldr	r3, [pc, #460]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	4970      	ldr	r1, [pc, #448]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0320 	and.w	r3, r3, #32
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d008      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cee:	4b6c      	ldr	r3, [pc, #432]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	f023 0210 	bic.w	r2, r3, #16
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	4969      	ldr	r1, [pc, #420]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d008      	beq.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002d0c:	4b64      	ldr	r3, [pc, #400]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d18:	4961      	ldr	r1, [pc, #388]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d008      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d2a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2e:	f023 0220 	bic.w	r2, r3, #32
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	495a      	ldr	r1, [pc, #360]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d008      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d48:	4b55      	ldr	r3, [pc, #340]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	4952      	ldr	r1, [pc, #328]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0308 	and.w	r3, r3, #8
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d008      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d66:	4b4e      	ldr	r3, [pc, #312]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	494b      	ldr	r1, [pc, #300]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0310 	and.w	r3, r3, #16
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d008      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d84:	4b46      	ldr	r3, [pc, #280]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d88:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	4943      	ldr	r1, [pc, #268]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d008      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002da2:	4b3f      	ldr	r3, [pc, #252]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	493c      	ldr	r1, [pc, #240]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d008      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002dc0:	4b37      	ldr	r3, [pc, #220]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc4:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dcc:	4934      	ldr	r1, [pc, #208]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d008      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002dde:	4b30      	ldr	r3, [pc, #192]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de2:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dea:	492d      	ldr	r1, [pc, #180]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d008      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002dfc:	4b28      	ldr	r3, [pc, #160]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e08:	4925      	ldr	r1, [pc, #148]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d008      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002e1a:	4b21      	ldr	r3, [pc, #132]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e26:	491e      	ldr	r1, [pc, #120]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d008      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002e38:	4b19      	ldr	r3, [pc, #100]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e44:	4916      	ldr	r1, [pc, #88]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d008      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002e56:	4b12      	ldr	r3, [pc, #72]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e62:	490f      	ldr	r1, [pc, #60]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d008      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002e74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e78:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e80:	4907      	ldr	r1, [pc, #28]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00c      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002e92:	4b03      	ldr	r3, [pc, #12]	@ (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e96:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	e002      	b.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002e9e:	bf00      	nop
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ea6:	4913      	ldr	r1, [pc, #76]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d008      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec4:	490b      	ldr	r1, [pc, #44]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d008      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002ed6:	4b07      	ldr	r3, [pc, #28]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eda:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ee2:	4904      	ldr	r1, [pc, #16]	@ (8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3748      	adds	r7, #72	@ 0x48
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40021000 	.word	0x40021000

08002ef8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e040      	b.n	8002f8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d106      	bne.n	8002f20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7fd fb30 	bl	8000580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2224      	movs	r2, #36	@ 0x24
 8002f24:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0201 	bic.w	r2, r2, #1
 8002f34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f9fc 	bl	800333c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 f825 	bl	8002f94 <UART_SetConfig>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d101      	bne.n	8002f54 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e01b      	b.n	8002f8c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0201 	orr.w	r2, r2, #1
 8002f82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f000 fa7b 	bl	8003480 <UART_CheckIdleState>
 8002f8a:	4603      	mov	r3, r0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	4b92      	ldr	r3, [pc, #584]	@ (8003208 <UART_SetConfig+0x274>)
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6812      	ldr	r2, [r2, #0]
 8002fc6:	6979      	ldr	r1, [r7, #20]
 8002fc8:	430b      	orrs	r3, r1
 8002fca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	430a      	orrs	r2, r1
 8003004:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a80      	ldr	r2, [pc, #512]	@ (800320c <UART_SetConfig+0x278>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d120      	bne.n	8003052 <UART_SetConfig+0xbe>
 8003010:	4b7f      	ldr	r3, [pc, #508]	@ (8003210 <UART_SetConfig+0x27c>)
 8003012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003014:	f003 0303 	and.w	r3, r3, #3
 8003018:	2b03      	cmp	r3, #3
 800301a:	d817      	bhi.n	800304c <UART_SetConfig+0xb8>
 800301c:	a201      	add	r2, pc, #4	@ (adr r2, 8003024 <UART_SetConfig+0x90>)
 800301e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003022:	bf00      	nop
 8003024:	08003035 	.word	0x08003035
 8003028:	08003041 	.word	0x08003041
 800302c:	08003047 	.word	0x08003047
 8003030:	0800303b 	.word	0x0800303b
 8003034:	2301      	movs	r3, #1
 8003036:	77fb      	strb	r3, [r7, #31]
 8003038:	e0b5      	b.n	80031a6 <UART_SetConfig+0x212>
 800303a:	2302      	movs	r3, #2
 800303c:	77fb      	strb	r3, [r7, #31]
 800303e:	e0b2      	b.n	80031a6 <UART_SetConfig+0x212>
 8003040:	2304      	movs	r3, #4
 8003042:	77fb      	strb	r3, [r7, #31]
 8003044:	e0af      	b.n	80031a6 <UART_SetConfig+0x212>
 8003046:	2308      	movs	r3, #8
 8003048:	77fb      	strb	r3, [r7, #31]
 800304a:	e0ac      	b.n	80031a6 <UART_SetConfig+0x212>
 800304c:	2310      	movs	r3, #16
 800304e:	77fb      	strb	r3, [r7, #31]
 8003050:	e0a9      	b.n	80031a6 <UART_SetConfig+0x212>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a6f      	ldr	r2, [pc, #444]	@ (8003214 <UART_SetConfig+0x280>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d124      	bne.n	80030a6 <UART_SetConfig+0x112>
 800305c:	4b6c      	ldr	r3, [pc, #432]	@ (8003210 <UART_SetConfig+0x27c>)
 800305e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003060:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003064:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003068:	d011      	beq.n	800308e <UART_SetConfig+0xfa>
 800306a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800306e:	d817      	bhi.n	80030a0 <UART_SetConfig+0x10c>
 8003070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003074:	d011      	beq.n	800309a <UART_SetConfig+0x106>
 8003076:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800307a:	d811      	bhi.n	80030a0 <UART_SetConfig+0x10c>
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <UART_SetConfig+0xf4>
 8003080:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003084:	d006      	beq.n	8003094 <UART_SetConfig+0x100>
 8003086:	e00b      	b.n	80030a0 <UART_SetConfig+0x10c>
 8003088:	2300      	movs	r3, #0
 800308a:	77fb      	strb	r3, [r7, #31]
 800308c:	e08b      	b.n	80031a6 <UART_SetConfig+0x212>
 800308e:	2302      	movs	r3, #2
 8003090:	77fb      	strb	r3, [r7, #31]
 8003092:	e088      	b.n	80031a6 <UART_SetConfig+0x212>
 8003094:	2304      	movs	r3, #4
 8003096:	77fb      	strb	r3, [r7, #31]
 8003098:	e085      	b.n	80031a6 <UART_SetConfig+0x212>
 800309a:	2308      	movs	r3, #8
 800309c:	77fb      	strb	r3, [r7, #31]
 800309e:	e082      	b.n	80031a6 <UART_SetConfig+0x212>
 80030a0:	2310      	movs	r3, #16
 80030a2:	77fb      	strb	r3, [r7, #31]
 80030a4:	e07f      	b.n	80031a6 <UART_SetConfig+0x212>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a5b      	ldr	r2, [pc, #364]	@ (8003218 <UART_SetConfig+0x284>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d124      	bne.n	80030fa <UART_SetConfig+0x166>
 80030b0:	4b57      	ldr	r3, [pc, #348]	@ (8003210 <UART_SetConfig+0x27c>)
 80030b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80030b8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80030bc:	d011      	beq.n	80030e2 <UART_SetConfig+0x14e>
 80030be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80030c2:	d817      	bhi.n	80030f4 <UART_SetConfig+0x160>
 80030c4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80030c8:	d011      	beq.n	80030ee <UART_SetConfig+0x15a>
 80030ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80030ce:	d811      	bhi.n	80030f4 <UART_SetConfig+0x160>
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <UART_SetConfig+0x148>
 80030d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030d8:	d006      	beq.n	80030e8 <UART_SetConfig+0x154>
 80030da:	e00b      	b.n	80030f4 <UART_SetConfig+0x160>
 80030dc:	2300      	movs	r3, #0
 80030de:	77fb      	strb	r3, [r7, #31]
 80030e0:	e061      	b.n	80031a6 <UART_SetConfig+0x212>
 80030e2:	2302      	movs	r3, #2
 80030e4:	77fb      	strb	r3, [r7, #31]
 80030e6:	e05e      	b.n	80031a6 <UART_SetConfig+0x212>
 80030e8:	2304      	movs	r3, #4
 80030ea:	77fb      	strb	r3, [r7, #31]
 80030ec:	e05b      	b.n	80031a6 <UART_SetConfig+0x212>
 80030ee:	2308      	movs	r3, #8
 80030f0:	77fb      	strb	r3, [r7, #31]
 80030f2:	e058      	b.n	80031a6 <UART_SetConfig+0x212>
 80030f4:	2310      	movs	r3, #16
 80030f6:	77fb      	strb	r3, [r7, #31]
 80030f8:	e055      	b.n	80031a6 <UART_SetConfig+0x212>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a47      	ldr	r2, [pc, #284]	@ (800321c <UART_SetConfig+0x288>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d124      	bne.n	800314e <UART_SetConfig+0x1ba>
 8003104:	4b42      	ldr	r3, [pc, #264]	@ (8003210 <UART_SetConfig+0x27c>)
 8003106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003108:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800310c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003110:	d011      	beq.n	8003136 <UART_SetConfig+0x1a2>
 8003112:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003116:	d817      	bhi.n	8003148 <UART_SetConfig+0x1b4>
 8003118:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800311c:	d011      	beq.n	8003142 <UART_SetConfig+0x1ae>
 800311e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003122:	d811      	bhi.n	8003148 <UART_SetConfig+0x1b4>
 8003124:	2b00      	cmp	r3, #0
 8003126:	d003      	beq.n	8003130 <UART_SetConfig+0x19c>
 8003128:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800312c:	d006      	beq.n	800313c <UART_SetConfig+0x1a8>
 800312e:	e00b      	b.n	8003148 <UART_SetConfig+0x1b4>
 8003130:	2300      	movs	r3, #0
 8003132:	77fb      	strb	r3, [r7, #31]
 8003134:	e037      	b.n	80031a6 <UART_SetConfig+0x212>
 8003136:	2302      	movs	r3, #2
 8003138:	77fb      	strb	r3, [r7, #31]
 800313a:	e034      	b.n	80031a6 <UART_SetConfig+0x212>
 800313c:	2304      	movs	r3, #4
 800313e:	77fb      	strb	r3, [r7, #31]
 8003140:	e031      	b.n	80031a6 <UART_SetConfig+0x212>
 8003142:	2308      	movs	r3, #8
 8003144:	77fb      	strb	r3, [r7, #31]
 8003146:	e02e      	b.n	80031a6 <UART_SetConfig+0x212>
 8003148:	2310      	movs	r3, #16
 800314a:	77fb      	strb	r3, [r7, #31]
 800314c:	e02b      	b.n	80031a6 <UART_SetConfig+0x212>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a33      	ldr	r2, [pc, #204]	@ (8003220 <UART_SetConfig+0x28c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d124      	bne.n	80031a2 <UART_SetConfig+0x20e>
 8003158:	4b2d      	ldr	r3, [pc, #180]	@ (8003210 <UART_SetConfig+0x27c>)
 800315a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003160:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003164:	d011      	beq.n	800318a <UART_SetConfig+0x1f6>
 8003166:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800316a:	d817      	bhi.n	800319c <UART_SetConfig+0x208>
 800316c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003170:	d011      	beq.n	8003196 <UART_SetConfig+0x202>
 8003172:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003176:	d811      	bhi.n	800319c <UART_SetConfig+0x208>
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <UART_SetConfig+0x1f0>
 800317c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003180:	d006      	beq.n	8003190 <UART_SetConfig+0x1fc>
 8003182:	e00b      	b.n	800319c <UART_SetConfig+0x208>
 8003184:	2300      	movs	r3, #0
 8003186:	77fb      	strb	r3, [r7, #31]
 8003188:	e00d      	b.n	80031a6 <UART_SetConfig+0x212>
 800318a:	2302      	movs	r3, #2
 800318c:	77fb      	strb	r3, [r7, #31]
 800318e:	e00a      	b.n	80031a6 <UART_SetConfig+0x212>
 8003190:	2304      	movs	r3, #4
 8003192:	77fb      	strb	r3, [r7, #31]
 8003194:	e007      	b.n	80031a6 <UART_SetConfig+0x212>
 8003196:	2308      	movs	r3, #8
 8003198:	77fb      	strb	r3, [r7, #31]
 800319a:	e004      	b.n	80031a6 <UART_SetConfig+0x212>
 800319c:	2310      	movs	r3, #16
 800319e:	77fb      	strb	r3, [r7, #31]
 80031a0:	e001      	b.n	80031a6 <UART_SetConfig+0x212>
 80031a2:	2310      	movs	r3, #16
 80031a4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ae:	d16b      	bne.n	8003288 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80031b0:	7ffb      	ldrb	r3, [r7, #31]
 80031b2:	2b08      	cmp	r3, #8
 80031b4:	d838      	bhi.n	8003228 <UART_SetConfig+0x294>
 80031b6:	a201      	add	r2, pc, #4	@ (adr r2, 80031bc <UART_SetConfig+0x228>)
 80031b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031bc:	080031e1 	.word	0x080031e1
 80031c0:	080031e9 	.word	0x080031e9
 80031c4:	080031f1 	.word	0x080031f1
 80031c8:	08003229 	.word	0x08003229
 80031cc:	080031f7 	.word	0x080031f7
 80031d0:	08003229 	.word	0x08003229
 80031d4:	08003229 	.word	0x08003229
 80031d8:	08003229 	.word	0x08003229
 80031dc:	080031ff 	.word	0x080031ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031e0:	f7ff fc2a 	bl	8002a38 <HAL_RCC_GetPCLK1Freq>
 80031e4:	61b8      	str	r0, [r7, #24]
        break;
 80031e6:	e024      	b.n	8003232 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031e8:	f7ff fc48 	bl	8002a7c <HAL_RCC_GetPCLK2Freq>
 80031ec:	61b8      	str	r0, [r7, #24]
        break;
 80031ee:	e020      	b.n	8003232 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003224 <UART_SetConfig+0x290>)
 80031f2:	61bb      	str	r3, [r7, #24]
        break;
 80031f4:	e01d      	b.n	8003232 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f6:	f7ff fbbf 	bl	8002978 <HAL_RCC_GetSysClockFreq>
 80031fa:	61b8      	str	r0, [r7, #24]
        break;
 80031fc:	e019      	b.n	8003232 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003202:	61bb      	str	r3, [r7, #24]
        break;
 8003204:	e015      	b.n	8003232 <UART_SetConfig+0x29e>
 8003206:	bf00      	nop
 8003208:	efff69f3 	.word	0xefff69f3
 800320c:	40013800 	.word	0x40013800
 8003210:	40021000 	.word	0x40021000
 8003214:	40004400 	.word	0x40004400
 8003218:	40004800 	.word	0x40004800
 800321c:	40004c00 	.word	0x40004c00
 8003220:	40005000 	.word	0x40005000
 8003224:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003228:	2300      	movs	r3, #0
 800322a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	77bb      	strb	r3, [r7, #30]
        break;
 8003230:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d073      	beq.n	8003320 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	005a      	lsls	r2, r3, #1
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	085b      	lsrs	r3, r3, #1
 8003242:	441a      	add	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	fbb2 f3f3 	udiv	r3, r2, r3
 800324c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b0f      	cmp	r3, #15
 8003252:	d916      	bls.n	8003282 <UART_SetConfig+0x2ee>
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800325a:	d212      	bcs.n	8003282 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	b29b      	uxth	r3, r3
 8003260:	f023 030f 	bic.w	r3, r3, #15
 8003264:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	085b      	lsrs	r3, r3, #1
 800326a:	b29b      	uxth	r3, r3
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	b29a      	uxth	r2, r3
 8003272:	89fb      	ldrh	r3, [r7, #14]
 8003274:	4313      	orrs	r3, r2
 8003276:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	89fa      	ldrh	r2, [r7, #14]
 800327e:	60da      	str	r2, [r3, #12]
 8003280:	e04e      	b.n	8003320 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	77bb      	strb	r3, [r7, #30]
 8003286:	e04b      	b.n	8003320 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003288:	7ffb      	ldrb	r3, [r7, #31]
 800328a:	2b08      	cmp	r3, #8
 800328c:	d827      	bhi.n	80032de <UART_SetConfig+0x34a>
 800328e:	a201      	add	r2, pc, #4	@ (adr r2, 8003294 <UART_SetConfig+0x300>)
 8003290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003294:	080032b9 	.word	0x080032b9
 8003298:	080032c1 	.word	0x080032c1
 800329c:	080032c9 	.word	0x080032c9
 80032a0:	080032df 	.word	0x080032df
 80032a4:	080032cf 	.word	0x080032cf
 80032a8:	080032df 	.word	0x080032df
 80032ac:	080032df 	.word	0x080032df
 80032b0:	080032df 	.word	0x080032df
 80032b4:	080032d7 	.word	0x080032d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032b8:	f7ff fbbe 	bl	8002a38 <HAL_RCC_GetPCLK1Freq>
 80032bc:	61b8      	str	r0, [r7, #24]
        break;
 80032be:	e013      	b.n	80032e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80032c0:	f7ff fbdc 	bl	8002a7c <HAL_RCC_GetPCLK2Freq>
 80032c4:	61b8      	str	r0, [r7, #24]
        break;
 80032c6:	e00f      	b.n	80032e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003338 <UART_SetConfig+0x3a4>)
 80032ca:	61bb      	str	r3, [r7, #24]
        break;
 80032cc:	e00c      	b.n	80032e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ce:	f7ff fb53 	bl	8002978 <HAL_RCC_GetSysClockFreq>
 80032d2:	61b8      	str	r0, [r7, #24]
        break;
 80032d4:	e008      	b.n	80032e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032da:	61bb      	str	r3, [r7, #24]
        break;
 80032dc:	e004      	b.n	80032e8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80032de:	2300      	movs	r3, #0
 80032e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	77bb      	strb	r3, [r7, #30]
        break;
 80032e6:	bf00      	nop
    }

    if (pclk != 0U)
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d018      	beq.n	8003320 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	085a      	lsrs	r2, r3, #1
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	441a      	add	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003300:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	2b0f      	cmp	r3, #15
 8003306:	d909      	bls.n	800331c <UART_SetConfig+0x388>
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800330e:	d205      	bcs.n	800331c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	b29a      	uxth	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	e001      	b.n	8003320 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800332c:	7fbb      	ldrb	r3, [r7, #30]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3720      	adds	r7, #32
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	007a1200 	.word	0x007a1200

0800333c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00a      	beq.n	8003366 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00a      	beq.n	8003388 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d00a      	beq.n	80033aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ae:	f003 0304 	and.w	r3, r3, #4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00a      	beq.n	80033cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d0:	f003 0310 	and.w	r3, r3, #16
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00a      	beq.n	80033ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f2:	f003 0320 	and.w	r3, r3, #32
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00a      	beq.n	8003410 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003418:	2b00      	cmp	r3, #0
 800341a:	d01a      	beq.n	8003452 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003436:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800343a:	d10a      	bne.n	8003452 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	605a      	str	r2, [r3, #4]
  }
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b098      	sub	sp, #96	@ 0x60
 8003484:	af02      	add	r7, sp, #8
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003490:	f7fd f990 	bl	80007b4 <HAL_GetTick>
 8003494:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0308 	and.w	r3, r3, #8
 80034a0:	2b08      	cmp	r3, #8
 80034a2:	d12e      	bne.n	8003502 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ac:	2200      	movs	r2, #0
 80034ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f88c 	bl	80035d0 <UART_WaitOnFlagUntilTimeout>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d021      	beq.n	8003502 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034c6:	e853 3f00 	ldrex	r3, [r3]
 80034ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	461a      	mov	r2, r3
 80034da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80034de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034e4:	e841 2300 	strex	r3, r2, [r1]
 80034e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1e6      	bne.n	80034be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2220      	movs	r2, #32
 80034f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e062      	b.n	80035c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b04      	cmp	r3, #4
 800350e:	d149      	bne.n	80035a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003510:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003514:	9300      	str	r3, [sp, #0]
 8003516:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003518:	2200      	movs	r2, #0
 800351a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f856 	bl	80035d0 <UART_WaitOnFlagUntilTimeout>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d03c      	beq.n	80035a4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003532:	e853 3f00 	ldrex	r3, [r3]
 8003536:	623b      	str	r3, [r7, #32]
   return(result);
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800353e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	461a      	mov	r2, r3
 8003546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003548:	633b      	str	r3, [r7, #48]	@ 0x30
 800354a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800354e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003550:	e841 2300 	strex	r3, r2, [r1]
 8003554:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1e6      	bne.n	800352a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	3308      	adds	r3, #8
 8003562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	e853 3f00 	ldrex	r3, [r3]
 800356a:	60fb      	str	r3, [r7, #12]
   return(result);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f023 0301 	bic.w	r3, r3, #1
 8003572:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	3308      	adds	r3, #8
 800357a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800357c:	61fa      	str	r2, [r7, #28]
 800357e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003580:	69b9      	ldr	r1, [r7, #24]
 8003582:	69fa      	ldr	r2, [r7, #28]
 8003584:	e841 2300 	strex	r3, r2, [r1]
 8003588:	617b      	str	r3, [r7, #20]
   return(result);
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1e5      	bne.n	800355c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2220      	movs	r2, #32
 8003594:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e011      	b.n	80035c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2220      	movs	r2, #32
 80035a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3758      	adds	r7, #88	@ 0x58
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	603b      	str	r3, [r7, #0]
 80035dc:	4613      	mov	r3, r2
 80035de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035e0:	e04f      	b.n	8003682 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035e8:	d04b      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ea:	f7fd f8e3 	bl	80007b4 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d302      	bcc.n	8003600 <UART_WaitOnFlagUntilTimeout+0x30>
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e04e      	b.n	80036a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	2b00      	cmp	r3, #0
 8003610:	d037      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	2b80      	cmp	r3, #128	@ 0x80
 8003616:	d034      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	2b40      	cmp	r3, #64	@ 0x40
 800361c:	d031      	beq.n	8003682 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	2b08      	cmp	r3, #8
 800362a:	d110      	bne.n	800364e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2208      	movs	r2, #8
 8003632:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 f838 	bl	80036aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2208      	movs	r2, #8
 800363e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e029      	b.n	80036a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003658:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800365c:	d111      	bne.n	8003682 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003666:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f000 f81e 	bl	80036aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2220      	movs	r2, #32
 8003672:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e00f      	b.n	80036a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	69da      	ldr	r2, [r3, #28]
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	4013      	ands	r3, r2
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	429a      	cmp	r2, r3
 8003690:	bf0c      	ite	eq
 8003692:	2301      	moveq	r3, #1
 8003694:	2300      	movne	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	461a      	mov	r2, r3
 800369a:	79fb      	ldrb	r3, [r7, #7]
 800369c:	429a      	cmp	r2, r3
 800369e:	d0a0      	beq.n	80035e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b095      	sub	sp, #84	@ 0x54
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ba:	e853 3f00 	ldrex	r3, [r3]
 80036be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80036c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	461a      	mov	r2, r3
 80036ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80036d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80036d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80036d8:	e841 2300 	strex	r3, r2, [r1]
 80036dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1e6      	bne.n	80036b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	3308      	adds	r3, #8
 80036ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	e853 3f00 	ldrex	r3, [r3]
 80036f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	f023 0301 	bic.w	r3, r3, #1
 80036fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3308      	adds	r3, #8
 8003702:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003704:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003706:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003708:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800370a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800370c:	e841 2300 	strex	r3, r2, [r1]
 8003710:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003714:	2b00      	cmp	r3, #0
 8003716:	d1e5      	bne.n	80036e4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800371c:	2b01      	cmp	r3, #1
 800371e:	d118      	bne.n	8003752 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	e853 3f00 	ldrex	r3, [r3]
 800372c:	60bb      	str	r3, [r7, #8]
   return(result);
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f023 0310 	bic.w	r3, r3, #16
 8003734:	647b      	str	r3, [r7, #68]	@ 0x44
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	461a      	mov	r2, r3
 800373c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003742:	6979      	ldr	r1, [r7, #20]
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	e841 2300 	strex	r3, r2, [r1]
 800374a:	613b      	str	r3, [r7, #16]
   return(result);
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1e6      	bne.n	8003720 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2220      	movs	r2, #32
 8003756:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003766:	bf00      	nop
 8003768:	3754      	adds	r7, #84	@ 0x54
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <memset>:
 8003772:	4402      	add	r2, r0
 8003774:	4603      	mov	r3, r0
 8003776:	4293      	cmp	r3, r2
 8003778:	d100      	bne.n	800377c <memset+0xa>
 800377a:	4770      	bx	lr
 800377c:	f803 1b01 	strb.w	r1, [r3], #1
 8003780:	e7f9      	b.n	8003776 <memset+0x4>
	...

08003784 <__libc_init_array>:
 8003784:	b570      	push	{r4, r5, r6, lr}
 8003786:	4d0d      	ldr	r5, [pc, #52]	@ (80037bc <__libc_init_array+0x38>)
 8003788:	4c0d      	ldr	r4, [pc, #52]	@ (80037c0 <__libc_init_array+0x3c>)
 800378a:	1b64      	subs	r4, r4, r5
 800378c:	10a4      	asrs	r4, r4, #2
 800378e:	2600      	movs	r6, #0
 8003790:	42a6      	cmp	r6, r4
 8003792:	d109      	bne.n	80037a8 <__libc_init_array+0x24>
 8003794:	4d0b      	ldr	r5, [pc, #44]	@ (80037c4 <__libc_init_array+0x40>)
 8003796:	4c0c      	ldr	r4, [pc, #48]	@ (80037c8 <__libc_init_array+0x44>)
 8003798:	f000 f818 	bl	80037cc <_init>
 800379c:	1b64      	subs	r4, r4, r5
 800379e:	10a4      	asrs	r4, r4, #2
 80037a0:	2600      	movs	r6, #0
 80037a2:	42a6      	cmp	r6, r4
 80037a4:	d105      	bne.n	80037b2 <__libc_init_array+0x2e>
 80037a6:	bd70      	pop	{r4, r5, r6, pc}
 80037a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80037ac:	4798      	blx	r3
 80037ae:	3601      	adds	r6, #1
 80037b0:	e7ee      	b.n	8003790 <__libc_init_array+0xc>
 80037b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037b6:	4798      	blx	r3
 80037b8:	3601      	adds	r6, #1
 80037ba:	e7f2      	b.n	80037a2 <__libc_init_array+0x1e>
 80037bc:	0800381c 	.word	0x0800381c
 80037c0:	0800381c 	.word	0x0800381c
 80037c4:	0800381c 	.word	0x0800381c
 80037c8:	08003820 	.word	0x08003820

080037cc <_init>:
 80037cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ce:	bf00      	nop
 80037d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037d2:	bc08      	pop	{r3}
 80037d4:	469e      	mov	lr, r3
 80037d6:	4770      	bx	lr

080037d8 <_fini>:
 80037d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037da:	bf00      	nop
 80037dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037de:	bc08      	pop	{r3}
 80037e0:	469e      	mov	lr, r3
 80037e2:	4770      	bx	lr
