# ğŸ§  Nano Processor

A simple 8-bit nano processor designed from scratch using digital logic principles. This project showcases a basic CPU architecture, built using HDL (Hardware Description Language), and is capable of executing custom instructions with simulated memory and ALU operations.

## ğŸ“Œ Overview

This project demonstrates the fundamentals of processor design, including:
- Instruction Fetch & Decode
- ALU Execution
- Register File Operations
- Program Counter Handling
- Basic Control Flow

Designed as an educational experiment to understand how low-level processors work internally, this nano processor supports a small set of instructions and runs simple programs in simulation.

## ğŸ› ï¸ Technologies Used

- **Language**: Verilog / VHDL (update if needed)
- **Simulation Tool**: ModelSim / Vivado / GHDL
- **Design Scope**: Behavioral simulation (no physical FPGA target)

## ğŸ§© Features

- 8-bit data width
- Custom Instruction Set (see below)
- Arithmetic and Logical operations
- Conditional and Unconditional Jumps
- Simulated RAM and ROM
- Modular design: ALU, Registers, Control Unit, Memory

## ğŸ“ Project Structure

```
nanoprocessor/
â”œâ”€â”€ 1. Simulation Ready Project files
â”‚   â”œâ”€â”€ Basic Version
â”‚   â”‚   â””â”€â”€ Nanoprocessor.rar
â”‚   â””â”€â”€ Extended Version
â”‚       â””â”€â”€ Improved Nano-processor.rar
â”œâ”€â”€ 2. Genarated Bitstream
â”‚   â”œâ”€â”€ Basic version
â”‚   â””â”€â”€ Extended version
â”œâ”€â”€ .gitignore
â”œâ”€â”€ 3. Instructions .txt
â”œâ”€â”€ Nano Processor Presentation.pdf
â”œâ”€â”€ Nano Processor Report Group 20.pdf
â””â”€â”€ readme.md
```

## ğŸš€ How to Run

1. **Clone the repository:**
   ```bash
   git clone https://github.com/yourusername/nano-processor.git
   cd nano-processor
   ```

2. **Open your HDL simulator** (e.g., ModelSim, Vivado, GHDL).

3. **Compile the source files** from the `src/` directory.

4. **Compile and run the testbench** in `testbench/`.

5. **View waveform and simulation outputs** to verify processor behavior.

## ğŸ’¡ Sample Instruction Set Architecture (ISA)

| Opcode | Mnemonic | Description |
|--------|----------|-------------|
| 0001   | LOAD     | Load data from memory |
| 0010   | STORE    | Store data to memory |
| 0011   | ADD      | Add register values |
| 0100   | SUB      | Subtract register values |
| 0101   | AND      | Bitwise AND |
| 0110   | OR       | Bitwise OR |
| 0111   | JMP      | Unconditional jump |
| 1000   | JZ       | Jump if zero flag is set |
| 1111   | HALT     | Stop execution |

You can modify or extend this instruction set according to your custom control unit logic.

## ğŸ” Example Program (Assembly View)

```assembly
LOAD R1, 0x01    ; Load value at memory[01] into R1
LOAD R2, 0x02    ; Load value at memory[02] into R2
ADD R3, R1, R2   ; R3 = R1 + R2
STORE R3, 0x03   ; Store result to memory[03]
HALT             ; Stop
```

## ğŸ“¸ Screenshots / Diagrams

Add waveform screenshots or architecture diagrams in `doc/` and embed them here if available.

## ğŸ§  Future Improvements

- Add pipelining support
- Extend instruction set (MUL, DIV, etc.)
- Add I/O devices (UART, LEDs)
- Target real FPGA (e.g., Xilinx or Intel boards)

## ğŸ‘¤ Author

**Your Name** â€“ @yourusername

Project created for academic/learning purpose

## ğŸ“„ License

This project is licensed under the MIT License. See LICENSE for more information.
