Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Coalesce.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Coalesce.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Coalesce"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : Coalesce
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISE\FastLanes2.61\FirstAddr.v" into library work
Parsing verilog file "GPGPUParam.v" included at line 2.
Parsing verilog file "MemoryParam.v" included at line 3.
Parsing module <FirstAddr>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\Coalesce.v" into library work
Parsing verilog file "GPGPUParam.v" included at line 2.
Parsing verilog file "MemoryParam.v" included at line 3.
Parsing module <Coalesce>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\ipcore_dir\IPCore_DisRAM_ROM_synth.v" into library work
Parsing module <IPCore_DisRAM_ROM2>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\ipcore_dir\IPCore_DisRAM_OC_synth.v" into library work
Parsing module <IPCore_DisRAM_OC>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\ipcore_dir\IPCore_DisRAM_OC2_synth.v" into library work
Parsing module <IPCore_DisRAM_OC22>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Coalesce>.
WARNING:HDLCompiler:413 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 376: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 477: Assignment to addrSeg0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 478: Assignment to addrSeg1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 479: Assignment to addrSeg2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 480: Assignment to addrSeg3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 481: Assignment to addrSeg4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 482: Assignment to addrSeg5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 483: Assignment to addrSeg6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 484: Assignment to addrSeg7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 485: Assignment to addrSeg8 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 486: Assignment to addrSeg9 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 487: Assignment to addrSeg10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 488: Assignment to addrSeg11 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 489: Assignment to addrSeg12 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 490: Assignment to addrSeg13 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 491: Assignment to addrSeg14 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 492: Assignment to addrSeg15 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 493: Assignment to addrSeg16 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 494: Assignment to addrSeg17 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 495: Assignment to addrSeg18 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 496: Assignment to addrSeg19 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 497: Assignment to addrSeg20 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 498: Assignment to addrSeg21 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 499: Assignment to addrSeg22 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 500: Assignment to addrSeg23 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 501: Assignment to addrSeg24 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 502: Assignment to addrSeg25 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 503: Assignment to addrSeg26 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 504: Assignment to addrSeg27 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 505: Assignment to addrSeg28 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 506: Assignment to addrSeg29 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 507: Assignment to addrSeg30 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\FastLanes2.61\Coalesce.v" Line 508: Assignment to addrSeg31 ignored, since the identifier is never used

Elaborating module <FirstAddr>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Coalesce>.
    Related source file is "D:\ISE\FastLanes2.61\Coalesce.v".
    Found 1-bit register for signal <store_pre>.
    Found 1-bit register for signal <ldst_global_pre>.
    Found 1-bit register for signal <ldst_shared_pre>.
    Found 2-bit register for signal <ldstWarp_pre>.
    Found 1-bit register for signal <ldstPacketValid_pre>.
    Found 32-bit register for signal <ldstMask_pre>.
    Found 5-bit register for signal <ldstReg_pre>.
    Found 32-bit register for signal <addr0_pre>.
    Found 32-bit register for signal <addr1_pre>.
    Found 32-bit register for signal <addr2_pre>.
    Found 32-bit register for signal <addr3_pre>.
    Found 32-bit register for signal <addr4_pre>.
    Found 32-bit register for signal <addr5_pre>.
    Found 32-bit register for signal <addr6_pre>.
    Found 32-bit register for signal <addr7_pre>.
    Found 32-bit register for signal <addr8_pre>.
    Found 32-bit register for signal <addr9_pre>.
    Found 32-bit register for signal <addr10_pre>.
    Found 32-bit register for signal <addr11_pre>.
    Found 32-bit register for signal <addr12_pre>.
    Found 32-bit register for signal <addr13_pre>.
    Found 32-bit register for signal <addr14_pre>.
    Found 32-bit register for signal <addr15_pre>.
    Found 32-bit register for signal <addr16_pre>.
    Found 32-bit register for signal <addr17_pre>.
    Found 32-bit register for signal <addr18_pre>.
    Found 32-bit register for signal <addr19_pre>.
    Found 32-bit register for signal <addr20_pre>.
    Found 32-bit register for signal <addr21_pre>.
    Found 32-bit register for signal <addr22_pre>.
    Found 32-bit register for signal <addr23_pre>.
    Found 32-bit register for signal <addr24_pre>.
    Found 32-bit register for signal <addr25_pre>.
    Found 32-bit register for signal <addr26_pre>.
    Found 32-bit register for signal <addr27_pre>.
    Found 32-bit register for signal <addr28_pre>.
    Found 32-bit register for signal <addr29_pre>.
    Found 32-bit register for signal <addr30_pre>.
    Found 32-bit register for signal <addr31_pre>.
    Found 32-bit register for signal <storeData0_pre>.
    Found 32-bit register for signal <storeData1_pre>.
    Found 32-bit register for signal <storeData2_pre>.
    Found 32-bit register for signal <storeData3_pre>.
    Found 32-bit register for signal <storeData4_pre>.
    Found 32-bit register for signal <storeData5_pre>.
    Found 32-bit register for signal <storeData6_pre>.
    Found 32-bit register for signal <storeData7_pre>.
    Found 32-bit register for signal <storeData8_pre>.
    Found 32-bit register for signal <storeData9_pre>.
    Found 32-bit register for signal <storeData10_pre>.
    Found 32-bit register for signal <storeData11_pre>.
    Found 32-bit register for signal <storeData12_pre>.
    Found 32-bit register for signal <storeData13_pre>.
    Found 32-bit register for signal <storeData14_pre>.
    Found 32-bit register for signal <storeData15_pre>.
    Found 32-bit register for signal <storeData16_pre>.
    Found 32-bit register for signal <storeData17_pre>.
    Found 32-bit register for signal <storeData18_pre>.
    Found 32-bit register for signal <storeData19_pre>.
    Found 32-bit register for signal <storeData20_pre>.
    Found 32-bit register for signal <storeData21_pre>.
    Found 32-bit register for signal <storeData22_pre>.
    Found 32-bit register for signal <storeData23_pre>.
    Found 32-bit register for signal <storeData24_pre>.
    Found 32-bit register for signal <storeData25_pre>.
    Found 32-bit register for signal <storeData26_pre>.
    Found 32-bit register for signal <storeData27_pre>.
    Found 32-bit register for signal <storeData28_pre>.
    Found 32-bit register for signal <storeData29_pre>.
    Found 32-bit register for signal <storeData30_pre>.
    Found 32-bit register for signal <storeData31_pre>.
    Found 32-bit register for signal <Mask>.
    Found 1-bit register for signal <working>.
    Found 1-bit register for signal <load_o>.
    Found 1-bit register for signal <store_o>.
    Found 2-bit register for signal <ldstWarp>.
    Found 5-bit register for signal <ldstReg>.
    Found 1-bit register for signal <ldstPacketValid>.
    Found 1-bit register for signal <ldst_global_o>.
    Found 1-bit register for signal <ldst_shared_o>.
    Found 32-bit register for signal <addr0>.
    Found 32-bit register for signal <addr1>.
    Found 32-bit register for signal <addr2>.
    Found 32-bit register for signal <addr3>.
    Found 32-bit register for signal <addr4>.
    Found 32-bit register for signal <addr5>.
    Found 32-bit register for signal <addr6>.
    Found 32-bit register for signal <addr7>.
    Found 32-bit register for signal <addr8>.
    Found 32-bit register for signal <addr9>.
    Found 32-bit register for signal <addr10>.
    Found 32-bit register for signal <addr11>.
    Found 32-bit register for signal <addr12>.
    Found 32-bit register for signal <addr13>.
    Found 32-bit register for signal <addr14>.
    Found 32-bit register for signal <addr15>.
    Found 32-bit register for signal <addr16>.
    Found 32-bit register for signal <addr17>.
    Found 32-bit register for signal <addr18>.
    Found 32-bit register for signal <addr19>.
    Found 32-bit register for signal <addr20>.
    Found 32-bit register for signal <addr21>.
    Found 32-bit register for signal <addr22>.
    Found 32-bit register for signal <addr23>.
    Found 32-bit register for signal <addr24>.
    Found 32-bit register for signal <addr25>.
    Found 32-bit register for signal <addr26>.
    Found 32-bit register for signal <addr27>.
    Found 32-bit register for signal <addr28>.
    Found 32-bit register for signal <addr29>.
    Found 32-bit register for signal <addr30>.
    Found 32-bit register for signal <addr31>.
    Found 32-bit register for signal <storeData0>.
    Found 32-bit register for signal <storeData1>.
    Found 32-bit register for signal <storeData2>.
    Found 32-bit register for signal <storeData3>.
    Found 32-bit register for signal <storeData4>.
    Found 32-bit register for signal <storeData5>.
    Found 32-bit register for signal <storeData6>.
    Found 32-bit register for signal <storeData7>.
    Found 32-bit register for signal <storeData8>.
    Found 32-bit register for signal <storeData9>.
    Found 32-bit register for signal <storeData10>.
    Found 32-bit register for signal <storeData11>.
    Found 32-bit register for signal <storeData12>.
    Found 32-bit register for signal <storeData13>.
    Found 32-bit register for signal <storeData14>.
    Found 32-bit register for signal <storeData15>.
    Found 32-bit register for signal <storeData16>.
    Found 32-bit register for signal <storeData17>.
    Found 32-bit register for signal <storeData18>.
    Found 32-bit register for signal <storeData19>.
    Found 32-bit register for signal <storeData20>.
    Found 32-bit register for signal <storeData21>.
    Found 32-bit register for signal <storeData22>.
    Found 32-bit register for signal <storeData23>.
    Found 32-bit register for signal <storeData24>.
    Found 32-bit register for signal <storeData25>.
    Found 32-bit register for signal <storeData26>.
    Found 32-bit register for signal <storeData27>.
    Found 32-bit register for signal <storeData28>.
    Found 32-bit register for signal <storeData29>.
    Found 32-bit register for signal <storeData30>.
    Found 32-bit register for signal <storeData31>.
    Found 1-bit register for signal <load_pre>.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_141_OUT> created at line 376.
    Found 2-bit adder for signal <n1805[1:0]> created at line 513.
    Found 3-bit adder for signal <n1808[2:0]> created at line 513.
    Found 4-bit adder for signal <n1811[3:0]> created at line 513.
    Found 5-bit adder for signal <n1814[4:0]> created at line 513.
    Found 5-bit subtractor for signal <FirstOne> created at line 342.
    Found 32-bit adder for signal <_n1931> created at line 376.
    Found 32-bit adder for signal <_n1932> created at line 376.
    Found 32-bit adder for signal <_n1933> created at line 376.
    Found 32-bit adder for signal <_n1934> created at line 376.
    Found 32-bit adder for signal <_n1935> created at line 376.
    Found 32-bit adder for signal <_n1936> created at line 376.
    Found 32-bit adder for signal <_n1937> created at line 376.
    Found 32-bit adder for signal <_n1938> created at line 376.
    Found 32-bit adder for signal <_n1939> created at line 376.
    Found 32-bit adder for signal <_n1940> created at line 376.
    Found 32-bit adder for signal <_n1941> created at line 376.
    Found 32-bit adder for signal <_n1942> created at line 376.
    Found 32-bit adder for signal <_n1943> created at line 376.
    Found 32-bit adder for signal <_n1944> created at line 376.
    Found 32-bit adder for signal <_n1945> created at line 376.
    Found 32-bit adder for signal <_n1946> created at line 376.
    Found 32-bit adder for signal <_n1947> created at line 376.
    Found 32-bit adder for signal <_n1948> created at line 376.
    Found 32-bit adder for signal <_n1949> created at line 376.
    Found 32-bit adder for signal <_n1950> created at line 376.
    Found 32-bit adder for signal <_n1951> created at line 376.
    Found 32-bit adder for signal <_n1952> created at line 376.
    Found 32-bit adder for signal <_n1953> created at line 376.
    Found 32-bit adder for signal <_n1954> created at line 376.
    Found 32-bit adder for signal <_n1955> created at line 376.
    Found 32-bit adder for signal <_n1956> created at line 376.
    Found 32-bit adder for signal <_n1957> created at line 376.
    Found 32-bit adder for signal <_n1958> created at line 376.
    Found 32-bit adder for signal <_n1959> created at line 376.
    Found 32-bit subtractor for signal <GND_1_o_GND_1_o_sub_171_OUT> created at line 376.
    Found 6-bit adder for signal <_n1961> created at line 90.
    Found 6-bit adder for signal <_n1962> created at line 90.
    Found 6-bit adder for signal <_n1963> created at line 90.
    Found 6-bit adder for signal <_n1964> created at line 90.
    Found 6-bit adder for signal <_n1965> created at line 90.
    Found 6-bit adder for signal <_n1966> created at line 90.
    Found 6-bit adder for signal <_n1967> created at line 90.
    Found 6-bit adder for signal <_n1968> created at line 90.
    Found 6-bit adder for signal <_n1969> created at line 90.
    Found 6-bit adder for signal <_n1970> created at line 90.
    Found 6-bit adder for signal <_n1971> created at line 90.
    Found 6-bit adder for signal <_n1972> created at line 90.
    Found 6-bit adder for signal <_n1973> created at line 90.
    Found 6-bit adder for signal <_n1974> created at line 90.
    Found 6-bit adder for signal <_n1975> created at line 90.
    Found 6-bit adder for signal <_n1976> created at line 90.
    Found 6-bit adder for signal <_n1977> created at line 90.
    Found 6-bit adder for signal <_n1978> created at line 90.
    Found 6-bit adder for signal <_n1979> created at line 90.
    Found 6-bit adder for signal <_n1980> created at line 90.
    Found 6-bit adder for signal <_n1981> created at line 90.
    Found 6-bit adder for signal <_n1982> created at line 90.
    Found 6-bit adder for signal <_n1983> created at line 90.
    Found 6-bit adder for signal <_n1984> created at line 90.
    Found 6-bit adder for signal <_n1985> created at line 90.
    Found 6-bit adder for signal <_n1986> created at line 90.
    Found 6-bit adder for signal <SegNum> created at line 90.
    Found 1-bit 4-to-1 multiplexer for signal <WorkingCondition[1]_working_Mux_251_o> created at line 531.
WARNING:Xst:737 - Found 1-bit latch for signal <WorkingCondition<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WorkingCondition<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stall_input>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit comparator equal for signal <load_pre_load_i_equal_69_o> created at line 251
    Found 1-bit comparator equal for signal <store_pre_store_i_equal_70_o> created at line 252
    Found 1-bit comparator equal for signal <ldst_global_pre_ldst_global_i_equal_71_o> created at line 253
    Found 1-bit comparator equal for signal <ldst_shared_pre_ldst_shared_i_equal_72_o> created at line 253
    Found 2-bit comparator equal for signal <ldstWarp_pre[1]_ldstWarp_i[1]_equal_73_o> created at line 254
    Found 1-bit comparator equal for signal <ldstPacketValid_pre_ldstPacketValid_i_equal_74_o> created at line 255
    Found 32-bit comparator equal for signal <ldstMask_pre[31]_ldstMask_i[31]_equal_75_o> created at line 256
    Found 5-bit comparator equal for signal <ldstReg_pre[4]_ldstReg_i[4]_equal_76_o> created at line 257
    Found 32-bit comparator equal for signal <addr0_pre[31]_addr0_i[31]_equal_77_o> created at line 258
    Found 32-bit comparator equal for signal <addr1_pre[31]_addr1_i[31]_equal_78_o> created at line 259
    Found 32-bit comparator equal for signal <addr2_pre[31]_addr2_i[31]_equal_79_o> created at line 260
    Found 32-bit comparator equal for signal <addr3_pre[31]_addr3_i[31]_equal_80_o> created at line 261
    Found 32-bit comparator equal for signal <addr4_pre[31]_addr4_i[31]_equal_81_o> created at line 262
    Found 32-bit comparator equal for signal <addr5_pre[31]_addr5_i[31]_equal_82_o> created at line 263
    Found 32-bit comparator equal for signal <addr6_pre[31]_addr6_i[31]_equal_83_o> created at line 264
    Found 32-bit comparator equal for signal <addr7_pre[31]_addr7_i[31]_equal_84_o> created at line 265
    Found 32-bit comparator equal for signal <addr8_pre[31]_addr8_i[31]_equal_85_o> created at line 266
    Found 32-bit comparator equal for signal <addr9_pre[31]_addr9_i[31]_equal_86_o> created at line 267
    Found 32-bit comparator equal for signal <addr10_pre[31]_addr10_i[31]_equal_87_o> created at line 268
    Found 32-bit comparator equal for signal <addr11_pre[31]_addr11_i[31]_equal_88_o> created at line 269
    Found 32-bit comparator equal for signal <addr12_pre[31]_addr12_i[31]_equal_89_o> created at line 270
    Found 32-bit comparator equal for signal <addr13_pre[31]_addr13_i[31]_equal_90_o> created at line 271
    Found 32-bit comparator equal for signal <addr14_pre[31]_addr14_i[31]_equal_91_o> created at line 272
    Found 32-bit comparator equal for signal <addr15_pre[31]_addr15_i[31]_equal_92_o> created at line 273
    Found 32-bit comparator equal for signal <addr16_pre[31]_addr16_i[31]_equal_93_o> created at line 274
    Found 32-bit comparator equal for signal <addr17_pre[31]_addr17_i[31]_equal_94_o> created at line 275
    Found 32-bit comparator equal for signal <addr18_pre[31]_addr18_i[31]_equal_95_o> created at line 276
    Found 32-bit comparator equal for signal <addr19_pre[31]_addr19_i[31]_equal_96_o> created at line 277
    Found 32-bit comparator equal for signal <addr20_pre[31]_addr20_i[31]_equal_97_o> created at line 278
    Found 32-bit comparator equal for signal <addr21_pre[31]_addr21_i[31]_equal_98_o> created at line 279
    Found 32-bit comparator equal for signal <addr22_pre[31]_addr22_i[31]_equal_99_o> created at line 280
    Found 32-bit comparator equal for signal <addr23_pre[31]_addr23_i[31]_equal_100_o> created at line 281
    Found 32-bit comparator equal for signal <addr24_pre[31]_addr24_i[31]_equal_101_o> created at line 282
    Found 32-bit comparator equal for signal <addr25_pre[31]_addr25_i[31]_equal_102_o> created at line 283
    Found 32-bit comparator equal for signal <addr26_pre[31]_addr26_i[31]_equal_103_o> created at line 284
    Found 32-bit comparator equal for signal <addr27_pre[31]_addr27_i[31]_equal_104_o> created at line 285
    Found 32-bit comparator equal for signal <addr28_pre[31]_addr28_i[31]_equal_105_o> created at line 286
    Found 32-bit comparator equal for signal <addr29_pre[31]_addr29_i[31]_equal_106_o> created at line 287
    Found 32-bit comparator equal for signal <addr30_pre[31]_addr30_i[31]_equal_107_o> created at line 288
    Found 32-bit comparator equal for signal <addr31_pre[31]_addr31_i[31]_equal_108_o> created at line 289
    Found 32-bit comparator equal for signal <storeData0_pre[31]_storeData0_i[31]_equal_109_o> created at line 290
    Found 32-bit comparator equal for signal <storeData1_pre[31]_storeData1_i[31]_equal_110_o> created at line 292
    Found 32-bit comparator equal for signal <storeData2_pre[31]_storeData2_i[31]_equal_111_o> created at line 293
    Found 32-bit comparator equal for signal <storeData3_pre[31]_storeData3_i[31]_equal_112_o> created at line 294
    Found 32-bit comparator equal for signal <storeData4_pre[31]_storeData4_i[31]_equal_113_o> created at line 295
    Found 32-bit comparator equal for signal <storeData5_pre[31]_storeData5_i[31]_equal_114_o> created at line 296
    Found 32-bit comparator equal for signal <storeData6_pre[31]_storeData6_i[31]_equal_115_o> created at line 297
    Found 32-bit comparator equal for signal <storeData7_pre[31]_storeData7_i[31]_equal_116_o> created at line 298
    Found 32-bit comparator equal for signal <storeData8_pre[31]_storeData8_i[31]_equal_117_o> created at line 299
    Found 32-bit comparator equal for signal <storeData9_pre[31]_storeData9_i[31]_equal_118_o> created at line 300
    Found 32-bit comparator equal for signal <storeData10_pre[31]_storeData10_i[31]_equal_119_o> created at line 301
    Found 32-bit comparator equal for signal <storeData11_pre[31]_storeData11_i[31]_equal_120_o> created at line 302
    Found 32-bit comparator equal for signal <storeData12_pre[31]_storeData12_i[31]_equal_121_o> created at line 303
    Found 32-bit comparator equal for signal <storeData13_pre[31]_storeData13_i[31]_equal_122_o> created at line 304
    Found 32-bit comparator equal for signal <storeData14_pre[31]_storeData14_i[31]_equal_123_o> created at line 305
    Found 32-bit comparator equal for signal <storeData15_pre[31]_storeData15_i[31]_equal_124_o> created at line 306
    Found 32-bit comparator equal for signal <storeData16_pre[31]_storeData16_i[31]_equal_125_o> created at line 307
    Found 32-bit comparator equal for signal <storeData17_pre[31]_storeData17_i[31]_equal_126_o> created at line 308
    Found 32-bit comparator equal for signal <storeData18_pre[31]_storeData18_i[31]_equal_127_o> created at line 309
    Found 32-bit comparator equal for signal <storeData19_pre[31]_storeData19_i[31]_equal_128_o> created at line 310
    Found 32-bit comparator equal for signal <storeData20_pre[31]_storeData20_i[31]_equal_129_o> created at line 311
    Found 32-bit comparator equal for signal <storeData21_pre[31]_storeData21_i[31]_equal_130_o> created at line 312
    Found 32-bit comparator equal for signal <storeData22_pre[31]_storeData22_i[31]_equal_131_o> created at line 313
    Found 32-bit comparator equal for signal <storeData23_pre[31]_storeData23_i[31]_equal_132_o> created at line 314
    Found 32-bit comparator equal for signal <storeData24_pre[31]_storeData24_i[31]_equal_133_o> created at line 315
    Found 32-bit comparator equal for signal <storeData25_pre[31]_storeData25_i[31]_equal_134_o> created at line 316
    Found 32-bit comparator equal for signal <storeData26_pre[31]_storeData26_i[31]_equal_135_o> created at line 317
    Found 32-bit comparator equal for signal <storeData27_pre[31]_storeData27_i[31]_equal_136_o> created at line 318
    Found 32-bit comparator equal for signal <storeData28_pre[31]_storeData28_i[31]_equal_137_o> created at line 319
    Found 32-bit comparator equal for signal <storeData29_pre[31]_storeData29_i[31]_equal_138_o> created at line 320
    Found 32-bit comparator equal for signal <storeData30_pre[31]_storeData30_i[31]_equal_139_o> created at line 321
    Found 32-bit comparator equal for signal <storeData31_pre[31]_storeData31_i[31]_equal_140_o> created at line 322
    Found 32-bit comparator equal for signal <Mask[31]_outmask[31]_equal_240_o> created at line 551
    Summary:
	inferred  63 Adder/Subtractor(s).
	inferred 4185 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred  73 Comparator(s).
	inferred  73 Multiplexer(s).
Unit <Coalesce> synthesized.

Synthesizing Unit <FirstAddr>.
    Related source file is "D:\ISE\FastLanes2.61\FirstAddr.v".
    Found 32-bit 32-to-1 multiplexer for signal <FirstOneAddr> created at line 45.
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr0[31]_equal_2_o> created at line 81
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr1[31]_equal_3_o> created at line 82
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr2[31]_equal_4_o> created at line 83
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr3[31]_equal_5_o> created at line 84
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr4[31]_equal_6_o> created at line 85
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr5[31]_equal_7_o> created at line 86
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr6[31]_equal_8_o> created at line 87
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr7[31]_equal_9_o> created at line 88
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr8[31]_equal_10_o> created at line 89
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr9[31]_equal_11_o> created at line 90
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr10[31]_equal_12_o> created at line 91
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr11[31]_equal_13_o> created at line 92
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr12[31]_equal_14_o> created at line 93
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr13[31]_equal_15_o> created at line 94
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr14[31]_equal_16_o> created at line 95
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr15[31]_equal_17_o> created at line 96
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr16[31]_equal_18_o> created at line 97
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr17[31]_equal_19_o> created at line 98
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr18[31]_equal_20_o> created at line 99
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr19[31]_equal_21_o> created at line 100
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr20[31]_equal_22_o> created at line 101
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr21[31]_equal_23_o> created at line 102
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr22[31]_equal_24_o> created at line 103
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr23[31]_equal_25_o> created at line 104
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr24[31]_equal_26_o> created at line 105
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr25[31]_equal_27_o> created at line 106
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr26[31]_equal_28_o> created at line 107
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr27[31]_equal_29_o> created at line 108
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr28[31]_equal_30_o> created at line 109
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr29[31]_equal_31_o> created at line 110
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr30[31]_equal_32_o> created at line 111
    Found 27-bit comparator equal for signal <FirstOneAddr[31]_addr31[31]_equal_33_o> created at line 112
    Summary:
	inferred  32 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FirstAddr> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 63
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 29
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 27
 7-bit subtractor                                      : 1
# Registers                                            : 145
 1-bit register                                        : 11
 2-bit register                                        : 2
 32-bit register                                       : 130
 5-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 105
 1-bit comparator equal                                : 5
 2-bit comparator equal                                : 1
 27-bit comparator equal                               : 32
 32-bit comparator equal                               : 66
 5-bit comparator equal                                : 1
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 67
 32-bit 32-to-1 multiplexer                            : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Coalesce>.
	The following adders/subtractors are grouped into adder tree <Madd_SegNum_Madd1> :
 	<Madd__n1962> in block <Coalesce>, 	<Madd__n1963_Madd> in block <Coalesce>, 	<Madd__n1967> in block <Coalesce>, 	<Madd__n1968_Madd> in block <Coalesce>, 	<Madd__n1964> in block <Coalesce>, 	<Madd__n1969_Madd> in block <Coalesce>, 	<Madd__n1972> in block <Coalesce>, 	<Madd__n1973_Madd> in block <Coalesce>, 	<Madd__n1975> in block <Coalesce>, 	<Madd__n1976_Madd> in block <Coalesce>, 	<Madd__n1978> in block <Coalesce>, 	<Madd__n1980_Madd> in block <Coalesce>, 	<Madd__n1982> in block <Coalesce>, 	<Madd__n1983_Madd> in block <Coalesce>, 	<Madd_n1805[1:0]> in block <Coalesce>, 	<Madd_n1811[3:0]_Madd> in block <Coalesce>, 	<Madd_SegNum_Madd> in block <Coalesce>.
	The following adders/subtractors are grouped into adder tree <Madd__n19861> :
 	<Madd__n1970> in block <Coalesce>, 	<Madd__n1977> in block <Coalesce>, 	<Madd__n1984> in block <Coalesce>.
	The following adders/subtractors are grouped into adder tree <Madd__n1959_Madd1> :
 	<Madd__n1943_Madd> in block <Coalesce>, 	<Madd__n1958_Madd> in block <Coalesce>.
	The following adders/subtractors are grouped into adder tree <Madd__n19501> :
 	<Madd__n1944> in block <Coalesce>, 	<Madd__n1946_Madd> in block <Coalesce>, 	<Madd__n1947> in block <Coalesce>, 	<Madd__n1949_Madd> in block <Coalesce>.
	The following adders/subtractors are grouped into adder tree <Madd__n19571> :
 	<Madd__n1952> in block <Coalesce>, 	<Madd__n1953_Madd> in block <Coalesce>, 	<Madd__n1954> in block <Coalesce>, 	<Madd__n1956_Madd> in block <Coalesce>.
	The following adders/subtractors are grouped into adder tree <Madd__n19421> :
 	<Madd__n1937> in block <Coalesce>, 	<Madd__n1938_Madd> in block <Coalesce>, 	<Madd__n1940> in block <Coalesce>, 	<Madd__n1941_Madd> in block <Coalesce>.
	The following adders/subtractors are grouped into adder tree <Madd__n1935_Madd1> :
 	<Madd__n1933> in block <Coalesce>, 	<Madd__n1934_Madd> in block <Coalesce>, 	<Madd__n1935_Madd> in block <Coalesce>.
Unit <Coalesce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit subtractor                                      : 1
 5-bit subtractor borrow in                            : 1
# Adder Trees                                          : 6
 32-bit / 4-inputs adder tree                          : 1
 32-bit / 6-inputs adder tree                          : 3
 5-bit / 4-inputs adder tree                           : 1
 6-bit / 23-inputs adder tree                          : 1
# Registers                                            : 4185
 Flip-Flops                                            : 4185
# Comparators                                          : 105
 1-bit comparator equal                                : 5
 2-bit comparator equal                                : 1
 27-bit comparator equal                               : 32
 32-bit comparator equal                               : 66
 5-bit comparator equal                                : 1
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 67
 32-bit 32-to-1 multiplexer                            : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Coalesce> ...

Optimizing unit <FirstAddr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Coalesce, actual ratio is 2.
FlipFlop Mask_0 has been replicated 3 time(s)
FlipFlop Mask_1 has been replicated 4 time(s)
FlipFlop Mask_10 has been replicated 3 time(s)
FlipFlop Mask_11 has been replicated 2 time(s)
FlipFlop Mask_12 has been replicated 3 time(s)
FlipFlop Mask_13 has been replicated 2 time(s)
FlipFlop Mask_14 has been replicated 1 time(s)
FlipFlop Mask_15 has been replicated 2 time(s)
FlipFlop Mask_16 has been replicated 3 time(s)
FlipFlop Mask_17 has been replicated 2 time(s)
FlipFlop Mask_18 has been replicated 2 time(s)
FlipFlop Mask_19 has been replicated 3 time(s)
FlipFlop Mask_2 has been replicated 5 time(s)
FlipFlop Mask_20 has been replicated 2 time(s)
FlipFlop Mask_21 has been replicated 4 time(s)
FlipFlop Mask_22 has been replicated 3 time(s)
FlipFlop Mask_23 has been replicated 3 time(s)
FlipFlop Mask_24 has been replicated 1 time(s)
FlipFlop Mask_25 has been replicated 2 time(s)
FlipFlop Mask_26 has been replicated 1 time(s)
FlipFlop Mask_27 has been replicated 2 time(s)
FlipFlop Mask_28 has been replicated 1 time(s)
FlipFlop Mask_29 has been replicated 1 time(s)
FlipFlop Mask_3 has been replicated 4 time(s)
FlipFlop Mask_4 has been replicated 4 time(s)
FlipFlop Mask_5 has been replicated 5 time(s)
FlipFlop Mask_6 has been replicated 4 time(s)
FlipFlop Mask_7 has been replicated 2 time(s)
FlipFlop Mask_8 has been replicated 3 time(s)
FlipFlop Mask_9 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4265
 Flip-Flops                                            : 4265

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Coalesce.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5085
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 1
#      LUT2                        : 172
#      LUT3                        : 193
#      LUT4                        : 2142
#      LUT5                        : 25
#      LUT6                        : 1404
#      MUXCY                       : 1094
#      MUXF7                       : 33
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 4268
#      FD                          : 2092
#      FDR                         : 1
#      FDRE                        : 2172
#      LDCE_1                      : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4226
#      IBUF                        : 2094
#      OBUF                        : 2132

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4268  out of  607200     0%  
 Number of Slice LUTs:                 3938  out of  303600     1%  
    Number used as Logic:              3938  out of  303600     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5938
   Number with an unused Flip Flop:    1670  out of   5938    28%  
   Number with an unused LUT:          2000  out of   5938    33%  
   Number of fully used LUT-FF pairs:  2268  out of   5938    38%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                        4227
 Number of bonded IOBs:                4227  out of    700   603% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4265  |
stall                              | IBUF+BUFG              | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.781ns (Maximum Frequency: 128.517MHz)
   Minimum input arrival time before clock: 4.680ns
   Maximum output required time after clock: 13.643ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.781ns (frequency: 128.517MHz)
  Total number of paths / destination ports: 569440744 / 2285
-------------------------------------------------------------------------
Delay:               7.781ns (Levels of Logic = 35)
  Source:            Mask_7_1 (FF)
  Destination:       working (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mask_7_1 to working
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.236   0.613  Mask_7_1 (Mask_7_1)
     LUT6:I0->O            8   0.043   0.534  Pre<23><10>1 (Pre<11><10>)
     LUT4:I1->O            2   0.043   0.355  Pre<23><10>5 (Pre<23>)
     LUT6:I5->O            2   0.043   0.355  ADDERTREE_INTERNAL_Madd5_lut<0>6 (ADDERTREE_INTERNAL_Madd5_lut<0>)
     LUT6:I5->O            1   0.043   0.350  ADDERTREE_INTERNAL_Madd9 (ADDERTREE_INTERNAL_Madd9)
     LUT3:I2->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd9_lut<0>1 (ADDERTREE_INTERNAL_Madd9_lut<0>1)
     MUXCY:S->O            1   0.238   0.000  ADDERTREE_INTERNAL_Madd9_cy<0>_0 (ADDERTREE_INTERNAL_Madd9_cy<0>1)
     XORCY:CI->O           7   0.262   0.637  ADDERTREE_INTERNAL_Madd9_xor<0>_1 (ADDERTREE_INTERNAL_Madd_230)
     LUT6:I1->O            3   0.043   0.507  ADDERTREE_INTERNAL_Madd20_lut<0>311 (ADDERTREE_INTERNAL_Madd20_lut<0>31)
     LUT6:I3->O            1   0.043   0.405  Msub_FirstOne_Madd_xor<4>11_SW0 (N48)
     LUT6:I4->O           32   0.043   0.469  Msub_FirstOne_Madd_xor<4>11 (FirstOne<4>)
     MUXF7:S->O           33   0.234   0.625  firstAddr/Mmux_FirstOneAddr_2_f7_28 (FirstOneAddr<7>)
     LUT6:I3->O            1   0.043   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_lut<0> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<0> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<1> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<2> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<3> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<4> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<5> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<6> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<7> (firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<7>)
     MUXCY:CI->O          70   0.013   0.632  firstAddr/Mcompar_FirstOneAddr[31]_addr0[31]_equal_2_o_cy<8> (firstAddr/FirstOneAddr[31]_addr0[31]_equal_2_o)
     LUT6:I3->O            1   0.043   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_lut<0> (Mcompar_Mask[31]_outmask[31]_equal_240_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<0> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<1> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<2> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<3> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<4> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<5> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<6> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<7> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<8> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<9> (Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<9>)
     MUXCY:CI->O           2   0.014   0.000  Mcompar_Mask[31]_outmask[31]_equal_240_o_cy<10> (Mask[31]_outmask[31]_equal_240_o)
     MUXCY:CI->O           1   0.014   0.000  working_glue_set_cy (Mask[31]_outmask[31]_equal_240_o_l1)
     MUXCY:CI->O           1   0.166   0.000  working_glue_set_cy1 (working_glue_set)
     FDR:D                    -0.000          working
    ----------------------------------------
    Total                      7.781ns (2.298ns logic, 5.483ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'stall'
  Clock period: 1.504ns (frequency: 664.849MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               1.504ns (Levels of Logic = 1)
  Source:            WorkingCondition_1 (LATCH)
  Destination:       WorkingCondition_0 (LATCH)
  Source Clock:      stall rising
  Destination Clock: stall rising

  Data Path: WorkingCondition_1 to WorkingCondition_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           3   0.334   0.615  WorkingCondition_1 (WorkingCondition_1)
     LUT5:I0->O            3   0.043   0.351  Mmux_WorkingCondition[1]_working_Mux_251_o11 (WorkingCondition[1]_working_Mux_251_o)
     LDCE_1:GE                 0.161          WorkingCondition_0
    ----------------------------------------
    Total                      1.504ns (0.538ns logic, 0.966ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5119014 / 8610
-------------------------------------------------------------------------
Offset:              4.680ns (Levels of Logic = 18)
  Source:            addr28_i<0> (PAD)
  Destination:       ldstWarp_0 (FF)
  Destination Clock: clk rising

  Data Path: addr28_i<0> to ldstWarp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.615  addr28_i_0_IBUF (addr28_i_0_IBUF)
     LUT6:I1->O            1   0.043   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_lut<0> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<0> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<1> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<2> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<3> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<4> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<5> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<6> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<7> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<8> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<9> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<9>)
     MUXCY:CI->O           1   0.151   0.613  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<10> (addr28_pre[31]_addr28_i[31]_equal_105_o)
     LUT6:I0->O            1   0.043   0.522  load_i_ldstMask_i[31]_AND_79_o224 (load_i_ldstMask_i[31]_AND_79_o224)
     LUT4:I0->O            1   0.043   0.495  load_i_ldstMask_i[31]_AND_79_o228 (load_i_ldstMask_i[31]_AND_79_o228)
     LUT6:I3->O            1   0.043   0.350  load_i_ldstMask_i[31]_AND_79_o229_SW0 (N72)
     LUT6:I5->O           68   0.043   0.542  load_i_ldstMask_i[31]_AND_79_o229 (load_i_ldstMask_i[31]_AND_79_o2)
     LUT3:I1->O         2060   0.043   0.614  _n19881 (_n1988)
     FDRE:CE                   0.161          ldstWarp_0
    ----------------------------------------
    Total                      4.680ns (0.929ns logic, 3.751ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stall'
  Total number of paths / destination ports: 6399 / 6
-------------------------------------------------------------------------
Offset:              4.362ns (Levels of Logic = 18)
  Source:            addr28_i<0> (PAD)
  Destination:       WorkingCondition_0 (LATCH)
  Destination Clock: stall rising

  Data Path: addr28_i<0> to WorkingCondition_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.615  addr28_i_0_IBUF (addr28_i_0_IBUF)
     LUT6:I1->O            1   0.043   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_lut<0> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<0> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<1> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<2> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<3> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<4> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<5> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<6> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<7> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<8> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<9> (Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<9>)
     MUXCY:CI->O           1   0.151   0.613  Mcompar_addr28_pre[31]_addr28_i[31]_equal_105_o_cy<10> (addr28_pre[31]_addr28_i[31]_equal_105_o)
     LUT6:I0->O            1   0.043   0.522  load_i_ldstMask_i[31]_AND_79_o224 (load_i_ldstMask_i[31]_AND_79_o224)
     LUT4:I0->O            1   0.043   0.495  load_i_ldstMask_i[31]_AND_79_o228 (load_i_ldstMask_i[31]_AND_79_o228)
     LUT6:I3->O            1   0.043   0.350  load_i_ldstMask_i[31]_AND_79_o229_SW0 (N72)
     LUT6:I5->O           68   0.043   0.487  load_i_ldstMask_i[31]_AND_79_o229 (load_i_ldstMask_i[31]_AND_79_o2)
     LUT5:I4->O            3   0.043   0.351  Mmux_WorkingCondition[1]_working_Mux_251_o11 (WorkingCondition[1]_working_Mux_251_o)
     LDCE_1:GE                 0.161          WorkingCondition_0
    ----------------------------------------
    Total                      4.362ns (0.929ns logic, 3.433ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 23619697245 / 2131
-------------------------------------------------------------------------
Offset:              13.643ns (Levels of Logic = 33)
  Source:            Mask_7_1 (FF)
  Destination:       SegNum<5> (PAD)
  Source Clock:      clk rising

  Data Path: Mask_7_1 to SegNum<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.236   0.613  Mask_7_1 (Mask_7_1)
     LUT6:I0->O            8   0.043   0.534  Pre<23><10>1 (Pre<11><10>)
     LUT4:I1->O            2   0.043   0.355  Pre<23><10>5 (Pre<23>)
     LUT6:I5->O            2   0.043   0.355  ADDERTREE_INTERNAL_Madd5_lut<0>6 (ADDERTREE_INTERNAL_Madd5_lut<0>)
     LUT6:I5->O            1   0.043   0.350  ADDERTREE_INTERNAL_Madd9 (ADDERTREE_INTERNAL_Madd9)
     LUT3:I2->O            1   0.043   0.000  ADDERTREE_INTERNAL_Madd9_lut<0>1 (ADDERTREE_INTERNAL_Madd9_lut<0>1)
     MUXCY:S->O            1   0.238   0.000  ADDERTREE_INTERNAL_Madd9_cy<0>_0 (ADDERTREE_INTERNAL_Madd9_cy<0>1)
     XORCY:CI->O           7   0.262   0.637  ADDERTREE_INTERNAL_Madd9_xor<0>_1 (ADDERTREE_INTERNAL_Madd_230)
     LUT6:I1->O            3   0.043   0.507  ADDERTREE_INTERNAL_Madd20_lut<0>311 (ADDERTREE_INTERNAL_Madd20_lut<0>31)
     LUT6:I3->O            1   0.043   0.405  Msub_FirstOne_Madd_xor<4>11_SW0 (N48)
     LUT6:I4->O           32   0.043   0.469  Msub_FirstOne_Madd_xor<4>11 (FirstOne<4>)
     MUXF7:S->O           33   0.234   0.625  firstAddr/Mmux_FirstOneAddr_2_f7_28 (FirstOneAddr<7>)
     LUT6:I3->O            1   0.043   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_lut<0> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<0> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<1> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<2> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<3> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<4> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<5> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<6> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<7> (firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<7>)
     MUXCY:CI->O          69   0.014   0.487  firstAddr/Mcompar_FirstOneAddr[31]_addr12[31]_equal_14_o_cy<8> (firstAddr/FirstOneAddr[31]_addr12[31]_equal_14_o)
     LUT2:I1->O            2   0.043   0.618  firstAddr/outmask<12>1 (outmask<12>)
     LUT6:I0->O            4   0.043   0.512  ADDERTREE_INTERNAL_Madd29_lut<0>1 (ADDERTREE_INTERNAL_Madd29_lut<0>)
     LUT6:I3->O            2   0.043   0.527  ADDERTREE_INTERNAL_Madd301 (ADDERTREE_INTERNAL_Madd30)
     LUT6:I2->O            2   0.043   0.618  ADDERTREE_INTERNAL_Madd30_lut<0>11 (ADDERTREE_INTERNAL_Madd30_lut<0>1)
     LUT6:I0->O            2   0.043   0.527  ADDERTREE_INTERNAL_Madd30_xor<0>21 (ADDERTREE_INTERNAL_Madd_1126)
     LUT6:I2->O            3   0.043   0.625  ADDERTREE_INTERNAL_Madd31_lut<0>121 (ADDERTREE_INTERNAL_Madd31_lut<0>12)
     LUT6:I0->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd31_cy<0>3_SW0 (N12)
     LUT6:I1->O            2   0.043   0.527  ADDERTREE_INTERNAL_Madd31_xor<0>41 (ADDERTREE_INTERNAL_Madd_341)
     LUT4:I0->O            2   0.043   0.608  ADDERTREE_INTERNAL_Madd42_lut<3>1 (ADDERTREE_INTERNAL_Madd42_lut<3>)
     LUT5:I0->O            2   0.043   0.618  ADDERTREE_INTERNAL_Madd42_cy<3>1 (ADDERTREE_INTERNAL_Madd42_cy<3>)
     LUT6:I0->O            1   0.043   0.339  ADDERTREE_INTERNAL_Madd42_cy<4>11 (SegNum_5_OBUF)
     OBUF:I->O                 0.000          SegNum_5_OBUF (SegNum<5>)
    ----------------------------------------
    Total                     13.643ns (2.176ns logic, 11.467ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stall'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.673ns (Levels of Logic = 1)
  Source:            stall_input (LATCH)
  Destination:       stall_input (PAD)
  Source Clock:      stall rising

  Data Path: stall_input to stall_input
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           1   0.334   0.339  stall_input (stall_input_OBUF)
     OBUF:I->O                 0.000          stall_input_OBUF (stall_input)
    ----------------------------------------
    Total                      0.673ns (0.334ns logic, 0.339ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.781|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock stall
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.657|         |         |         |
stall          |    1.504|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.81 secs
 
--> 

Total memory usage is 506244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    0 (   0 filtered)

