
[RAM DATA LOG]: created by system verilog testbench.

[          0] :           x
[          1] :           x
[          2] :           x
[          3] :           3
[          4] :           4
[          5] :           5
[          6] :           6
[          7] :           7
[          8] :           8
[          9] :           9
[         10] :          10
[         11] :           x
[         12] :           x
[         13] :           x
[         14] :           x
[         15] :           x
[         16] :           x
[         17] :           x
[         18] :           x
[         19] :           x
[         20] :           x
[         21] :           x
[         22] :           x
[         23] :           x
[         24] :           x
[         25] :           x
[         26] :           x
[         27] :           x
[         28] :           x
[         29] :           x
[         30] :           x
[         31] :           x
