// Seed: 1629058624
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    output wire id_7,
    output supply0 id_8,
    output wand id_9,
    output tri id_10,
    input wand id_11,
    output tri1 id_12,
    input wire id_13,
    output uwire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply0 id_17
);
  always @(posedge id_13) id_14 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7
);
  wire id_9;
  module_0(
      id_3,
      id_1,
      id_5,
      id_0,
      id_3,
      id_3,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_1,
      id_5,
      id_0,
      id_2,
      id_4
  );
endmodule
