Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 00f8fe1fc9b34e8586387b649ed3e8de --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot exercise1_behav xil_defaultlib.exercise1 -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture reg8 of entity xil_defaultlib.reg8 [reg8_default]
Compiling architecture my_mux of entity xil_defaultlib.mux2t1 [mux2t1_default]
Compiling architecture rt1_structural of entity xil_defaultlib.exercise1
Built simulation snapshot exercise1_behav
