
Geminstomat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004110  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080042e0  080042e0  000052e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043e0  080043e0  0000607c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080043e0  080043e0  000053e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080043e8  080043e8  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043e8  080043e8  000053e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043ec  080043ec  000053ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080043f0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  2000007c  0800446c  0000607c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  0800446c  000062ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da0f  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002313  00000000  00000000  00013abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e78  00000000  00000000  00015dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b3c  00000000  00000000  00016c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000227e1  00000000  00000000  00017784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011f02  00000000  00000000  00039f65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d17f3  00000000  00000000  0004be67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d65a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004108  00000000  00000000  0011d6a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001217a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080042c8 	.word	0x080042c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	080042c8 	.word	0x080042c8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	@ 0x28
 80005e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005f2:	2300      	movs	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]
 80005f6:	4b2d      	ldr	r3, [pc, #180]	@ (80006ac <MX_GPIO_Init+0xd0>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fa:	4a2c      	ldr	r2, [pc, #176]	@ (80006ac <MX_GPIO_Init+0xd0>)
 80005fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000600:	6313      	str	r3, [r2, #48]	@ 0x30
 8000602:	4b2a      	ldr	r3, [pc, #168]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800060e:	2300      	movs	r3, #0
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	4b26      	ldr	r3, [pc, #152]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	4a25      	ldr	r2, [pc, #148]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000618:	f043 0304 	orr.w	r3, r3, #4
 800061c:	6313      	str	r3, [r2, #48]	@ 0x30
 800061e:	4b23      	ldr	r3, [pc, #140]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000622:	f003 0304 	and.w	r3, r3, #4
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	2300      	movs	r3, #0
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	4b1f      	ldr	r3, [pc, #124]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	4a1e      	ldr	r2, [pc, #120]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6313      	str	r3, [r2, #48]	@ 0x30
 800063a:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <MX_GPIO_Init+0xd0>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	4b18      	ldr	r3, [pc, #96]	@ (80006ac <MX_GPIO_Init+0xd0>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	4a17      	ldr	r2, [pc, #92]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000650:	f043 0302 	orr.w	r3, r3, #2
 8000654:	6313      	str	r3, [r2, #48]	@ 0x30
 8000656:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	f003 0302 	and.w	r3, r3, #2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY_WINE_Pin|RELAY_WATER_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000668:	4811      	ldr	r0, [pc, #68]	@ (80006b0 <MX_GPIO_Init+0xd4>)
 800066a:	f001 fb03 	bl	8001c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_DOWN_Pin|BTN_START_Pin;
 800066e:	2307      	movs	r3, #7
 8000670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000672:	2300      	movs	r3, #0
 8000674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000676:	2301      	movs	r3, #1
 8000678:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4619      	mov	r1, r3
 8000680:	480c      	ldr	r0, [pc, #48]	@ (80006b4 <MX_GPIO_Init+0xd8>)
 8000682:	f001 f94b 	bl	800191c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RELAY_WINE_Pin|RELAY_WATER_Pin;
 8000686:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800068a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068c:	2301      	movs	r3, #1
 800068e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2300      	movs	r3, #0
 8000696:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4804      	ldr	r0, [pc, #16]	@ (80006b0 <MX_GPIO_Init+0xd4>)
 80006a0:	f001 f93c 	bl	800191c <HAL_GPIO_Init>

}
 80006a4:	bf00      	nop
 80006a6:	3728      	adds	r7, #40	@ 0x28
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40020000 	.word	0x40020000
 80006b4:	40020800 	.word	0x40020800

080006b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006bc:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006be:	4a13      	ldr	r2, [pc, #76]	@ (800070c <MX_I2C1_Init+0x54>)
 80006c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006c2:	4b11      	ldr	r3, [pc, #68]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006c4:	4a12      	ldr	r2, [pc, #72]	@ (8000710 <MX_I2C1_Init+0x58>)
 80006c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006de:	2200      	movs	r2, #0
 80006e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006e2:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006e8:	4b07      	ldr	r3, [pc, #28]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ee:	4b06      	ldr	r3, [pc, #24]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006f6:	f001 fad7 	bl	8001ca8 <HAL_I2C_Init>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000700:	f000 fda2 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000098 	.word	0x20000098
 800070c:	40005400 	.word	0x40005400
 8000710:	000186a0 	.word	0x000186a0

08000714 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a19      	ldr	r2, [pc, #100]	@ (8000798 <HAL_I2C_MspInit+0x84>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d12c      	bne.n	8000790 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	4b18      	ldr	r3, [pc, #96]	@ (800079c <HAL_I2C_MspInit+0x88>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a17      	ldr	r2, [pc, #92]	@ (800079c <HAL_I2C_MspInit+0x88>)
 8000740:	f043 0302 	orr.w	r3, r3, #2
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b15      	ldr	r3, [pc, #84]	@ (800079c <HAL_I2C_MspInit+0x88>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0302 	and.w	r3, r3, #2
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000752:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000758:	2312      	movs	r3, #18
 800075a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000760:	2303      	movs	r3, #3
 8000762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000764:	2304      	movs	r3, #4
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	4619      	mov	r1, r3
 800076e:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <HAL_I2C_MspInit+0x8c>)
 8000770:	f001 f8d4 	bl	800191c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	4b08      	ldr	r3, [pc, #32]	@ (800079c <HAL_I2C_MspInit+0x88>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	4a07      	ldr	r2, [pc, #28]	@ (800079c <HAL_I2C_MspInit+0x88>)
 800077e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000782:	6413      	str	r3, [r2, #64]	@ 0x40
 8000784:	4b05      	ldr	r3, [pc, #20]	@ (800079c <HAL_I2C_MspInit+0x88>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000790:	bf00      	nop
 8000792:	3728      	adds	r7, #40	@ 0x28
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40005400 	.word	0x40005400
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020400 	.word	0x40020400

080007a4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80007ae:	4a38      	ldr	r2, [pc, #224]	@ (8000890 <HD44780_Init+0xec>)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80007b4:	4b37      	ldr	r3, [pc, #220]	@ (8000894 <HD44780_Init+0xf0>)
 80007b6:	2208      	movs	r2, #8
 80007b8:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80007ba:	4b37      	ldr	r3, [pc, #220]	@ (8000898 <HD44780_Init+0xf4>)
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80007c0:	4b33      	ldr	r3, [pc, #204]	@ (8000890 <HD44780_Init+0xec>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d907      	bls.n	80007d8 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80007c8:	4b33      	ldr	r3, [pc, #204]	@ (8000898 <HD44780_Init+0xf4>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	f043 0308 	orr.w	r3, r3, #8
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	4b31      	ldr	r3, [pc, #196]	@ (8000898 <HD44780_Init+0xf4>)
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	e006      	b.n	80007e6 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80007d8:	4b2f      	ldr	r3, [pc, #188]	@ (8000898 <HD44780_Init+0xf4>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	f043 0304 	orr.w	r3, r3, #4
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000898 <HD44780_Init+0xf4>)
 80007e4:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 80007e6:	f000 f987 	bl	8000af8 <DelayInit>
  HAL_Delay(50);
 80007ea:	2032      	movs	r0, #50	@ 0x32
 80007ec:	f000 ff60 	bl	80016b0 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 80007f0:	4b28      	ldr	r3, [pc, #160]	@ (8000894 <HD44780_Init+0xf0>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	4618      	mov	r0, r3
 80007f6:	f000 f945 	bl	8000a84 <ExpanderWrite>
  HAL_Delay(1000);
 80007fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007fe:	f000 ff57 	bl	80016b0 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000802:	2030      	movs	r0, #48	@ 0x30
 8000804:	f000 f92c 	bl	8000a60 <Write4Bits>
  DelayUS(4500);
 8000808:	f241 1094 	movw	r0, #4500	@ 0x1194
 800080c:	f000 f99e 	bl	8000b4c <DelayUS>

  Write4Bits(0x03 << 4);
 8000810:	2030      	movs	r0, #48	@ 0x30
 8000812:	f000 f925 	bl	8000a60 <Write4Bits>
  DelayUS(4500);
 8000816:	f241 1094 	movw	r0, #4500	@ 0x1194
 800081a:	f000 f997 	bl	8000b4c <DelayUS>

  Write4Bits(0x03 << 4);
 800081e:	2030      	movs	r0, #48	@ 0x30
 8000820:	f000 f91e 	bl	8000a60 <Write4Bits>
  DelayUS(4500);
 8000824:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000828:	f000 f990 	bl	8000b4c <DelayUS>

  Write4Bits(0x02 << 4);
 800082c:	2020      	movs	r0, #32
 800082e:	f000 f917 	bl	8000a60 <Write4Bits>
  DelayUS(100);
 8000832:	2064      	movs	r0, #100	@ 0x64
 8000834:	f000 f98a 	bl	8000b4c <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000838:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <HD44780_Init+0xf4>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	f043 0320 	orr.w	r3, r3, #32
 8000840:	b2db      	uxtb	r3, r3
 8000842:	4618      	mov	r0, r3
 8000844:	f000 f8cf 	bl	80009e6 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000848:	4b14      	ldr	r3, [pc, #80]	@ (800089c <HD44780_Init+0xf8>)
 800084a:	2204      	movs	r2, #4
 800084c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 800084e:	f000 f875 	bl	800093c <HD44780_Display>
  HD44780_Clear();
 8000852:	f000 f82b 	bl	80008ac <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000856:	4b12      	ldr	r3, [pc, #72]	@ (80008a0 <HD44780_Init+0xfc>)
 8000858:	2202      	movs	r2, #2
 800085a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 800085c:	4b10      	ldr	r3, [pc, #64]	@ (80008a0 <HD44780_Init+0xfc>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	f043 0304 	orr.w	r3, r3, #4
 8000864:	b2db      	uxtb	r3, r3
 8000866:	4618      	mov	r0, r3
 8000868:	f000 f8bd 	bl	80009e6 <SendCommand>
  DelayUS(4500);
 800086c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000870:	f000 f96c 	bl	8000b4c <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000874:	490b      	ldr	r1, [pc, #44]	@ (80008a4 <HD44780_Init+0x100>)
 8000876:	2000      	movs	r0, #0
 8000878:	f000 f876 	bl	8000968 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 800087c:	490a      	ldr	r1, [pc, #40]	@ (80008a8 <HD44780_Init+0x104>)
 800087e:	2001      	movs	r0, #1
 8000880:	f000 f872 	bl	8000968 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000884:	f000 f81d 	bl	80008c2 <HD44780_Home>
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	200000ef 	.word	0x200000ef
 8000894:	200000f0 	.word	0x200000f0
 8000898:	200000ec 	.word	0x200000ec
 800089c:	200000ed 	.word	0x200000ed
 80008a0:	200000ee 	.word	0x200000ee
 80008a4:	20000000 	.word	0x20000000
 80008a8:	20000008 	.word	0x20000008

080008ac <HD44780_Clear>:

void HD44780_Clear()
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80008b0:	2001      	movs	r0, #1
 80008b2:	f000 f898 	bl	80009e6 <SendCommand>
  DelayUS(2000);
 80008b6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008ba:	f000 f947 	bl	8000b4c <DelayUS>
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <HD44780_Home>:

void HD44780_Home()
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80008c6:	2002      	movs	r0, #2
 80008c8:	f000 f88d 	bl	80009e6 <SendCommand>
  DelayUS(2000);
 80008cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008d0:	f000 f93c 	bl	8000b4c <DelayUS>
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80008d8:	b590      	push	{r4, r7, lr}
 80008da:	b087      	sub	sp, #28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	460a      	mov	r2, r1
 80008e2:	71fb      	strb	r3, [r7, #7]
 80008e4:	4613      	mov	r3, r2
 80008e6:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80008e8:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <HD44780_SetCursor+0x5c>)
 80008ea:	f107 0408 	add.w	r4, r7, #8
 80008ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80008f4:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <HD44780_SetCursor+0x60>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	79ba      	ldrb	r2, [r7, #6]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d303      	bcc.n	8000906 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <HD44780_SetCursor+0x60>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	3b01      	subs	r3, #1
 8000904:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000906:	79bb      	ldrb	r3, [r7, #6]
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	3318      	adds	r3, #24
 800090c:	443b      	add	r3, r7
 800090e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000912:	b2da      	uxtb	r2, r3
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	4413      	add	r3, r2
 8000918:	b2db      	uxtb	r3, r3
 800091a:	b25b      	sxtb	r3, r3
 800091c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000920:	b25b      	sxtb	r3, r3
 8000922:	b2db      	uxtb	r3, r3
 8000924:	4618      	mov	r0, r3
 8000926:	f000 f85e 	bl	80009e6 <SendCommand>
}
 800092a:	bf00      	nop
 800092c:	371c      	adds	r7, #28
 800092e:	46bd      	mov	sp, r7
 8000930:	bd90      	pop	{r4, r7, pc}
 8000932:	bf00      	nop
 8000934:	080042e0 	.word	0x080042e0
 8000938:	200000ef 	.word	0x200000ef

0800093c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000940:	4b08      	ldr	r3, [pc, #32]	@ (8000964 <HD44780_Display+0x28>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	f043 0304 	orr.w	r3, r3, #4
 8000948:	b2da      	uxtb	r2, r3
 800094a:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <HD44780_Display+0x28>)
 800094c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800094e:	4b05      	ldr	r3, [pc, #20]	@ (8000964 <HD44780_Display+0x28>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	f043 0308 	orr.w	r3, r3, #8
 8000956:	b2db      	uxtb	r3, r3
 8000958:	4618      	mov	r0, r3
 800095a:	f000 f844 	bl	80009e6 <SendCommand>
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	200000ed 	.word	0x200000ed

08000968 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	f003 0307 	and.w	r3, r3, #7
 800097a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 800097c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000980:	00db      	lsls	r3, r3, #3
 8000982:	b25b      	sxtb	r3, r3
 8000984:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000988:	b25b      	sxtb	r3, r3
 800098a:	b2db      	uxtb	r3, r3
 800098c:	4618      	mov	r0, r3
 800098e:	f000 f82a 	bl	80009e6 <SendCommand>
  for (int i=0; i<8; i++)
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	e009      	b.n	80009ac <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	683a      	ldr	r2, [r7, #0]
 800099c:	4413      	add	r3, r2
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 f82e 	bl	8000a02 <SendChar>
  for (int i=0; i<8; i++)
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3301      	adds	r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	2b07      	cmp	r3, #7
 80009b0:	ddf2      	ble.n	8000998 <HD44780_CreateSpecialChar+0x30>
  }
}
 80009b2:	bf00      	nop
 80009b4:	bf00      	nop
 80009b6:	3710      	adds	r7, #16
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80009c4:	e006      	b.n	80009d4 <HD44780_PrintStr+0x18>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	1c5a      	adds	r2, r3, #1
 80009ca:	607a      	str	r2, [r7, #4]
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f000 f817 	bl	8000a02 <SendChar>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d1f4      	bne.n	80009c6 <HD44780_PrintStr+0xa>
}
 80009dc:	bf00      	nop
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	4603      	mov	r3, r0
 80009ee:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	2100      	movs	r1, #0
 80009f4:	4618      	mov	r0, r3
 80009f6:	f000 f812 	bl	8000a1e <Send>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b082      	sub	sp, #8
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	4603      	mov	r3, r0
 8000a0a:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	2101      	movs	r1, #1
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 f804 	bl	8000a1e <Send>
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b084      	sub	sp, #16
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	4603      	mov	r3, r0
 8000a26:	460a      	mov	r2, r1
 8000a28:	71fb      	strb	r3, [r7, #7]
 8000a2a:	4613      	mov	r3, r2
 8000a2c:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	f023 030f 	bic.w	r3, r3, #15
 8000a34:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	011b      	lsls	r3, r3, #4
 8000a3a:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000a3c:	7bfa      	ldrb	r2, [r7, #15]
 8000a3e:	79bb      	ldrb	r3, [r7, #6]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	4618      	mov	r0, r3
 8000a46:	f000 f80b 	bl	8000a60 <Write4Bits>
  Write4Bits((lownib)|mode);
 8000a4a:	7bba      	ldrb	r2, [r7, #14]
 8000a4c:	79bb      	ldrb	r3, [r7, #6]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 f804 	bl	8000a60 <Write4Bits>
}
 8000a58:	bf00      	nop
 8000a5a:	3710      	adds	r7, #16
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 f809 	bl	8000a84 <ExpanderWrite>
  PulseEnable(value);
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f000 f821 	bl	8000abc <PulseEnable>
}
 8000a7a:	bf00      	nop
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
	...

08000a84 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af02      	add	r7, sp, #8
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <ExpanderWrite+0x30>)
 8000a90:	781a      	ldrb	r2, [r3, #0]
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000a9a:	f107 020f 	add.w	r2, r7, #15
 8000a9e:	230a      	movs	r3, #10
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	214e      	movs	r1, #78	@ 0x4e
 8000aa6:	4804      	ldr	r0, [pc, #16]	@ (8000ab8 <ExpanderWrite+0x34>)
 8000aa8:	f001 fa42 	bl	8001f30 <HAL_I2C_Master_Transmit>
}
 8000aac:	bf00      	nop
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	200000f0 	.word	0x200000f0
 8000ab8:	20000098 	.word	0x20000098

08000abc <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	f043 0304 	orr.w	r3, r3, #4
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff ffd8 	bl	8000a84 <ExpanderWrite>
  DelayUS(20);
 8000ad4:	2014      	movs	r0, #20
 8000ad6:	f000 f839 	bl	8000b4c <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	f023 0304 	bic.w	r3, r3, #4
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff ffce 	bl	8000a84 <ExpanderWrite>
  DelayUS(20);
 8000ae8:	2014      	movs	r0, #20
 8000aea:	f000 f82f 	bl	8000b4c <DelayUS>
}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <DelayInit>:

static void DelayInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000afc:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <DelayInit+0x4c>)
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	4a10      	ldr	r2, [pc, #64]	@ (8000b44 <DelayInit+0x4c>)
 8000b02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000b06:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000b08:	4b0e      	ldr	r3, [pc, #56]	@ (8000b44 <DelayInit+0x4c>)
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b44 <DelayInit+0x4c>)
 8000b0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b12:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000b14:	4b0c      	ldr	r3, [pc, #48]	@ (8000b48 <DelayInit+0x50>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a0b      	ldr	r2, [pc, #44]	@ (8000b48 <DelayInit+0x50>)
 8000b1a:	f023 0301 	bic.w	r3, r3, #1
 8000b1e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000b20:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <DelayInit+0x50>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a08      	ldr	r2, [pc, #32]	@ (8000b48 <DelayInit+0x50>)
 8000b26:	f043 0301 	orr.w	r3, r3, #1
 8000b2a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <DelayInit+0x50>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000b32:	bf00      	nop
  __ASM volatile ("NOP");
 8000b34:	bf00      	nop
  __ASM volatile ("NOP");
 8000b36:	bf00      	nop
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000edf0 	.word	0xe000edf0
 8000b48:	e0001000 	.word	0xe0001000

08000b4c <DelayUS>:

static void DelayUS(uint32_t us) {
 8000b4c:	b480      	push	{r7}
 8000b4e:	b087      	sub	sp, #28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000b54:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <DelayUS+0x44>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a0e      	ldr	r2, [pc, #56]	@ (8000b94 <DelayUS+0x48>)
 8000b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5e:	0c9a      	lsrs	r2, r3, #18
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	fb02 f303 	mul.w	r3, r2, r3
 8000b66:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8000b68:	4b0b      	ldr	r3, [pc, #44]	@ (8000b98 <DelayUS+0x4c>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <DelayUS+0x4c>)
 8000b70:	685a      	ldr	r2, [r3, #4]
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	697a      	ldr	r2, [r7, #20]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d8f6      	bhi.n	8000b6e <DelayUS+0x22>
}
 8000b80:	bf00      	nop
 8000b82:	bf00      	nop
 8000b84:	371c      	adds	r7, #28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	20000020 	.word	0x20000020
 8000b94:	431bde83 	.word	0x431bde83
 8000b98:	e0001000 	.word	0xe0001000

08000b9c <BTN_SELECT_Pressed>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline uint8_t BTN_SELECT_Pressed(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(BTN_SELECT_PORT, BTN_SELECT_PIN) == GPIO_PIN_RESET);
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	4805      	ldr	r0, [pc, #20]	@ (8000bb8 <BTN_SELECT_Pressed+0x1c>)
 8000ba4:	f001 f84e 	bl	8001c44 <HAL_GPIO_ReadPin>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	bf0c      	ite	eq
 8000bae:	2301      	moveq	r3, #1
 8000bb0:	2300      	movne	r3, #0
 8000bb2:	b2db      	uxtb	r3, r3
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	40020800 	.word	0x40020800

08000bbc <BTN_START_Pressed>:

static inline uint8_t BTN_START_Pressed(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(BTN_START_PORT, BTN_START_PIN) == GPIO_PIN_RESET);
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	4805      	ldr	r0, [pc, #20]	@ (8000bd8 <BTN_START_Pressed+0x1c>)
 8000bc4:	f001 f83e 	bl	8001c44 <HAL_GPIO_ReadPin>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	bf0c      	ite	eq
 8000bce:	2301      	moveq	r3, #1
 8000bd0:	2300      	movne	r3, #0
 8000bd2:	b2db      	uxtb	r3, r3
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40020800 	.word	0x40020800

08000bdc <update_drink_ratio>:

static void update_drink_ratio(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  switch (selected_drink)
 8000be0:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <update_drink_ratio+0x5c>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d014      	beq.n	8000c12 <update_drink_ratio+0x36>
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	dc19      	bgt.n	8000c20 <update_drink_ratio+0x44>
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d002      	beq.n	8000bf6 <update_drink_ratio+0x1a>
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d007      	beq.n	8000c04 <update_drink_ratio+0x28>
 8000bf4:	e014      	b.n	8000c20 <update_drink_ratio+0x44>
  {
    case DRINK_SKROPEC:
      wine_percent = 20; water_percent = 80;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <update_drink_ratio+0x60>)
 8000bf8:	2214      	movs	r2, #20
 8000bfa:	701a      	strb	r2, [r3, #0]
 8000bfc:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <update_drink_ratio+0x64>)
 8000bfe:	2250      	movs	r2, #80	@ 0x50
 8000c00:	701a      	strb	r2, [r3, #0]
      break;
 8000c02:	e014      	b.n	8000c2e <update_drink_ratio+0x52>
    case DRINK_SPORTSKI:
      wine_percent = 30; water_percent = 70;
 8000c04:	4b0d      	ldr	r3, [pc, #52]	@ (8000c3c <update_drink_ratio+0x60>)
 8000c06:	221e      	movs	r2, #30
 8000c08:	701a      	strb	r2, [r3, #0]
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <update_drink_ratio+0x64>)
 8000c0c:	2246      	movs	r2, #70	@ 0x46
 8000c0e:	701a      	strb	r2, [r3, #0]
      break;
 8000c10:	e00d      	b.n	8000c2e <update_drink_ratio+0x52>
    case DRINK_POLA_POLA:
      wine_percent = 50; water_percent = 50;
 8000c12:	4b0a      	ldr	r3, [pc, #40]	@ (8000c3c <update_drink_ratio+0x60>)
 8000c14:	2232      	movs	r2, #50	@ 0x32
 8000c16:	701a      	strb	r2, [r3, #0]
 8000c18:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <update_drink_ratio+0x64>)
 8000c1a:	2232      	movs	r2, #50	@ 0x32
 8000c1c:	701a      	strb	r2, [r3, #0]
      break;
 8000c1e:	e006      	b.n	8000c2e <update_drink_ratio+0x52>
    default:
      wine_percent = 30; water_percent = 70;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <update_drink_ratio+0x60>)
 8000c22:	221e      	movs	r2, #30
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <update_drink_ratio+0x64>)
 8000c28:	2246      	movs	r2, #70	@ 0x46
 8000c2a:	701a      	strb	r2, [r3, #0]
      break;
 8000c2c:	bf00      	nop
  }
}
 8000c2e:	bf00      	nop
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	20000108 	.word	0x20000108
 8000c3c:	2000001c 	.word	0x2000001c
 8000c40:	2000001d 	.word	0x2000001d

08000c44 <lcd_show_menu>:

static void lcd_show_menu(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  // Prikaz: "Odabir:" + naziv opcije
  HD44780_SetCursor(0,0);
 8000c48:	2100      	movs	r1, #0
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f7ff fe44 	bl	80008d8 <HD44780_SetCursor>
  HD44780_PrintStr("Odabir:        ");
 8000c50:	4813      	ldr	r0, [pc, #76]	@ (8000ca0 <lcd_show_menu+0x5c>)
 8000c52:	f7ff feb3 	bl	80009bc <HD44780_PrintStr>

  HD44780_SetCursor(0,1);
 8000c56:	2101      	movs	r1, #1
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f7ff fe3d 	bl	80008d8 <HD44780_SetCursor>
  HD44780_PrintStr("> ");
 8000c5e:	4811      	ldr	r0, [pc, #68]	@ (8000ca4 <lcd_show_menu+0x60>)
 8000c60:	f7ff feac 	bl	80009bc <HD44780_PrintStr>

  switch (selected_drink)
 8000c64:	4b10      	ldr	r3, [pc, #64]	@ (8000ca8 <lcd_show_menu+0x64>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b02      	cmp	r3, #2
 8000c6a:	d00e      	beq.n	8000c8a <lcd_show_menu+0x46>
 8000c6c:	2b02      	cmp	r3, #2
 8000c6e:	dc10      	bgt.n	8000c92 <lcd_show_menu+0x4e>
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d002      	beq.n	8000c7a <lcd_show_menu+0x36>
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d004      	beq.n	8000c82 <lcd_show_menu+0x3e>
 8000c78:	e00b      	b.n	8000c92 <lcd_show_menu+0x4e>
  {
    case DRINK_SKROPEC:
      HD44780_PrintStr("Skropec     ");
 8000c7a:	480c      	ldr	r0, [pc, #48]	@ (8000cac <lcd_show_menu+0x68>)
 8000c7c:	f7ff fe9e 	bl	80009bc <HD44780_PrintStr>
      break;
 8000c80:	e00b      	b.n	8000c9a <lcd_show_menu+0x56>
    case DRINK_SPORTSKI:
      HD44780_PrintStr("Sportski    ");
 8000c82:	480b      	ldr	r0, [pc, #44]	@ (8000cb0 <lcd_show_menu+0x6c>)
 8000c84:	f7ff fe9a 	bl	80009bc <HD44780_PrintStr>
      break;
 8000c88:	e007      	b.n	8000c9a <lcd_show_menu+0x56>
    case DRINK_POLA_POLA:
      HD44780_PrintStr("Pola-pola   ");
 8000c8a:	480a      	ldr	r0, [pc, #40]	@ (8000cb4 <lcd_show_menu+0x70>)
 8000c8c:	f7ff fe96 	bl	80009bc <HD44780_PrintStr>
      break;
 8000c90:	e003      	b.n	8000c9a <lcd_show_menu+0x56>
    default:
      HD44780_PrintStr("???         ");
 8000c92:	4809      	ldr	r0, [pc, #36]	@ (8000cb8 <lcd_show_menu+0x74>)
 8000c94:	f7ff fe92 	bl	80009bc <HD44780_PrintStr>
      break;
 8000c98:	bf00      	nop
  }
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	080042f0 	.word	0x080042f0
 8000ca4:	08004300 	.word	0x08004300
 8000ca8:	20000108 	.word	0x20000108
 8000cac:	08004304 	.word	0x08004304
 8000cb0:	08004314 	.word	0x08004314
 8000cb4:	08004324 	.word	0x08004324
 8000cb8:	08004334 	.word	0x08004334

08000cbc <PUMP_WINE_ON>:

// ===== PUMP / RELAY CONTROL =====
// ===== PUMP / RELAY CONTROL (ACTIVE HIGH) =====
static inline void PUMP_WINE_ON(void)   { HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);   }
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cc6:	4802      	ldr	r0, [pc, #8]	@ (8000cd0 <PUMP_WINE_ON+0x14>)
 8000cc8:	f000 ffd4 	bl	8001c74 <HAL_GPIO_WritePin>
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020000 	.word	0x40020000

08000cd4 <PUMP_WINE_OFF>:
static inline void PUMP_WINE_OFF(void)  { HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); }
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cde:	4802      	ldr	r0, [pc, #8]	@ (8000ce8 <PUMP_WINE_OFF+0x14>)
 8000ce0:	f000 ffc8 	bl	8001c74 <HAL_GPIO_WritePin>
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40020000 	.word	0x40020000

08000cec <PUMP_WATER_ON>:
static inline void PUMP_WATER_ON(void)  { HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   }
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cf6:	4802      	ldr	r0, [pc, #8]	@ (8000d00 <PUMP_WATER_ON+0x14>)
 8000cf8:	f000 ffbc 	bl	8001c74 <HAL_GPIO_WritePin>
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40020000 	.word	0x40020000

08000d04 <PUMP_WATER_OFF>:
static inline void PUMP_WATER_OFF(void) { HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); }
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d0e:	4802      	ldr	r0, [pc, #8]	@ (8000d18 <PUMP_WATER_OFF+0x14>)
 8000d10:	f000 ffb0 	bl	8001c74 <HAL_GPIO_WritePin>
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40020000 	.word	0x40020000

08000d1c <seconds_to_ticks>:


static uint32_t seconds_to_ticks(float sec)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	ed87 0a01 	vstr	s0, [r7, #4]
  if (sec <= 0.0f) return 0;
 8000d26:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d32:	d801      	bhi.n	8000d38 <seconds_to_ticks+0x1c>
 8000d34:	2300      	movs	r3, #0
 8000d36:	e01d      	b.n	8000d74 <seconds_to_ticks+0x58>
  float ticks_f = sec * 100.0f; // 100 tickova = 1s
 8000d38:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d3c:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000d80 <seconds_to_ticks+0x64>
 8000d40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d44:	edc7 7a03 	vstr	s15, [r7, #12]
  if (ticks_f < 1.0f) ticks_f = 1.0f;
 8000d48:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000d50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d58:	d502      	bpl.n	8000d60 <seconds_to_ticks+0x44>
 8000d5a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000d5e:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(ticks_f + 0.5f);
 8000d60:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d64:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000d68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d70:	ee17 3a90 	vmov	r3, s15
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	42c80000 	.word	0x42c80000

08000d84 <compute_targets>:

static void compute_targets(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  target_wine_ml  = (uint16_t)((total_ml * wine_percent) / 100);
 8000d88:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <compute_targets+0x40>)
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <compute_targets+0x44>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	fb02 f303 	mul.w	r3, r2, r3
 8000d96:	4a0d      	ldr	r2, [pc, #52]	@ (8000dcc <compute_targets+0x48>)
 8000d98:	fb82 1203 	smull	r1, r2, r2, r3
 8000d9c:	1152      	asrs	r2, r2, #5
 8000d9e:	17db      	asrs	r3, r3, #31
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	b29a      	uxth	r2, r3
 8000da4:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd0 <compute_targets+0x4c>)
 8000da6:	801a      	strh	r2, [r3, #0]
  target_water_ml = (uint16_t)(total_ml - target_wine_ml);
 8000da8:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <compute_targets+0x40>)
 8000daa:	881a      	ldrh	r2, [r3, #0]
 8000dac:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <compute_targets+0x4c>)
 8000dae:	881b      	ldrh	r3, [r3, #0]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <compute_targets+0x50>)
 8000db6:	801a      	strh	r2, [r3, #0]
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	20000010 	.word	0x20000010
 8000dc8:	2000001c 	.word	0x2000001c
 8000dcc:	51eb851f 	.word	0x51eb851f
 8000dd0:	200000fe 	.word	0x200000fe
 8000dd4:	20000100 	.word	0x20000100

08000dd8 <stop_all>:

static void stop_all(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  PUMP_WINE_OFF();
 8000ddc:	f7ff ff7a 	bl	8000cd4 <PUMP_WINE_OFF>
  PUMP_WATER_OFF();
 8000de0:	f7ff ff90 	bl	8000d04 <PUMP_WATER_OFF>
  phase_ticks_left = 0;
 8000de4:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <stop_all+0x24>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
  state = ST_IDLE;
 8000dea:	4b05      	ldr	r3, [pc, #20]	@ (8000e00 <stop_all+0x28>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	701a      	strb	r2, [r3, #0]
  start_request = 0;
 8000df0:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <stop_all+0x2c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	701a      	strb	r2, [r3, #0]
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000104 	.word	0x20000104
 8000e00:	200000fc 	.word	0x200000fc
 8000e04:	20000109 	.word	0x20000109

08000e08 <start_cycle>:

static void start_cycle(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
  compute_targets();
 8000e0e:	f7ff ffb9 	bl	8000d84 <compute_targets>

  float wine_s = (flow_wine_ml_s > 0.01f) ? ((float)target_wine_ml / flow_wine_ml_s) : 0.0f;
 8000e12:	4b17      	ldr	r3, [pc, #92]	@ (8000e70 <start_cycle+0x68>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000e74 <start_cycle+0x6c>
 8000e1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e24:	dd0b      	ble.n	8000e3e <start_cycle+0x36>
 8000e26:	4b14      	ldr	r3, [pc, #80]	@ (8000e78 <start_cycle+0x70>)
 8000e28:	881b      	ldrh	r3, [r3, #0]
 8000e2a:	ee07 3a90 	vmov	s15, r3
 8000e2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000e32:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <start_cycle+0x68>)
 8000e34:	ed93 7a00 	vldr	s14, [r3]
 8000e38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e3c:	e001      	b.n	8000e42 <start_cycle+0x3a>
 8000e3e:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8000e7c <start_cycle+0x74>
 8000e42:	edc7 7a01 	vstr	s15, [r7, #4]

  phase_ticks_left = seconds_to_ticks(wine_s);
 8000e46:	ed97 0a01 	vldr	s0, [r7, #4]
 8000e4a:	f7ff ff67 	bl	8000d1c <seconds_to_ticks>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	4a0b      	ldr	r2, [pc, #44]	@ (8000e80 <start_cycle+0x78>)
 8000e52:	6013      	str	r3, [r2, #0]

  PUMP_WATER_OFF();
 8000e54:	f7ff ff56 	bl	8000d04 <PUMP_WATER_OFF>
  PUMP_WINE_ON();
 8000e58:	f7ff ff30 	bl	8000cbc <PUMP_WINE_ON>
  state = ST_RUN_WINE;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <start_cycle+0x7c>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	701a      	strb	r2, [r3, #0]

  start_request = 0;
 8000e62:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <start_cycle+0x80>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	701a      	strb	r2, [r3, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000014 	.word	0x20000014
 8000e74:	3c23d70a 	.word	0x3c23d70a
 8000e78:	200000fe 	.word	0x200000fe
 8000e7c:	00000000 	.word	0x00000000
 8000e80:	20000104 	.word	0x20000104
 8000e84:	200000fc 	.word	0x200000fc
 8000e88:	20000109 	.word	0x20000109

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8000e92:	f000 fb9b 	bl	80015cc <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000e96:	f000 f8ff 	bl	8001098 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  // dobro za drivere koji koriste SystemCoreClock (DWT delay u LCD driveru)
  SystemCoreClockUpdate();
 8000e9a:	f000 fa85 	bl	80013a8 <SystemCoreClockUpdate>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e9e:	f7ff fb9d 	bl	80005dc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ea2:	f7ff fc09 	bl	80006b8 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000ea6:	f000 faf5 	bl	8001494 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  // pocetni omjer
  update_drink_ratio();
 8000eaa:	f7ff fe97 	bl	8000bdc <update_drink_ratio>

  // LCD init
  //HAL_Delay(50);          // LCD settle time
  HD44780_Init(2);
 8000eae:	2002      	movs	r0, #2
 8000eb0:	f7ff fc78 	bl	80007a4 <HD44780_Init>
  HD44780_Clear();
 8000eb4:	f7ff fcfa 	bl	80008ac <HD44780_Clear>
  PUMP_WINE_OFF();
 8000eb8:	f7ff ff0c 	bl	8000cd4 <PUMP_WINE_OFF>
  PUMP_WATER_OFF();
 8000ebc:	f7ff ff22 	bl	8000d04 <PUMP_WATER_OFF>

  // prikazi pocetni meni
  lcd_show_menu();
 8000ec0:	f7ff fec0 	bl	8000c44 <lcd_show_menu>

  // Timer start (nakon LCD init-a)
  HAL_TIM_Base_Start_IT(&htim2);
 8000ec4:	4862      	ldr	r0, [pc, #392]	@ (8001050 <main+0x1c4>)
 8000ec6:	f002 f92b 	bl	8003120 <HAL_TIM_Base_Start_IT>
    // --- debounce + "one press = one akcija" (edge detect) ---
    static uint32_t last_btn_time = 0;
    static uint8_t sel_prev = 0;
    static uint8_t start_prev = 0;

    uint8_t sel_now = BTN_SELECT_Pressed();
 8000eca:	f7ff fe67 	bl	8000b9c <BTN_SELECT_Pressed>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	75fb      	strb	r3, [r7, #23]
    uint8_t start_now = BTN_START_Pressed();
 8000ed2:	f7ff fe73 	bl	8000bbc <BTN_START_Pressed>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	75bb      	strb	r3, [r7, #22]

    // reagiramo samo kad prodje debounce vrijeme
    if ((g_tick10ms - last_btn_time) >= DEBOUNCE_TICKS)
 8000eda:	4b5e      	ldr	r3, [pc, #376]	@ (8001054 <main+0x1c8>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b5e      	ldr	r3, [pc, #376]	@ (8001058 <main+0x1cc>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b13      	cmp	r3, #19
 8000ee6:	d942      	bls.n	8000f6e <main+0xe2>
    {
      // SELECT: reagiraj na prijelaz 0->1 (stisnuto)
    	if (sel_now && !sel_prev)
 8000ee8:	7dfb      	ldrb	r3, [r7, #23]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d01e      	beq.n	8000f2c <main+0xa0>
 8000eee:	4b5b      	ldr	r3, [pc, #364]	@ (800105c <main+0x1d0>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d11a      	bne.n	8000f2c <main+0xa0>
    	{
    	  last_btn_time = g_tick10ms;
 8000ef6:	4b57      	ldr	r3, [pc, #348]	@ (8001054 <main+0x1c8>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a57      	ldr	r2, [pc, #348]	@ (8001058 <main+0x1cc>)
 8000efc:	6013      	str	r3, [r2, #0]

    	  if (state == ST_IDLE)   // samo u idle se smije mijenjati recept
 8000efe:	4b58      	ldr	r3, [pc, #352]	@ (8001060 <main+0x1d4>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d112      	bne.n	8000f2c <main+0xa0>
    	  {
    	    selected_drink = (drink_t)((selected_drink + 1) % DRINK_COUNT);
 8000f06:	4b57      	ldr	r3, [pc, #348]	@ (8001064 <main+0x1d8>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	1c5a      	adds	r2, r3, #1
 8000f0c:	4b56      	ldr	r3, [pc, #344]	@ (8001068 <main+0x1dc>)
 8000f0e:	fb83 3102 	smull	r3, r1, r3, r2
 8000f12:	17d3      	asrs	r3, r2, #31
 8000f14:	1ac9      	subs	r1, r1, r3
 8000f16:	460b      	mov	r3, r1
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	440b      	add	r3, r1
 8000f1c:	1ad1      	subs	r1, r2, r3
 8000f1e:	b2ca      	uxtb	r2, r1
 8000f20:	4b50      	ldr	r3, [pc, #320]	@ (8001064 <main+0x1d8>)
 8000f22:	701a      	strb	r2, [r3, #0]
    	    update_drink_ratio();
 8000f24:	f7ff fe5a 	bl	8000bdc <update_drink_ratio>
    	    lcd_show_menu();
 8000f28:	f7ff fe8c 	bl	8000c44 <lcd_show_menu>
    	  }
    	}

      // START: reagiraj na prijelaz 0->1 (stisnuto)
    	if (start_now && !start_prev)
 8000f2c:	7dbb      	ldrb	r3, [r7, #22]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d01d      	beq.n	8000f6e <main+0xe2>
 8000f32:	4b4e      	ldr	r3, [pc, #312]	@ (800106c <main+0x1e0>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d119      	bne.n	8000f6e <main+0xe2>
    	{
    	  last_btn_time = g_tick10ms;
 8000f3a:	4b46      	ldr	r3, [pc, #280]	@ (8001054 <main+0x1c8>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a46      	ldr	r2, [pc, #280]	@ (8001058 <main+0x1cc>)
 8000f40:	6013      	str	r3, [r2, #0]

    	  if (state == ST_IDLE)
 8000f42:	4b47      	ldr	r3, [pc, #284]	@ (8001060 <main+0x1d4>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d103      	bne.n	8000f52 <main+0xc6>
    	  {
    	    start_request = 1;   // okidac
 8000f4a:	4b49      	ldr	r3, [pc, #292]	@ (8001070 <main+0x1e4>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	701a      	strb	r2, [r3, #0]
 8000f50:	e00d      	b.n	8000f6e <main+0xe2>
    	  }
    	  else if (state == ST_DONE)
 8000f52:	4b43      	ldr	r3, [pc, #268]	@ (8001060 <main+0x1d4>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	2b03      	cmp	r3, #3
 8000f58:	d105      	bne.n	8000f66 <main+0xda>
    	  {
    	    state = ST_IDLE;
 8000f5a:	4b41      	ldr	r3, [pc, #260]	@ (8001060 <main+0x1d4>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
    	    lcd_show_menu();
 8000f60:	f7ff fe70 	bl	8000c44 <lcd_show_menu>
 8000f64:	e003      	b.n	8000f6e <main+0xe2>
    	  }
    	  else
    	  {
    	    // ako radi (vino/voda), klik START -> STOP
    	    stop_all();
 8000f66:	f7ff ff37 	bl	8000dd8 <stop_all>
    	    lcd_show_menu();
 8000f6a:	f7ff fe6b 	bl	8000c44 <lcd_show_menu>
    	  }
    	}
    }

    sel_prev = sel_now;
 8000f6e:	4a3b      	ldr	r2, [pc, #236]	@ (800105c <main+0x1d0>)
 8000f70:	7dfb      	ldrb	r3, [r7, #23]
 8000f72:	7013      	strb	r3, [r2, #0]
    start_prev = start_now;
 8000f74:	4a3d      	ldr	r2, [pc, #244]	@ (800106c <main+0x1e0>)
 8000f76:	7dbb      	ldrb	r3, [r7, #22]
 8000f78:	7013      	strb	r3, [r2, #0]

    if (start_request && state == ST_IDLE)
 8000f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001070 <main+0x1e4>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d005      	beq.n	8000f8e <main+0x102>
 8000f82:	4b37      	ldr	r3, [pc, #220]	@ (8001060 <main+0x1d4>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <main+0x102>
    {
      start_cycle();
 8000f8a:	f7ff ff3d 	bl	8000e08 <start_cycle>
    }

    char line[17];

    if (state == ST_IDLE)
 8000f8e:	4b34      	ldr	r3, [pc, #208]	@ (8001060 <main+0x1d4>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d099      	beq.n	8000eca <main+0x3e>
    {
      // meni vec prikazujemo kad mijenjas opciju
    }
    else if (state == ST_RUN_WINE)
 8000f96:	4b32      	ldr	r3, [pc, #200]	@ (8001060 <main+0x1d4>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d11f      	bne.n	8000fde <main+0x152>
    {
      HD44780_SetCursor(0,0);
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff fc99 	bl	80008d8 <HD44780_SetCursor>
      HD44780_PrintStr("Tocim VINO     ");
 8000fa6:	4833      	ldr	r0, [pc, #204]	@ (8001074 <main+0x1e8>)
 8000fa8:	f7ff fd08 	bl	80009bc <HD44780_PrintStr>

      HD44780_SetCursor(0,1);
 8000fac:	2101      	movs	r1, #1
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f7ff fc92 	bl	80008d8 <HD44780_SetCursor>
      snprintf(line, sizeof(line), "%3uml %3lus    ",
 8000fb4:	4b30      	ldr	r3, [pc, #192]	@ (8001078 <main+0x1ec>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4b30      	ldr	r3, [pc, #192]	@ (800107c <main+0x1f0>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a30      	ldr	r2, [pc, #192]	@ (8001080 <main+0x1f4>)
 8000fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fc4:	095b      	lsrs	r3, r3, #5
 8000fc6:	1d38      	adds	r0, r7, #4
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4a2d      	ldr	r2, [pc, #180]	@ (8001084 <main+0x1f8>)
 8000fce:	2111      	movs	r1, #17
 8000fd0:	f002 fcc6 	bl	8003960 <sniprintf>
               target_wine_ml, (unsigned long)(phase_ticks_left/100));
      HD44780_PrintStr(line);
 8000fd4:	1d3b      	adds	r3, r7, #4
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fcf0 	bl	80009bc <HD44780_PrintStr>
 8000fdc:	e775      	b.n	8000eca <main+0x3e>
    }
    else if (state == ST_RUN_WATER)
 8000fde:	4b20      	ldr	r3, [pc, #128]	@ (8001060 <main+0x1d4>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d11f      	bne.n	8001026 <main+0x19a>
    {
      HD44780_SetCursor(0,0);
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f7ff fc75 	bl	80008d8 <HD44780_SetCursor>
      HD44780_PrintStr("Tocim VODU     ");
 8000fee:	4826      	ldr	r0, [pc, #152]	@ (8001088 <main+0x1fc>)
 8000ff0:	f7ff fce4 	bl	80009bc <HD44780_PrintStr>

      HD44780_SetCursor(0,1);
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f7ff fc6e 	bl	80008d8 <HD44780_SetCursor>
      snprintf(line, sizeof(line), "%3uml %3lus    ",
 8000ffc:	4b23      	ldr	r3, [pc, #140]	@ (800108c <main+0x200>)
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	4619      	mov	r1, r3
 8001002:	4b1e      	ldr	r3, [pc, #120]	@ (800107c <main+0x1f0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a1e      	ldr	r2, [pc, #120]	@ (8001080 <main+0x1f4>)
 8001008:	fba2 2303 	umull	r2, r3, r2, r3
 800100c:	095b      	lsrs	r3, r3, #5
 800100e:	1d38      	adds	r0, r7, #4
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	460b      	mov	r3, r1
 8001014:	4a1b      	ldr	r2, [pc, #108]	@ (8001084 <main+0x1f8>)
 8001016:	2111      	movs	r1, #17
 8001018:	f002 fca2 	bl	8003960 <sniprintf>
               target_water_ml, (unsigned long)(phase_ticks_left/100));
      HD44780_PrintStr(line);
 800101c:	1d3b      	adds	r3, r7, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fccc 	bl	80009bc <HD44780_PrintStr>
 8001024:	e751      	b.n	8000eca <main+0x3e>
    }
    else if (state == ST_DONE)
 8001026:	4b0e      	ldr	r3, [pc, #56]	@ (8001060 <main+0x1d4>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b03      	cmp	r3, #3
 800102c:	f47f af4d 	bne.w	8000eca <main+0x3e>
    {
      HD44780_SetCursor(0,0);
 8001030:	2100      	movs	r1, #0
 8001032:	2000      	movs	r0, #0
 8001034:	f7ff fc50 	bl	80008d8 <HD44780_SetCursor>
      HD44780_PrintStr("Gotovo!        ");
 8001038:	4815      	ldr	r0, [pc, #84]	@ (8001090 <main+0x204>)
 800103a:	f7ff fcbf 	bl	80009bc <HD44780_PrintStr>
      HD44780_SetCursor(0,1);
 800103e:	2101      	movs	r1, #1
 8001040:	2000      	movs	r0, #0
 8001042:	f7ff fc49 	bl	80008d8 <HD44780_SetCursor>
      HD44780_PrintStr("START=reset    ");
 8001046:	4813      	ldr	r0, [pc, #76]	@ (8001094 <main+0x208>)
 8001048:	f7ff fcb8 	bl	80009bc <HD44780_PrintStr>
  {
 800104c:	e73d      	b.n	8000eca <main+0x3e>
 800104e:	bf00      	nop
 8001050:	20000118 	.word	0x20000118
 8001054:	200000f4 	.word	0x200000f4
 8001058:	2000010c 	.word	0x2000010c
 800105c:	20000110 	.word	0x20000110
 8001060:	200000fc 	.word	0x200000fc
 8001064:	20000108 	.word	0x20000108
 8001068:	55555556 	.word	0x55555556
 800106c:	20000111 	.word	0x20000111
 8001070:	20000109 	.word	0x20000109
 8001074:	08004344 	.word	0x08004344
 8001078:	200000fe 	.word	0x200000fe
 800107c:	20000104 	.word	0x20000104
 8001080:	51eb851f 	.word	0x51eb851f
 8001084:	08004354 	.word	0x08004354
 8001088:	08004364 	.word	0x08004364
 800108c:	20000100 	.word	0x20000100
 8001090:	08004374 	.word	0x08004374
 8001094:	08004384 	.word	0x08004384

08001098 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b094      	sub	sp, #80	@ 0x50
 800109c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800109e:	f107 031c 	add.w	r3, r7, #28
 80010a2:	2234      	movs	r2, #52	@ 0x34
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f002 fc90 	bl	80039cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ac:	f107 0308 	add.w	r3, r7, #8
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <SystemClock_Config+0xb8>)
 80010c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c4:	4a22      	ldr	r2, [pc, #136]	@ (8001150 <SystemClock_Config+0xb8>)
 80010c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80010cc:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <SystemClock_Config+0xb8>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010d8:	2300      	movs	r3, #0
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001154 <SystemClock_Config+0xbc>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001154 <SystemClock_Config+0xbc>)
 80010e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <SystemClock_Config+0xbc>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010f4:	603b      	str	r3, [r7, #0]
 80010f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010f8:	2302      	movs	r3, #2
 80010fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010fc:	2301      	movs	r3, #1
 80010fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue =RCC_HSICALIBRATION_DEFAULT;
 8001100:	2310      	movs	r3, #16
 8001102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001104:	2300      	movs	r3, #0
 8001106:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	4618      	mov	r0, r3
 800110e:	f001 fd19 	bl	8002b44 <HAL_RCC_OscConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001118:	f000 f896 	bl	8001248 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800111c:	230f      	movs	r3, #15
 800111e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001120:	2300      	movs	r3, #0
 8001122:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001124:	2300      	movs	r3, #0
 8001126:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001130:	f107 0308 	add.w	r3, r7, #8
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f001 fa54 	bl	80025e4 <HAL_RCC_ClockConfig>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001142:	f000 f881 	bl	8001248 <Error_Handler>
  }
}
 8001146:	bf00      	nop
 8001148:	3750      	adds	r7, #80	@ 0x50
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40023800 	.word	0x40023800
 8001154:	40007000 	.word	0x40007000

08001158 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001168:	d158      	bne.n	800121c <HAL_TIM_PeriodElapsedCallback+0xc4>
  {
    // 10ms tick
    g_tick10ms++;
 800116a:	4b2e      	ldr	r3, [pc, #184]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	3301      	adds	r3, #1
 8001170:	4a2c      	ldr	r2, [pc, #176]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001172:	6013      	str	r3, [r2, #0]

    // Odbrojavanje faze pumpi (svakih 10ms!)
    if (phase_ticks_left > 0)
 8001174:	4b2c      	ldr	r3, [pc, #176]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d03e      	beq.n	80011fa <HAL_TIM_PeriodElapsedCallback+0xa2>
    {
      phase_ticks_left--;
 800117c:	4b2a      	ldr	r3, [pc, #168]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	3b01      	subs	r3, #1
 8001182:	4a29      	ldr	r2, [pc, #164]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001184:	6013      	str	r3, [r2, #0]

      if (phase_ticks_left == 0)
 8001186:	4b28      	ldr	r3, [pc, #160]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d135      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0xa2>
      {
        if (state == ST_RUN_WINE)
 800118e:	4b27      	ldr	r3, [pc, #156]	@ (800122c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d128      	bne.n	80011e8 <HAL_TIM_PeriodElapsedCallback+0x90>
        {
          // prebaci na vodu
          float water_s = (flow_water_ml_s > 0.01f) ? ((float)target_water_ml / flow_water_ml_s) : 0.0f;
 8001196:	4b26      	ldr	r3, [pc, #152]	@ (8001230 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001198:	edd3 7a00 	vldr	s15, [r3]
 800119c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001234 <HAL_TIM_PeriodElapsedCallback+0xdc>
 80011a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a8:	dd0b      	ble.n	80011c2 <HAL_TIM_PeriodElapsedCallback+0x6a>
 80011aa:	4b23      	ldr	r3, [pc, #140]	@ (8001238 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80011ac:	881b      	ldrh	r3, [r3, #0]
 80011ae:	ee07 3a90 	vmov	s15, r3
 80011b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001230 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80011b8:	ed93 7a00 	vldr	s14, [r3]
 80011bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c0:	e001      	b.n	80011c6 <HAL_TIM_PeriodElapsedCallback+0x6e>
 80011c2:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800123c <HAL_TIM_PeriodElapsedCallback+0xe4>
 80011c6:	edc7 7a03 	vstr	s15, [r7, #12]
          phase_ticks_left = seconds_to_ticks(water_s);
 80011ca:	ed97 0a03 	vldr	s0, [r7, #12]
 80011ce:	f7ff fda5 	bl	8000d1c <seconds_to_ticks>
 80011d2:	4603      	mov	r3, r0
 80011d4:	4a14      	ldr	r2, [pc, #80]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80011d6:	6013      	str	r3, [r2, #0]

          PUMP_WINE_OFF();
 80011d8:	f7ff fd7c 	bl	8000cd4 <PUMP_WINE_OFF>
          PUMP_WATER_ON();
 80011dc:	f7ff fd86 	bl	8000cec <PUMP_WATER_ON>
          state = ST_RUN_WATER;
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80011e2:	2202      	movs	r2, #2
 80011e4:	701a      	strb	r2, [r3, #0]
 80011e6:	e008      	b.n	80011fa <HAL_TIM_PeriodElapsedCallback+0xa2>
        }
        else if (state == ST_RUN_WATER)
 80011e8:	4b10      	ldr	r3, [pc, #64]	@ (800122c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d104      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0xa2>
        {
          // gotovo
          PUMP_WATER_OFF();
 80011f0:	f7ff fd88 	bl	8000d04 <PUMP_WATER_OFF>
          state = ST_DONE;
 80011f4:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80011f6:	2203      	movs	r2, #3
 80011f8:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    // brojac sekundi (svakih 1s)
    if ((g_tick10ms % 100U) == 0U)
 80011fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	4b10      	ldr	r3, [pc, #64]	@ (8001240 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001200:	fba3 1302 	umull	r1, r3, r3, r2
 8001204:	095b      	lsrs	r3, r3, #5
 8001206:	2164      	movs	r1, #100	@ 0x64
 8001208:	fb01 f303 	mul.w	r3, r1, r3
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d104      	bne.n	800121c <HAL_TIM_PeriodElapsedCallback+0xc4>
    {
      g_seconds++;
 8001212:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	3301      	adds	r3, #1
 8001218:	4a0a      	ldr	r2, [pc, #40]	@ (8001244 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800121a:	6013      	str	r3, [r2, #0]
    }
  }
}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	200000f4 	.word	0x200000f4
 8001228:	20000104 	.word	0x20000104
 800122c:	200000fc 	.word	0x200000fc
 8001230:	20000018 	.word	0x20000018
 8001234:	3c23d70a 	.word	0x3c23d70a
 8001238:	20000100 	.word	0x20000100
 800123c:	00000000 	.word	0x00000000
 8001240:	51eb851f 	.word	0x51eb851f
 8001244:	200000f8 	.word	0x200000f8

08001248 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124c:	b672      	cpsid	i
}
 800124e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <Error_Handler+0x8>

08001254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001262:	4a0f      	ldr	r2, [pc, #60]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001264:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001268:	6453      	str	r3, [r2, #68]	@ 0x44
 800126a:	4b0d      	ldr	r3, [pc, #52]	@ (80012a0 <HAL_MspInit+0x4c>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
 800127a:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <HAL_MspInit+0x4c>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	4a08      	ldr	r2, [pc, #32]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001284:	6413      	str	r3, [r2, #64]	@ 0x40
 8001286:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <HAL_MspInit+0x4c>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40023800 	.word	0x40023800

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <NMI_Handler+0x4>

080012ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <HardFault_Handler+0x4>

080012b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <MemManage_Handler+0x4>

080012bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <BusFault_Handler+0x4>

080012c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <UsageFault_Handler+0x4>

080012cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fa:	f000 f9b9 	bl	8001670 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <TIM2_IRQHandler+0x10>)
 800130a:	f001 ff79 	bl	8003200 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000118 	.word	0x20000118

08001318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001320:	4a14      	ldr	r2, [pc, #80]	@ (8001374 <_sbrk+0x5c>)
 8001322:	4b15      	ldr	r3, [pc, #84]	@ (8001378 <_sbrk+0x60>)
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800132c:	4b13      	ldr	r3, [pc, #76]	@ (800137c <_sbrk+0x64>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d102      	bne.n	800133a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001334:	4b11      	ldr	r3, [pc, #68]	@ (800137c <_sbrk+0x64>)
 8001336:	4a12      	ldr	r2, [pc, #72]	@ (8001380 <_sbrk+0x68>)
 8001338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800133a:	4b10      	ldr	r3, [pc, #64]	@ (800137c <_sbrk+0x64>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4413      	add	r3, r2
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	429a      	cmp	r2, r3
 8001346:	d207      	bcs.n	8001358 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001348:	f002 fb48 	bl	80039dc <__errno>
 800134c:	4603      	mov	r3, r0
 800134e:	220c      	movs	r2, #12
 8001350:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001352:	f04f 33ff 	mov.w	r3, #4294967295
 8001356:	e009      	b.n	800136c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001358:	4b08      	ldr	r3, [pc, #32]	@ (800137c <_sbrk+0x64>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800135e:	4b07      	ldr	r3, [pc, #28]	@ (800137c <_sbrk+0x64>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4413      	add	r3, r2
 8001366:	4a05      	ldr	r2, [pc, #20]	@ (800137c <_sbrk+0x64>)
 8001368:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800136a:	68fb      	ldr	r3, [r7, #12]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	20020000 	.word	0x20020000
 8001378:	00000400 	.word	0x00000400
 800137c:	20000114 	.word	0x20000114
 8001380:	200002b0 	.word	0x200002b0

08001384 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <SystemInit+0x20>)
 800138a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800138e:	4a05      	ldr	r2, [pc, #20]	@ (80013a4 <SystemInit+0x20>)
 8001390:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001394:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001398:	bf00      	nop
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllp, pllsource, pllm;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80013ae:	4b34      	ldr	r3, [pc, #208]	@ (8001480 <SystemCoreClockUpdate+0xd8>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 030c 	and.w	r3, r3, #12
 80013b6:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d011      	beq.n	80013e2 <SystemCoreClockUpdate+0x3a>
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	2b08      	cmp	r3, #8
 80013c2:	d844      	bhi.n	800144e <SystemCoreClockUpdate+0xa6>
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <SystemCoreClockUpdate+0x2a>
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	2b04      	cmp	r3, #4
 80013ce:	d004      	beq.n	80013da <SystemCoreClockUpdate+0x32>
 80013d0:	e03d      	b.n	800144e <SystemCoreClockUpdate+0xa6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80013d2:	4b2c      	ldr	r3, [pc, #176]	@ (8001484 <SystemCoreClockUpdate+0xdc>)
 80013d4:	4a2c      	ldr	r2, [pc, #176]	@ (8001488 <SystemCoreClockUpdate+0xe0>)
 80013d6:	601a      	str	r2, [r3, #0]
      break;
 80013d8:	e03d      	b.n	8001456 <SystemCoreClockUpdate+0xae>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80013da:	4b2a      	ldr	r3, [pc, #168]	@ (8001484 <SystemCoreClockUpdate+0xdc>)
 80013dc:	4a2b      	ldr	r2, [pc, #172]	@ (800148c <SystemCoreClockUpdate+0xe4>)
 80013de:	601a      	str	r2, [r3, #0]
      break;
 80013e0:	e039      	b.n	8001456 <SystemCoreClockUpdate+0xae>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80013e2:	4b27      	ldr	r3, [pc, #156]	@ (8001480 <SystemCoreClockUpdate+0xd8>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	0d9b      	lsrs	r3, r3, #22
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013ee:	4b24      	ldr	r3, [pc, #144]	@ (8001480 <SystemCoreClockUpdate+0xd8>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013f6:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00c      	beq.n	8001418 <SystemCoreClockUpdate+0x70>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80013fe:	4a23      	ldr	r2, [pc, #140]	@ (800148c <SystemCoreClockUpdate+0xe4>)
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	fbb2 f3f3 	udiv	r3, r2, r3
 8001406:	4a1e      	ldr	r2, [pc, #120]	@ (8001480 <SystemCoreClockUpdate+0xd8>)
 8001408:	6852      	ldr	r2, [r2, #4]
 800140a:	0992      	lsrs	r2, r2, #6
 800140c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001410:	fb02 f303 	mul.w	r3, r2, r3
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	e00b      	b.n	8001430 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001418:	4a1b      	ldr	r2, [pc, #108]	@ (8001488 <SystemCoreClockUpdate+0xe0>)
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001420:	4a17      	ldr	r2, [pc, #92]	@ (8001480 <SystemCoreClockUpdate+0xd8>)
 8001422:	6852      	ldr	r2, [r2, #4]
 8001424:	0992      	lsrs	r2, r2, #6
 8001426:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800142a:	fb02 f303 	mul.w	r3, r2, r3
 800142e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <SystemCoreClockUpdate+0xd8>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	0c1b      	lsrs	r3, r3, #16
 8001436:	f003 0303 	and.w	r3, r3, #3
 800143a:	3301      	adds	r3, #1
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllp;
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	fbb2 f3f3 	udiv	r3, r2, r3
 8001448:	4a0e      	ldr	r2, [pc, #56]	@ (8001484 <SystemCoreClockUpdate+0xdc>)
 800144a:	6013      	str	r3, [r2, #0]
      break;
 800144c:	e003      	b.n	8001456 <SystemCoreClockUpdate+0xae>
    default:
      SystemCoreClock = HSI_VALUE;
 800144e:	4b0d      	ldr	r3, [pc, #52]	@ (8001484 <SystemCoreClockUpdate+0xdc>)
 8001450:	4a0d      	ldr	r2, [pc, #52]	@ (8001488 <SystemCoreClockUpdate+0xe0>)
 8001452:	601a      	str	r2, [r3, #0]
      break;
 8001454:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001456:	4b0a      	ldr	r3, [pc, #40]	@ (8001480 <SystemCoreClockUpdate+0xd8>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	091b      	lsrs	r3, r3, #4
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	4a0b      	ldr	r2, [pc, #44]	@ (8001490 <SystemCoreClockUpdate+0xe8>)
 8001462:	5cd3      	ldrb	r3, [r2, r3]
 8001464:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001466:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <SystemCoreClockUpdate+0xdc>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	fa22 f303 	lsr.w	r3, r2, r3
 8001470:	4a04      	ldr	r2, [pc, #16]	@ (8001484 <SystemCoreClockUpdate+0xdc>)
 8001472:	6013      	str	r3, [r2, #0]
}
 8001474:	bf00      	nop
 8001476:	371c      	adds	r7, #28
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	40023800 	.word	0x40023800
 8001484:	20000020 	.word	0x20000020
 8001488:	00f42400 	.word	0x00f42400
 800148c:	017d7840 	.word	0x017d7840
 8001490:	08004394 	.word	0x08004394

08001494 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149a:	f107 0308 	add.w	r3, r7, #8
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a8:	463b      	mov	r3, r7
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1599;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014ba:	f240 623f 	movw	r2, #1599	@ 0x63f
 80014be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c0:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80014c6:	4b18      	ldr	r3, [pc, #96]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014c8:	2263      	movs	r2, #99	@ 0x63
 80014ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014cc:	4b16      	ldr	r3, [pc, #88]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014d2:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014d4:	2280      	movs	r2, #128	@ 0x80
 80014d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014d8:	4813      	ldr	r0, [pc, #76]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014da:	f001 fdd1 	bl	8003080 <HAL_TIM_Base_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80014e4:	f7ff feb0 	bl	8001248 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014ee:	f107 0308 	add.w	r3, r7, #8
 80014f2:	4619      	mov	r1, r3
 80014f4:	480c      	ldr	r0, [pc, #48]	@ (8001528 <MX_TIM2_Init+0x94>)
 80014f6:	f001 ff73 	bl	80033e0 <HAL_TIM_ConfigClockSource>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001500:	f7ff fea2 	bl	8001248 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001504:	2300      	movs	r3, #0
 8001506:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001508:	2300      	movs	r3, #0
 800150a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	@ (8001528 <MX_TIM2_Init+0x94>)
 8001512:	f002 f995 	bl	8003840 <HAL_TIMEx_MasterConfigSynchronization>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800151c:	f7ff fe94 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001520:	bf00      	nop
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000118 	.word	0x20000118

0800152c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800153c:	d115      	bne.n	800156a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <HAL_TIM_Base_MspInit+0x48>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001546:	4a0b      	ldr	r2, [pc, #44]	@ (8001574 <HAL_TIM_Base_MspInit+0x48>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6413      	str	r3, [r2, #64]	@ 0x40
 800154e:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <HAL_TIM_Base_MspInit+0x48>)
 8001550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	201c      	movs	r0, #28
 8001560:	f000 f9a5 	bl	80018ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001564:	201c      	movs	r0, #28
 8001566:	f000 f9be 	bl	80018e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800

08001578 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001578:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800157c:	f7ff ff02 	bl	8001384 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001580:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001582:	490d      	ldr	r1, [pc, #52]	@ (80015b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001584:	4a0d      	ldr	r2, [pc, #52]	@ (80015bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001586:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001588:	e002      	b.n	8001590 <LoopCopyDataInit>

0800158a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800158a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800158c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800158e:	3304      	adds	r3, #4

08001590 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001590:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001592:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001594:	d3f9      	bcc.n	800158a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001596:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001598:	4c0a      	ldr	r4, [pc, #40]	@ (80015c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800159c:	e001      	b.n	80015a2 <LoopFillZerobss>

0800159e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800159e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015a0:	3204      	adds	r2, #4

080015a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a4:	d3fb      	bcc.n	800159e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015a6:	f002 fa1f 	bl	80039e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015aa:	f7ff fc6f 	bl	8000e8c <main>
  bx  lr    
 80015ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015b8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80015bc:	080043f0 	.word	0x080043f0
  ldr r2, =_sbss
 80015c0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80015c4:	200002ac 	.word	0x200002ac

080015c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015c8:	e7fe      	b.n	80015c8 <ADC_IRQHandler>
	...

080015cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015d0:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <HAL_Init+0x40>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a0d      	ldr	r2, [pc, #52]	@ (800160c <HAL_Init+0x40>)
 80015d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015dc:	4b0b      	ldr	r3, [pc, #44]	@ (800160c <HAL_Init+0x40>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0a      	ldr	r2, [pc, #40]	@ (800160c <HAL_Init+0x40>)
 80015e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015e8:	4b08      	ldr	r3, [pc, #32]	@ (800160c <HAL_Init+0x40>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a07      	ldr	r2, [pc, #28]	@ (800160c <HAL_Init+0x40>)
 80015ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015f4:	2003      	movs	r0, #3
 80015f6:	f000 f94f 	bl	8001898 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015fa:	200f      	movs	r0, #15
 80015fc:	f000 f808 	bl	8001610 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001600:	f7ff fe28 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40023c00 	.word	0x40023c00

08001610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001618:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <HAL_InitTick+0x54>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <HAL_InitTick+0x58>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4619      	mov	r1, r3
 8001622:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001626:	fbb3 f3f1 	udiv	r3, r3, r1
 800162a:	fbb2 f3f3 	udiv	r3, r2, r3
 800162e:	4618      	mov	r0, r3
 8001630:	f000 f967 	bl	8001902 <HAL_SYSTICK_Config>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e00e      	b.n	800165c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2b0f      	cmp	r3, #15
 8001642:	d80a      	bhi.n	800165a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001644:	2200      	movs	r2, #0
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	f04f 30ff 	mov.w	r0, #4294967295
 800164c:	f000 f92f 	bl	80018ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001650:	4a06      	ldr	r2, [pc, #24]	@ (800166c <HAL_InitTick+0x5c>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001656:	2300      	movs	r3, #0
 8001658:	e000      	b.n	800165c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000020 	.word	0x20000020
 8001668:	20000028 	.word	0x20000028
 800166c:	20000024 	.word	0x20000024

08001670 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <HAL_IncTick+0x20>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_IncTick+0x24>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4413      	add	r3, r2
 8001680:	4a04      	ldr	r2, [pc, #16]	@ (8001694 <HAL_IncTick+0x24>)
 8001682:	6013      	str	r3, [r2, #0]
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	20000028 	.word	0x20000028
 8001694:	20000160 	.word	0x20000160

08001698 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return uwTick;
 800169c:	4b03      	ldr	r3, [pc, #12]	@ (80016ac <HAL_GetTick+0x14>)
 800169e:	681b      	ldr	r3, [r3, #0]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000160 	.word	0x20000160

080016b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b8:	f7ff ffee 	bl	8001698 <HAL_GetTick>
 80016bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c8:	d005      	beq.n	80016d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ca:	4b0a      	ldr	r3, [pc, #40]	@ (80016f4 <HAL_Delay+0x44>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	4413      	add	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016d6:	bf00      	nop
 80016d8:	f7ff ffde 	bl	8001698 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d8f7      	bhi.n	80016d8 <HAL_Delay+0x28>
  {
  }
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000028 	.word	0x20000028

080016f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001708:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001714:	4013      	ands	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001720:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001724:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800172a:	4a04      	ldr	r2, [pc, #16]	@ (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	60d3      	str	r3, [r2, #12]
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001744:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <__NVIC_GetPriorityGrouping+0x18>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	f003 0307 	and.w	r3, r3, #7
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	2b00      	cmp	r3, #0
 800176c:	db0b      	blt.n	8001786 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	f003 021f 	and.w	r2, r3, #31
 8001774:	4907      	ldr	r1, [pc, #28]	@ (8001794 <__NVIC_EnableIRQ+0x38>)
 8001776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	2001      	movs	r0, #1
 800177e:	fa00 f202 	lsl.w	r2, r0, r2
 8001782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000e100 	.word	0xe000e100

08001798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	db0a      	blt.n	80017c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	490c      	ldr	r1, [pc, #48]	@ (80017e4 <__NVIC_SetPriority+0x4c>)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	0112      	lsls	r2, r2, #4
 80017b8:	b2d2      	uxtb	r2, r2
 80017ba:	440b      	add	r3, r1
 80017bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c0:	e00a      	b.n	80017d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4908      	ldr	r1, [pc, #32]	@ (80017e8 <__NVIC_SetPriority+0x50>)
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	3b04      	subs	r3, #4
 80017d0:	0112      	lsls	r2, r2, #4
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	440b      	add	r3, r1
 80017d6:	761a      	strb	r2, [r3, #24]
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000e100 	.word	0xe000e100
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b089      	sub	sp, #36	@ 0x24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f1c3 0307 	rsb	r3, r3, #7
 8001806:	2b04      	cmp	r3, #4
 8001808:	bf28      	it	cs
 800180a:	2304      	movcs	r3, #4
 800180c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3304      	adds	r3, #4
 8001812:	2b06      	cmp	r3, #6
 8001814:	d902      	bls.n	800181c <NVIC_EncodePriority+0x30>
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	3b03      	subs	r3, #3
 800181a:	e000      	b.n	800181e <NVIC_EncodePriority+0x32>
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	f04f 32ff 	mov.w	r2, #4294967295
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43da      	mvns	r2, r3
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	401a      	ands	r2, r3
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001834:	f04f 31ff 	mov.w	r1, #4294967295
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	fa01 f303 	lsl.w	r3, r1, r3
 800183e:	43d9      	mvns	r1, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	4313      	orrs	r3, r2
         );
}
 8001846:	4618      	mov	r0, r3
 8001848:	3724      	adds	r7, #36	@ 0x24
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
	...

08001854 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3b01      	subs	r3, #1
 8001860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001864:	d301      	bcc.n	800186a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001866:	2301      	movs	r3, #1
 8001868:	e00f      	b.n	800188a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800186a:	4a0a      	ldr	r2, [pc, #40]	@ (8001894 <SysTick_Config+0x40>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3b01      	subs	r3, #1
 8001870:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001872:	210f      	movs	r1, #15
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f7ff ff8e 	bl	8001798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <SysTick_Config+0x40>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001882:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <SysTick_Config+0x40>)
 8001884:	2207      	movs	r2, #7
 8001886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	e000e010 	.word	0xe000e010

08001898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff ff29 	bl	80016f8 <__NVIC_SetPriorityGrouping>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b086      	sub	sp, #24
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	4603      	mov	r3, r0
 80018b6:	60b9      	str	r1, [r7, #8]
 80018b8:	607a      	str	r2, [r7, #4]
 80018ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018c0:	f7ff ff3e 	bl	8001740 <__NVIC_GetPriorityGrouping>
 80018c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	68b9      	ldr	r1, [r7, #8]
 80018ca:	6978      	ldr	r0, [r7, #20]
 80018cc:	f7ff ff8e 	bl	80017ec <NVIC_EncodePriority>
 80018d0:	4602      	mov	r2, r0
 80018d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ff5d 	bl	8001798 <__NVIC_SetPriority>
}
 80018de:	bf00      	nop
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	4603      	mov	r3, r0
 80018ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff31 	bl	800175c <__NVIC_EnableIRQ>
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b082      	sub	sp, #8
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f7ff ffa2 	bl	8001854 <SysTick_Config>
 8001910:	4603      	mov	r3, r0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	@ 0x24
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800192e:	2300      	movs	r3, #0
 8001930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
 8001936:	e165      	b.n	8001c04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001938:	2201      	movs	r2, #1
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	429a      	cmp	r2, r3
 8001952:	f040 8154 	bne.w	8001bfe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	2b01      	cmp	r3, #1
 8001960:	d005      	beq.n	800196e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800196a:	2b02      	cmp	r3, #2
 800196c:	d130      	bne.n	80019d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	2203      	movs	r2, #3
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43db      	mvns	r3, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	4313      	orrs	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019a4:	2201      	movs	r2, #1
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4013      	ands	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	f003 0201 	and.w	r2, r3, #1
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f003 0303 	and.w	r3, r3, #3
 80019d8:	2b03      	cmp	r3, #3
 80019da:	d017      	beq.n	8001a0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	2203      	movs	r2, #3
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4013      	ands	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f003 0303 	and.w	r3, r3, #3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d123      	bne.n	8001a60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	08da      	lsrs	r2, r3, #3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3208      	adds	r2, #8
 8001a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	f003 0307 	and.w	r3, r3, #7
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	220f      	movs	r2, #15
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	691a      	ldr	r2, [r3, #16]
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f003 0307 	and.w	r3, r3, #7
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	08da      	lsrs	r2, r3, #3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	3208      	adds	r2, #8
 8001a5a:	69b9      	ldr	r1, [r7, #24]
 8001a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	2203      	movs	r2, #3
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4013      	ands	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 0203 	and.w	r2, r3, #3
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f000 80ae 	beq.w	8001bfe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c1c <HAL_GPIO_Init+0x300>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	4a5c      	ldr	r2, [pc, #368]	@ (8001c1c <HAL_GPIO_Init+0x300>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab2:	4b5a      	ldr	r3, [pc, #360]	@ (8001c1c <HAL_GPIO_Init+0x300>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001abe:	4a58      	ldr	r2, [pc, #352]	@ (8001c20 <HAL_GPIO_Init+0x304>)
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	089b      	lsrs	r3, r3, #2
 8001ac4:	3302      	adds	r3, #2
 8001ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	220f      	movs	r2, #15
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a4f      	ldr	r2, [pc, #316]	@ (8001c24 <HAL_GPIO_Init+0x308>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d025      	beq.n	8001b36 <HAL_GPIO_Init+0x21a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a4e      	ldr	r2, [pc, #312]	@ (8001c28 <HAL_GPIO_Init+0x30c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d01f      	beq.n	8001b32 <HAL_GPIO_Init+0x216>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a4d      	ldr	r2, [pc, #308]	@ (8001c2c <HAL_GPIO_Init+0x310>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d019      	beq.n	8001b2e <HAL_GPIO_Init+0x212>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a4c      	ldr	r2, [pc, #304]	@ (8001c30 <HAL_GPIO_Init+0x314>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d013      	beq.n	8001b2a <HAL_GPIO_Init+0x20e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a4b      	ldr	r2, [pc, #300]	@ (8001c34 <HAL_GPIO_Init+0x318>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d00d      	beq.n	8001b26 <HAL_GPIO_Init+0x20a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a4a      	ldr	r2, [pc, #296]	@ (8001c38 <HAL_GPIO_Init+0x31c>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d007      	beq.n	8001b22 <HAL_GPIO_Init+0x206>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a49      	ldr	r2, [pc, #292]	@ (8001c3c <HAL_GPIO_Init+0x320>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d101      	bne.n	8001b1e <HAL_GPIO_Init+0x202>
 8001b1a:	2306      	movs	r3, #6
 8001b1c:	e00c      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b1e:	2307      	movs	r3, #7
 8001b20:	e00a      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b22:	2305      	movs	r3, #5
 8001b24:	e008      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b26:	2304      	movs	r3, #4
 8001b28:	e006      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e004      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e002      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b36:	2300      	movs	r3, #0
 8001b38:	69fa      	ldr	r2, [r7, #28]
 8001b3a:	f002 0203 	and.w	r2, r2, #3
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	4093      	lsls	r3, r2
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b48:	4935      	ldr	r1, [pc, #212]	@ (8001c20 <HAL_GPIO_Init+0x304>)
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	089b      	lsrs	r3, r3, #2
 8001b4e:	3302      	adds	r3, #2
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b56:	4b3a      	ldr	r3, [pc, #232]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b7a:	4a31      	ldr	r2, [pc, #196]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b80:	4b2f      	ldr	r3, [pc, #188]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ba4:	4a26      	ldr	r2, [pc, #152]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001baa:	4b25      	ldr	r3, [pc, #148]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bce:	4a1c      	ldr	r2, [pc, #112]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bf8:	4a11      	ldr	r2, [pc, #68]	@ (8001c40 <HAL_GPIO_Init+0x324>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3301      	adds	r3, #1
 8001c02:	61fb      	str	r3, [r7, #28]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	2b0f      	cmp	r3, #15
 8001c08:	f67f ae96 	bls.w	8001938 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	3724      	adds	r7, #36	@ 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40013800 	.word	0x40013800
 8001c24:	40020000 	.word	0x40020000
 8001c28:	40020400 	.word	0x40020400
 8001c2c:	40020800 	.word	0x40020800
 8001c30:	40020c00 	.word	0x40020c00
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40021400 	.word	0x40021400
 8001c3c:	40021800 	.word	0x40021800
 8001c40:	40013c00 	.word	0x40013c00

08001c44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691a      	ldr	r2, [r3, #16]
 8001c54:	887b      	ldrh	r3, [r7, #2]
 8001c56:	4013      	ands	r3, r2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d002      	beq.n	8001c62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	73fb      	strb	r3, [r7, #15]
 8001c60:	e001      	b.n	8001c66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c62:	2300      	movs	r3, #0
 8001c64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	807b      	strh	r3, [r7, #2]
 8001c80:	4613      	mov	r3, r2
 8001c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c84:	787b      	ldrb	r3, [r7, #1]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8a:	887a      	ldrh	r2, [r7, #2]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c90:	e003      	b.n	8001c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c92:	887b      	ldrh	r3, [r7, #2]
 8001c94:	041a      	lsls	r2, r3, #16
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	619a      	str	r2, [r3, #24]
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e12b      	b.n	8001f12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d106      	bne.n	8001cd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7fe fd20 	bl	8000714 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2224      	movs	r2, #36	@ 0x24
 8001cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 0201 	bic.w	r2, r2, #1
 8001cea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cfa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d0c:	f000 fd5c 	bl	80027c8 <HAL_RCC_GetPCLK1Freq>
 8001d10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	4a81      	ldr	r2, [pc, #516]	@ (8001f1c <HAL_I2C_Init+0x274>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d807      	bhi.n	8001d2c <HAL_I2C_Init+0x84>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	4a80      	ldr	r2, [pc, #512]	@ (8001f20 <HAL_I2C_Init+0x278>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	bf94      	ite	ls
 8001d24:	2301      	movls	r3, #1
 8001d26:	2300      	movhi	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	e006      	b.n	8001d3a <HAL_I2C_Init+0x92>
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4a7d      	ldr	r2, [pc, #500]	@ (8001f24 <HAL_I2C_Init+0x27c>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	bf94      	ite	ls
 8001d34:	2301      	movls	r3, #1
 8001d36:	2300      	movhi	r3, #0
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e0e7      	b.n	8001f12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	4a78      	ldr	r2, [pc, #480]	@ (8001f28 <HAL_I2C_Init+0x280>)
 8001d46:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4a:	0c9b      	lsrs	r3, r3, #18
 8001d4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68ba      	ldr	r2, [r7, #8]
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	4a6a      	ldr	r2, [pc, #424]	@ (8001f1c <HAL_I2C_Init+0x274>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d802      	bhi.n	8001d7c <HAL_I2C_Init+0xd4>
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	e009      	b.n	8001d90 <HAL_I2C_Init+0xe8>
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d82:	fb02 f303 	mul.w	r3, r2, r3
 8001d86:	4a69      	ldr	r2, [pc, #420]	@ (8001f2c <HAL_I2C_Init+0x284>)
 8001d88:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8c:	099b      	lsrs	r3, r3, #6
 8001d8e:	3301      	adds	r3, #1
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	6812      	ldr	r2, [r2, #0]
 8001d94:	430b      	orrs	r3, r1
 8001d96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001da2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	495c      	ldr	r1, [pc, #368]	@ (8001f1c <HAL_I2C_Init+0x274>)
 8001dac:	428b      	cmp	r3, r1
 8001dae:	d819      	bhi.n	8001de4 <HAL_I2C_Init+0x13c>
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	1e59      	subs	r1, r3, #1
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dbe:	1c59      	adds	r1, r3, #1
 8001dc0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001dc4:	400b      	ands	r3, r1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00a      	beq.n	8001de0 <HAL_I2C_Init+0x138>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	1e59      	subs	r1, r3, #1
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dd8:	3301      	adds	r3, #1
 8001dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dde:	e051      	b.n	8001e84 <HAL_I2C_Init+0x1dc>
 8001de0:	2304      	movs	r3, #4
 8001de2:	e04f      	b.n	8001e84 <HAL_I2C_Init+0x1dc>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d111      	bne.n	8001e10 <HAL_I2C_Init+0x168>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	1e58      	subs	r0, r3, #1
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6859      	ldr	r1, [r3, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	440b      	add	r3, r1
 8001dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dfe:	3301      	adds	r3, #1
 8001e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	bf0c      	ite	eq
 8001e08:	2301      	moveq	r3, #1
 8001e0a:	2300      	movne	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	e012      	b.n	8001e36 <HAL_I2C_Init+0x18e>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	1e58      	subs	r0, r3, #1
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6859      	ldr	r1, [r3, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	0099      	lsls	r1, r3, #2
 8001e20:	440b      	add	r3, r1
 8001e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e26:	3301      	adds	r3, #1
 8001e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf0c      	ite	eq
 8001e30:	2301      	moveq	r3, #1
 8001e32:	2300      	movne	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <HAL_I2C_Init+0x196>
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e022      	b.n	8001e84 <HAL_I2C_Init+0x1dc>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10e      	bne.n	8001e64 <HAL_I2C_Init+0x1bc>
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	1e58      	subs	r0, r3, #1
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6859      	ldr	r1, [r3, #4]
 8001e4e:	460b      	mov	r3, r1
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	440b      	add	r3, r1
 8001e54:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e58:	3301      	adds	r3, #1
 8001e5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e62:	e00f      	b.n	8001e84 <HAL_I2C_Init+0x1dc>
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	1e58      	subs	r0, r3, #1
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6859      	ldr	r1, [r3, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	440b      	add	r3, r1
 8001e72:	0099      	lsls	r1, r3, #2
 8001e74:	440b      	add	r3, r1
 8001e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	6809      	ldr	r1, [r1, #0]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	69da      	ldr	r2, [r3, #28]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001eb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	6911      	ldr	r1, [r2, #16]
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	68d2      	ldr	r2, [r2, #12]
 8001ebe:	4311      	orrs	r1, r2
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	6812      	ldr	r2, [r2, #0]
 8001ec4:	430b      	orrs	r3, r1
 8001ec6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695a      	ldr	r2, [r3, #20]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	431a      	orrs	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0201 	orr.w	r2, r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2220      	movs	r2, #32
 8001efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	000186a0 	.word	0x000186a0
 8001f20:	001e847f 	.word	0x001e847f
 8001f24:	003d08ff 	.word	0x003d08ff
 8001f28:	431bde83 	.word	0x431bde83
 8001f2c:	10624dd3 	.word	0x10624dd3

08001f30 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b088      	sub	sp, #32
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	607a      	str	r2, [r7, #4]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	817b      	strh	r3, [r7, #10]
 8001f40:	4613      	mov	r3, r2
 8001f42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f44:	f7ff fba8 	bl	8001698 <HAL_GetTick>
 8001f48:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b20      	cmp	r3, #32
 8001f54:	f040 80e0 	bne.w	8002118 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	2319      	movs	r3, #25
 8001f5e:	2201      	movs	r2, #1
 8001f60:	4970      	ldr	r1, [pc, #448]	@ (8002124 <HAL_I2C_Master_Transmit+0x1f4>)
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 f964 	bl	8002230 <I2C_WaitOnFlagUntilTimeout>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e0d3      	b.n	800211a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_I2C_Master_Transmit+0x50>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e0cc      	b.n	800211a <HAL_I2C_Master_Transmit+0x1ea>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d007      	beq.n	8001fa6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f042 0201 	orr.w	r2, r2, #1
 8001fa4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2221      	movs	r2, #33	@ 0x21
 8001fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2210      	movs	r2, #16
 8001fc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	893a      	ldrh	r2, [r7, #8]
 8001fd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	4a50      	ldr	r2, [pc, #320]	@ (8002128 <HAL_I2C_Master_Transmit+0x1f8>)
 8001fe6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001fe8:	8979      	ldrh	r1, [r7, #10]
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	6a3a      	ldr	r2, [r7, #32]
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f000 f89c 	bl	800212c <I2C_MasterRequestWrite>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e08d      	b.n	800211a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	695b      	ldr	r3, [r3, #20]
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002014:	e066      	b.n	80020e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	6a39      	ldr	r1, [r7, #32]
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f000 fa22 	bl	8002464 <I2C_WaitOnTXEFlagUntilTimeout>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d00d      	beq.n	8002042 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	2b04      	cmp	r3, #4
 800202c:	d107      	bne.n	800203e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800203c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e06b      	b.n	800211a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002046:	781a      	ldrb	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002052:	1c5a      	adds	r2, r3, #1
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800205c:	b29b      	uxth	r3, r3
 800205e:	3b01      	subs	r3, #1
 8002060:	b29a      	uxth	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800206a:	3b01      	subs	r3, #1
 800206c:	b29a      	uxth	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	695b      	ldr	r3, [r3, #20]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b04      	cmp	r3, #4
 800207e:	d11b      	bne.n	80020b8 <HAL_I2C_Master_Transmit+0x188>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002084:	2b00      	cmp	r3, #0
 8002086:	d017      	beq.n	80020b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208c:	781a      	ldrb	r2, [r3, #0]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002098:	1c5a      	adds	r2, r3, #1
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	3b01      	subs	r3, #1
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020b0:	3b01      	subs	r3, #1
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020b8:	697a      	ldr	r2, [r7, #20]
 80020ba:	6a39      	ldr	r1, [r7, #32]
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f000 fa19 	bl	80024f4 <I2C_WaitOnBTFFlagUntilTimeout>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d00d      	beq.n	80020e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	2b04      	cmp	r3, #4
 80020ce:	d107      	bne.n	80020e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e01a      	b.n	800211a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d194      	bne.n	8002016 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2220      	movs	r2, #32
 8002100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002114:	2300      	movs	r3, #0
 8002116:	e000      	b.n	800211a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002118:	2302      	movs	r3, #2
  }
}
 800211a:	4618      	mov	r0, r3
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	00100002 	.word	0x00100002
 8002128:	ffff0000 	.word	0xffff0000

0800212c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b088      	sub	sp, #32
 8002130:	af02      	add	r7, sp, #8
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	607a      	str	r2, [r7, #4]
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	460b      	mov	r3, r1
 800213a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002140:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2b08      	cmp	r3, #8
 8002146:	d006      	beq.n	8002156 <I2C_MasterRequestWrite+0x2a>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d003      	beq.n	8002156 <I2C_MasterRequestWrite+0x2a>
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002154:	d108      	bne.n	8002168 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	e00b      	b.n	8002180 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	2b12      	cmp	r3, #18
 800216e:	d107      	bne.n	8002180 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800217e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f000 f84f 	bl	8002230 <I2C_WaitOnFlagUntilTimeout>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d00d      	beq.n	80021b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021a6:	d103      	bne.n	80021b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e035      	b.n	8002220 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	691b      	ldr	r3, [r3, #16]
 80021b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021bc:	d108      	bne.n	80021d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021be:	897b      	ldrh	r3, [r7, #10]
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	461a      	mov	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80021cc:	611a      	str	r2, [r3, #16]
 80021ce:	e01b      	b.n	8002208 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80021d0:	897b      	ldrh	r3, [r7, #10]
 80021d2:	11db      	asrs	r3, r3, #7
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	f003 0306 	and.w	r3, r3, #6
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	f063 030f 	orn	r3, r3, #15
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	490e      	ldr	r1, [pc, #56]	@ (8002228 <I2C_MasterRequestWrite+0xfc>)
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	f000 f898 	bl	8002324 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e010      	b.n	8002220 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021fe:	897b      	ldrh	r3, [r7, #10]
 8002200:	b2da      	uxtb	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	4907      	ldr	r1, [pc, #28]	@ (800222c <I2C_MasterRequestWrite+0x100>)
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f000 f888 	bl	8002324 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e000      	b.n	8002220 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800221e:	2300      	movs	r3, #0
}
 8002220:	4618      	mov	r0, r3
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	00010008 	.word	0x00010008
 800222c:	00010002 	.word	0x00010002

08002230 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	603b      	str	r3, [r7, #0]
 800223c:	4613      	mov	r3, r2
 800223e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002240:	e048      	b.n	80022d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002248:	d044      	beq.n	80022d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800224a:	f7ff fa25 	bl	8001698 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d302      	bcc.n	8002260 <I2C_WaitOnFlagUntilTimeout+0x30>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d139      	bne.n	80022d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	0c1b      	lsrs	r3, r3, #16
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b01      	cmp	r3, #1
 8002268:	d10d      	bne.n	8002286 <I2C_WaitOnFlagUntilTimeout+0x56>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	43da      	mvns	r2, r3
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	4013      	ands	r3, r2
 8002276:	b29b      	uxth	r3, r3
 8002278:	2b00      	cmp	r3, #0
 800227a:	bf0c      	ite	eq
 800227c:	2301      	moveq	r3, #1
 800227e:	2300      	movne	r3, #0
 8002280:	b2db      	uxtb	r3, r3
 8002282:	461a      	mov	r2, r3
 8002284:	e00c      	b.n	80022a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	43da      	mvns	r2, r3
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	4013      	ands	r3, r2
 8002292:	b29b      	uxth	r3, r3
 8002294:	2b00      	cmp	r3, #0
 8002296:	bf0c      	ite	eq
 8002298:	2301      	moveq	r3, #1
 800229a:	2300      	movne	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	461a      	mov	r2, r3
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d116      	bne.n	80022d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2220      	movs	r2, #32
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c0:	f043 0220 	orr.w	r2, r3, #32
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e023      	b.n	800231c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	0c1b      	lsrs	r3, r3, #16
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d10d      	bne.n	80022fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	695b      	ldr	r3, [r3, #20]
 80022e4:	43da      	mvns	r2, r3
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	4013      	ands	r3, r2
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	bf0c      	ite	eq
 80022f0:	2301      	moveq	r3, #1
 80022f2:	2300      	movne	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	461a      	mov	r2, r3
 80022f8:	e00c      	b.n	8002314 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	43da      	mvns	r2, r3
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	4013      	ands	r3, r2
 8002306:	b29b      	uxth	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	bf0c      	ite	eq
 800230c:	2301      	moveq	r3, #1
 800230e:	2300      	movne	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	461a      	mov	r2, r3
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	429a      	cmp	r2, r3
 8002318:	d093      	beq.n	8002242 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3710      	adds	r7, #16
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
 8002330:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002332:	e071      	b.n	8002418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800233e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002342:	d123      	bne.n	800238c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002352:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800235c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2200      	movs	r2, #0
 8002362:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2220      	movs	r2, #32
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	f043 0204 	orr.w	r2, r3, #4
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e067      	b.n	800245c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002392:	d041      	beq.n	8002418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002394:	f7ff f980 	bl	8001698 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d302      	bcc.n	80023aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d136      	bne.n	8002418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	0c1b      	lsrs	r3, r3, #16
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d10c      	bne.n	80023ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	43da      	mvns	r2, r3
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	4013      	ands	r3, r2
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	bf14      	ite	ne
 80023c6:	2301      	movne	r3, #1
 80023c8:	2300      	moveq	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	e00b      	b.n	80023e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	43da      	mvns	r2, r3
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	4013      	ands	r3, r2
 80023da:	b29b      	uxth	r3, r3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	bf14      	ite	ne
 80023e0:	2301      	movne	r3, #1
 80023e2:	2300      	moveq	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d016      	beq.n	8002418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2220      	movs	r2, #32
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002404:	f043 0220 	orr.w	r2, r3, #32
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2200      	movs	r2, #0
 8002410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e021      	b.n	800245c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	0c1b      	lsrs	r3, r3, #16
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b01      	cmp	r3, #1
 8002420:	d10c      	bne.n	800243c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	43da      	mvns	r2, r3
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	4013      	ands	r3, r2
 800242e:	b29b      	uxth	r3, r3
 8002430:	2b00      	cmp	r3, #0
 8002432:	bf14      	ite	ne
 8002434:	2301      	movne	r3, #1
 8002436:	2300      	moveq	r3, #0
 8002438:	b2db      	uxtb	r3, r3
 800243a:	e00b      	b.n	8002454 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	43da      	mvns	r2, r3
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4013      	ands	r3, r2
 8002448:	b29b      	uxth	r3, r3
 800244a:	2b00      	cmp	r3, #0
 800244c:	bf14      	ite	ne
 800244e:	2301      	movne	r3, #1
 8002450:	2300      	moveq	r3, #0
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	f47f af6d 	bne.w	8002334 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002470:	e034      	b.n	80024dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f000 f886 	bl	8002584 <I2C_IsAcknowledgeFailed>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e034      	b.n	80024ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002488:	d028      	beq.n	80024dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800248a:	f7ff f905 	bl	8001698 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	429a      	cmp	r2, r3
 8002498:	d302      	bcc.n	80024a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d11d      	bne.n	80024dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024aa:	2b80      	cmp	r3, #128	@ 0x80
 80024ac:	d016      	beq.n	80024dc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2200      	movs	r2, #0
 80024b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2220      	movs	r2, #32
 80024b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c8:	f043 0220 	orr.w	r2, r3, #32
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e007      	b.n	80024ec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e6:	2b80      	cmp	r3, #128	@ 0x80
 80024e8:	d1c3      	bne.n	8002472 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002500:	e034      	b.n	800256c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 f83e 	bl	8002584 <I2C_IsAcknowledgeFailed>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e034      	b.n	800257c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002518:	d028      	beq.n	800256c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800251a:	f7ff f8bd 	bl	8001698 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	429a      	cmp	r2, r3
 8002528:	d302      	bcc.n	8002530 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d11d      	bne.n	800256c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	2b04      	cmp	r3, #4
 800253c:	d016      	beq.n	800256c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2200      	movs	r2, #0
 8002542:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002558:	f043 0220 	orr.w	r2, r3, #32
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e007      	b.n	800257c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	f003 0304 	and.w	r3, r3, #4
 8002576:	2b04      	cmp	r3, #4
 8002578:	d1c3      	bne.n	8002502 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800259a:	d11b      	bne.n	80025d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	f043 0204 	orr.w	r2, r3, #4
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e000      	b.n	80025d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d101      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e0cc      	b.n	8002792 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025f8:	4b68      	ldr	r3, [pc, #416]	@ (800279c <HAL_RCC_ClockConfig+0x1b8>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 030f 	and.w	r3, r3, #15
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d90c      	bls.n	8002620 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	4b65      	ldr	r3, [pc, #404]	@ (800279c <HAL_RCC_ClockConfig+0x1b8>)
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800260e:	4b63      	ldr	r3, [pc, #396]	@ (800279c <HAL_RCC_ClockConfig+0x1b8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	683a      	ldr	r2, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d001      	beq.n	8002620 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e0b8      	b.n	8002792 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d020      	beq.n	800266e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	2b00      	cmp	r3, #0
 8002636:	d005      	beq.n	8002644 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002638:	4b59      	ldr	r3, [pc, #356]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	4a58      	ldr	r2, [pc, #352]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 800263e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002642:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0308 	and.w	r3, r3, #8
 800264c:	2b00      	cmp	r3, #0
 800264e:	d005      	beq.n	800265c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002650:	4b53      	ldr	r3, [pc, #332]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	4a52      	ldr	r2, [pc, #328]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002656:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800265a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800265c:	4b50      	ldr	r3, [pc, #320]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	494d      	ldr	r1, [pc, #308]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 800266a:	4313      	orrs	r3, r2
 800266c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d044      	beq.n	8002704 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d107      	bne.n	8002692 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002682:	4b47      	ldr	r3, [pc, #284]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d119      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e07f      	b.n	8002792 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b02      	cmp	r3, #2
 8002698:	d003      	beq.n	80026a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800269e:	2b03      	cmp	r3, #3
 80026a0:	d107      	bne.n	80026b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a2:	4b3f      	ldr	r3, [pc, #252]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d109      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e06f      	b.n	8002792 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b2:	4b3b      	ldr	r3, [pc, #236]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e067      	b.n	8002792 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026c2:	4b37      	ldr	r3, [pc, #220]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f023 0203 	bic.w	r2, r3, #3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	4934      	ldr	r1, [pc, #208]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 80026d0:	4313      	orrs	r3, r2
 80026d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026d4:	f7fe ffe0 	bl	8001698 <HAL_GetTick>
 80026d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026da:	e00a      	b.n	80026f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026dc:	f7fe ffdc 	bl	8001698 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e04f      	b.n	8002792 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f2:	4b2b      	ldr	r3, [pc, #172]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 020c 	and.w	r2, r3, #12
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	429a      	cmp	r2, r3
 8002702:	d1eb      	bne.n	80026dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002704:	4b25      	ldr	r3, [pc, #148]	@ (800279c <HAL_RCC_ClockConfig+0x1b8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 030f 	and.w	r3, r3, #15
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	d20c      	bcs.n	800272c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002712:	4b22      	ldr	r3, [pc, #136]	@ (800279c <HAL_RCC_ClockConfig+0x1b8>)
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800271a:	4b20      	ldr	r3, [pc, #128]	@ (800279c <HAL_RCC_ClockConfig+0x1b8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	429a      	cmp	r2, r3
 8002726:	d001      	beq.n	800272c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e032      	b.n	8002792 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	2b00      	cmp	r3, #0
 8002736:	d008      	beq.n	800274a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002738:	4b19      	ldr	r3, [pc, #100]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4916      	ldr	r1, [pc, #88]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	4313      	orrs	r3, r2
 8002748:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0308 	and.w	r3, r3, #8
 8002752:	2b00      	cmp	r3, #0
 8002754:	d009      	beq.n	800276a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002756:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	490e      	ldr	r1, [pc, #56]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002766:	4313      	orrs	r3, r2
 8002768:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800276a:	f000 f841 	bl	80027f0 <HAL_RCC_GetSysClockFreq>
 800276e:	4602      	mov	r2, r0
 8002770:	4b0b      	ldr	r3, [pc, #44]	@ (80027a0 <HAL_RCC_ClockConfig+0x1bc>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	091b      	lsrs	r3, r3, #4
 8002776:	f003 030f 	and.w	r3, r3, #15
 800277a:	490a      	ldr	r1, [pc, #40]	@ (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 800277c:	5ccb      	ldrb	r3, [r1, r3]
 800277e:	fa22 f303 	lsr.w	r3, r2, r3
 8002782:	4a09      	ldr	r2, [pc, #36]	@ (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002784:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002786:	4b09      	ldr	r3, [pc, #36]	@ (80027ac <HAL_RCC_ClockConfig+0x1c8>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f7fe ff40 	bl	8001610 <HAL_InitTick>

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40023c00 	.word	0x40023c00
 80027a0:	40023800 	.word	0x40023800
 80027a4:	08004394 	.word	0x08004394
 80027a8:	20000020 	.word	0x20000020
 80027ac:	20000024 	.word	0x20000024

080027b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027b4:	4b03      	ldr	r3, [pc, #12]	@ (80027c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80027b6:	681b      	ldr	r3, [r3, #0]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20000020 	.word	0x20000020

080027c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027cc:	f7ff fff0 	bl	80027b0 <HAL_RCC_GetHCLKFreq>
 80027d0:	4602      	mov	r2, r0
 80027d2:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	0a9b      	lsrs	r3, r3, #10
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	4903      	ldr	r1, [pc, #12]	@ (80027ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80027de:	5ccb      	ldrb	r3, [r1, r3]
 80027e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40023800 	.word	0x40023800
 80027ec:	080043a4 	.word	0x080043a4

080027f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027f4:	b0a6      	sub	sp, #152	@ 0x98
 80027f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027f8:	2300      	movs	r3, #0
 80027fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800280a:	2300      	movs	r3, #0
 800280c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002816:	4bc8      	ldr	r3, [pc, #800]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 030c 	and.w	r3, r3, #12
 800281e:	2b0c      	cmp	r3, #12
 8002820:	f200 817e 	bhi.w	8002b20 <HAL_RCC_GetSysClockFreq+0x330>
 8002824:	a201      	add	r2, pc, #4	@ (adr r2, 800282c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282a:	bf00      	nop
 800282c:	08002861 	.word	0x08002861
 8002830:	08002b21 	.word	0x08002b21
 8002834:	08002b21 	.word	0x08002b21
 8002838:	08002b21 	.word	0x08002b21
 800283c:	08002869 	.word	0x08002869
 8002840:	08002b21 	.word	0x08002b21
 8002844:	08002b21 	.word	0x08002b21
 8002848:	08002b21 	.word	0x08002b21
 800284c:	08002871 	.word	0x08002871
 8002850:	08002b21 	.word	0x08002b21
 8002854:	08002b21 	.word	0x08002b21
 8002858:	08002b21 	.word	0x08002b21
 800285c:	080029db 	.word	0x080029db
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002860:	4bb6      	ldr	r3, [pc, #728]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002862:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002866:	e15f      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002868:	4bb5      	ldr	r3, [pc, #724]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x350>)
 800286a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800286e:	e15b      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002870:	4bb1      	ldr	r3, [pc, #708]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002878:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800287c:	4bae      	ldr	r3, [pc, #696]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d031      	beq.n	80028ec <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002888:	4bab      	ldr	r3, [pc, #684]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	099b      	lsrs	r3, r3, #6
 800288e:	2200      	movs	r2, #0
 8002890:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002892:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002894:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002896:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800289a:	663b      	str	r3, [r7, #96]	@ 0x60
 800289c:	2300      	movs	r3, #0
 800289e:	667b      	str	r3, [r7, #100]	@ 0x64
 80028a0:	4ba7      	ldr	r3, [pc, #668]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x350>)
 80028a2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80028a6:	462a      	mov	r2, r5
 80028a8:	fb03 f202 	mul.w	r2, r3, r2
 80028ac:	2300      	movs	r3, #0
 80028ae:	4621      	mov	r1, r4
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	4413      	add	r3, r2
 80028b6:	4aa2      	ldr	r2, [pc, #648]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x350>)
 80028b8:	4621      	mov	r1, r4
 80028ba:	fba1 1202 	umull	r1, r2, r1, r2
 80028be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028c0:	460a      	mov	r2, r1
 80028c2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80028c4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80028c6:	4413      	add	r3, r2
 80028c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80028ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028ce:	2200      	movs	r2, #0
 80028d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80028d2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80028d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028d8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80028dc:	f7fd fce8 	bl	80002b0 <__aeabi_uldivmod>
 80028e0:	4602      	mov	r2, r0
 80028e2:	460b      	mov	r3, r1
 80028e4:	4613      	mov	r3, r2
 80028e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80028ea:	e064      	b.n	80029b6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028ec:	4b92      	ldr	r3, [pc, #584]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	099b      	lsrs	r3, r3, #6
 80028f2:	2200      	movs	r2, #0
 80028f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80028f6:	657a      	str	r2, [r7, #84]	@ 0x54
 80028f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002900:	2300      	movs	r3, #0
 8002902:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002904:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002908:	4622      	mov	r2, r4
 800290a:	462b      	mov	r3, r5
 800290c:	f04f 0000 	mov.w	r0, #0
 8002910:	f04f 0100 	mov.w	r1, #0
 8002914:	0159      	lsls	r1, r3, #5
 8002916:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800291a:	0150      	lsls	r0, r2, #5
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	4621      	mov	r1, r4
 8002922:	1a51      	subs	r1, r2, r1
 8002924:	6139      	str	r1, [r7, #16]
 8002926:	4629      	mov	r1, r5
 8002928:	eb63 0301 	sbc.w	r3, r3, r1
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	f04f 0200 	mov.w	r2, #0
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800293a:	4659      	mov	r1, fp
 800293c:	018b      	lsls	r3, r1, #6
 800293e:	4651      	mov	r1, sl
 8002940:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002944:	4651      	mov	r1, sl
 8002946:	018a      	lsls	r2, r1, #6
 8002948:	4651      	mov	r1, sl
 800294a:	ebb2 0801 	subs.w	r8, r2, r1
 800294e:	4659      	mov	r1, fp
 8002950:	eb63 0901 	sbc.w	r9, r3, r1
 8002954:	f04f 0200 	mov.w	r2, #0
 8002958:	f04f 0300 	mov.w	r3, #0
 800295c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002960:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002964:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002968:	4690      	mov	r8, r2
 800296a:	4699      	mov	r9, r3
 800296c:	4623      	mov	r3, r4
 800296e:	eb18 0303 	adds.w	r3, r8, r3
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	462b      	mov	r3, r5
 8002976:	eb49 0303 	adc.w	r3, r9, r3
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	f04f 0300 	mov.w	r3, #0
 8002984:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002988:	4629      	mov	r1, r5
 800298a:	028b      	lsls	r3, r1, #10
 800298c:	4621      	mov	r1, r4
 800298e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002992:	4621      	mov	r1, r4
 8002994:	028a      	lsls	r2, r1, #10
 8002996:	4610      	mov	r0, r2
 8002998:	4619      	mov	r1, r3
 800299a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800299e:	2200      	movs	r2, #0
 80029a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80029a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80029a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029a8:	f7fd fc82 	bl	80002b0 <__aeabi_uldivmod>
 80029ac:	4602      	mov	r2, r0
 80029ae:	460b      	mov	r3, r1
 80029b0:	4613      	mov	r3, r2
 80029b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80029b6:	4b60      	ldr	r3, [pc, #384]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	0c1b      	lsrs	r3, r3, #16
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	3301      	adds	r3, #1
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80029c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029d8:	e0a6      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029da:	4b57      	ldr	r3, [pc, #348]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029e6:	4b54      	ldr	r3, [pc, #336]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d02a      	beq.n	8002a48 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029f2:	4b51      	ldr	r3, [pc, #324]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	099b      	lsrs	r3, r3, #6
 80029f8:	2200      	movs	r2, #0
 80029fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80029fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a00:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002a04:	2100      	movs	r1, #0
 8002a06:	4b4e      	ldr	r3, [pc, #312]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x350>)
 8002a08:	fb03 f201 	mul.w	r2, r3, r1
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	fb00 f303 	mul.w	r3, r0, r3
 8002a12:	4413      	add	r3, r2
 8002a14:	4a4a      	ldr	r2, [pc, #296]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0x350>)
 8002a16:	fba0 1202 	umull	r1, r2, r0, r2
 8002a1a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a1c:	460a      	mov	r2, r1
 8002a1e:	673a      	str	r2, [r7, #112]	@ 0x70
 8002a20:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a22:	4413      	add	r3, r2
 8002a24:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a2e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002a30:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a34:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002a38:	f7fd fc3a 	bl	80002b0 <__aeabi_uldivmod>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	4613      	mov	r3, r2
 8002a42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a46:	e05b      	b.n	8002b00 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a48:	4b3b      	ldr	r3, [pc, #236]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	2200      	movs	r2, #0
 8002a50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a5a:	623b      	str	r3, [r7, #32]
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a64:	4642      	mov	r2, r8
 8002a66:	464b      	mov	r3, r9
 8002a68:	f04f 0000 	mov.w	r0, #0
 8002a6c:	f04f 0100 	mov.w	r1, #0
 8002a70:	0159      	lsls	r1, r3, #5
 8002a72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a76:	0150      	lsls	r0, r2, #5
 8002a78:	4602      	mov	r2, r0
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	4641      	mov	r1, r8
 8002a7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a82:	4649      	mov	r1, r9
 8002a84:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a88:	f04f 0200 	mov.w	r2, #0
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a9c:	ebb2 040a 	subs.w	r4, r2, sl
 8002aa0:	eb63 050b 	sbc.w	r5, r3, fp
 8002aa4:	f04f 0200 	mov.w	r2, #0
 8002aa8:	f04f 0300 	mov.w	r3, #0
 8002aac:	00eb      	lsls	r3, r5, #3
 8002aae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ab2:	00e2      	lsls	r2, r4, #3
 8002ab4:	4614      	mov	r4, r2
 8002ab6:	461d      	mov	r5, r3
 8002ab8:	4643      	mov	r3, r8
 8002aba:	18e3      	adds	r3, r4, r3
 8002abc:	603b      	str	r3, [r7, #0]
 8002abe:	464b      	mov	r3, r9
 8002ac0:	eb45 0303 	adc.w	r3, r5, r3
 8002ac4:	607b      	str	r3, [r7, #4]
 8002ac6:	f04f 0200 	mov.w	r2, #0
 8002aca:	f04f 0300 	mov.w	r3, #0
 8002ace:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ad2:	4629      	mov	r1, r5
 8002ad4:	028b      	lsls	r3, r1, #10
 8002ad6:	4621      	mov	r1, r4
 8002ad8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002adc:	4621      	mov	r1, r4
 8002ade:	028a      	lsls	r2, r1, #10
 8002ae0:	4610      	mov	r0, r2
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ae8:	2200      	movs	r2, #0
 8002aea:	61bb      	str	r3, [r7, #24]
 8002aec:	61fa      	str	r2, [r7, #28]
 8002aee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002af2:	f7fd fbdd 	bl	80002b0 <__aeabi_uldivmod>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4613      	mov	r3, r2
 8002afc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002b00:	4b0d      	ldr	r3, [pc, #52]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	0f1b      	lsrs	r3, r3, #28
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002b0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b1e:	e003      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b20:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002b22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b26:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3798      	adds	r7, #152	@ 0x98
 8002b30:	46bd      	mov	sp, r7
 8002b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b36:	bf00      	nop
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	00f42400 	.word	0x00f42400
 8002b40:	017d7840 	.word	0x017d7840

08002b44 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e28d      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 8083 	beq.w	8002c6a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b64:	4b94      	ldr	r3, [pc, #592]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 030c 	and.w	r3, r3, #12
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d019      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b70:	4b91      	ldr	r3, [pc, #580]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 030c 	and.w	r3, r3, #12
        || \
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d106      	bne.n	8002b8a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b7c:	4b8e      	ldr	r3, [pc, #568]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b88:	d00c      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b8a:	4b8b      	ldr	r3, [pc, #556]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b92:	2b0c      	cmp	r3, #12
 8002b94:	d112      	bne.n	8002bbc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b96:	4b88      	ldr	r3, [pc, #544]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ba2:	d10b      	bne.n	8002bbc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ba4:	4b84      	ldr	r3, [pc, #528]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d05b      	beq.n	8002c68 <HAL_RCC_OscConfig+0x124>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d157      	bne.n	8002c68 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e25a      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bc4:	d106      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x90>
 8002bc6:	4b7c      	ldr	r3, [pc, #496]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a7b      	ldr	r2, [pc, #492]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002bcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bd0:	6013      	str	r3, [r2, #0]
 8002bd2:	e01d      	b.n	8002c10 <HAL_RCC_OscConfig+0xcc>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bdc:	d10c      	bne.n	8002bf8 <HAL_RCC_OscConfig+0xb4>
 8002bde:	4b76      	ldr	r3, [pc, #472]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a75      	ldr	r2, [pc, #468]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002be4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002be8:	6013      	str	r3, [r2, #0]
 8002bea:	4b73      	ldr	r3, [pc, #460]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a72      	ldr	r2, [pc, #456]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bf4:	6013      	str	r3, [r2, #0]
 8002bf6:	e00b      	b.n	8002c10 <HAL_RCC_OscConfig+0xcc>
 8002bf8:	4b6f      	ldr	r3, [pc, #444]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a6e      	ldr	r2, [pc, #440]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002bfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	4b6c      	ldr	r3, [pc, #432]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a6b      	ldr	r2, [pc, #428]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d013      	beq.n	8002c40 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c18:	f7fe fd3e 	bl	8001698 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c20:	f7fe fd3a 	bl	8001698 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b64      	cmp	r3, #100	@ 0x64
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e21f      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c32:	4b61      	ldr	r3, [pc, #388]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f0      	beq.n	8002c20 <HAL_RCC_OscConfig+0xdc>
 8002c3e:	e014      	b.n	8002c6a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c40:	f7fe fd2a 	bl	8001698 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c48:	f7fe fd26 	bl	8001698 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b64      	cmp	r3, #100	@ 0x64
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e20b      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c5a:	4b57      	ldr	r3, [pc, #348]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f0      	bne.n	8002c48 <HAL_RCC_OscConfig+0x104>
 8002c66:	e000      	b.n	8002c6a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d06f      	beq.n	8002d56 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c76:	4b50      	ldr	r3, [pc, #320]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 030c 	and.w	r3, r3, #12
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d017      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c82:	4b4d      	ldr	r3, [pc, #308]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 030c 	and.w	r3, r3, #12
        || \
 8002c8a:	2b08      	cmp	r3, #8
 8002c8c:	d105      	bne.n	8002c9a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00b      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c9a:	4b47      	ldr	r3, [pc, #284]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ca2:	2b0c      	cmp	r3, #12
 8002ca4:	d11c      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ca6:	4b44      	ldr	r3, [pc, #272]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d116      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cb2:	4b41      	ldr	r3, [pc, #260]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d005      	beq.n	8002cca <HAL_RCC_OscConfig+0x186>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d001      	beq.n	8002cca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e1d3      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cca:	4b3b      	ldr	r3, [pc, #236]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	4937      	ldr	r1, [pc, #220]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cde:	e03a      	b.n	8002d56 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d020      	beq.n	8002d2a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ce8:	4b34      	ldr	r3, [pc, #208]	@ (8002dbc <HAL_RCC_OscConfig+0x278>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cee:	f7fe fcd3 	bl	8001698 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf6:	f7fe fccf 	bl	8001698 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e1b4      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d08:	4b2b      	ldr	r3, [pc, #172]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0f0      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d14:	4b28      	ldr	r3, [pc, #160]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4925      	ldr	r1, [pc, #148]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	600b      	str	r3, [r1, #0]
 8002d28:	e015      	b.n	8002d56 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d2a:	4b24      	ldr	r3, [pc, #144]	@ (8002dbc <HAL_RCC_OscConfig+0x278>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d30:	f7fe fcb2 	bl	8001698 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d38:	f7fe fcae 	bl	8001698 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e193      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f0      	bne.n	8002d38 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d036      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d016      	beq.n	8002d98 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d6a:	4b15      	ldr	r3, [pc, #84]	@ (8002dc0 <HAL_RCC_OscConfig+0x27c>)
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d70:	f7fe fc92 	bl	8001698 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d78:	f7fe fc8e 	bl	8001698 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e173      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002db8 <HAL_RCC_OscConfig+0x274>)
 8002d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0f0      	beq.n	8002d78 <HAL_RCC_OscConfig+0x234>
 8002d96:	e01b      	b.n	8002dd0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d98:	4b09      	ldr	r3, [pc, #36]	@ (8002dc0 <HAL_RCC_OscConfig+0x27c>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9e:	f7fe fc7b 	bl	8001698 <HAL_GetTick>
 8002da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002da4:	e00e      	b.n	8002dc4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002da6:	f7fe fc77 	bl	8001698 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d907      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e15c      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	42470000 	.word	0x42470000
 8002dc0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dc4:	4b8a      	ldr	r3, [pc, #552]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1ea      	bne.n	8002da6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 8097 	beq.w	8002f0c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dde:	2300      	movs	r3, #0
 8002de0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002de2:	4b83      	ldr	r3, [pc, #524]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10f      	bne.n	8002e0e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	60bb      	str	r3, [r7, #8]
 8002df2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002df8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dfe:	4b7c      	ldr	r3, [pc, #496]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e06:	60bb      	str	r3, [r7, #8]
 8002e08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e0e:	4b79      	ldr	r3, [pc, #484]	@ (8002ff4 <HAL_RCC_OscConfig+0x4b0>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d118      	bne.n	8002e4c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e1a:	4b76      	ldr	r3, [pc, #472]	@ (8002ff4 <HAL_RCC_OscConfig+0x4b0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a75      	ldr	r2, [pc, #468]	@ (8002ff4 <HAL_RCC_OscConfig+0x4b0>)
 8002e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e26:	f7fe fc37 	bl	8001698 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e2e:	f7fe fc33 	bl	8001698 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e118      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e40:	4b6c      	ldr	r3, [pc, #432]	@ (8002ff4 <HAL_RCC_OscConfig+0x4b0>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0f0      	beq.n	8002e2e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d106      	bne.n	8002e62 <HAL_RCC_OscConfig+0x31e>
 8002e54:	4b66      	ldr	r3, [pc, #408]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e58:	4a65      	ldr	r2, [pc, #404]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e60:	e01c      	b.n	8002e9c <HAL_RCC_OscConfig+0x358>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	2b05      	cmp	r3, #5
 8002e68:	d10c      	bne.n	8002e84 <HAL_RCC_OscConfig+0x340>
 8002e6a:	4b61      	ldr	r3, [pc, #388]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e6e:	4a60      	ldr	r2, [pc, #384]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e70:	f043 0304 	orr.w	r3, r3, #4
 8002e74:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e76:	4b5e      	ldr	r3, [pc, #376]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7a:	4a5d      	ldr	r2, [pc, #372]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e7c:	f043 0301 	orr.w	r3, r3, #1
 8002e80:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e82:	e00b      	b.n	8002e9c <HAL_RCC_OscConfig+0x358>
 8002e84:	4b5a      	ldr	r3, [pc, #360]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e88:	4a59      	ldr	r2, [pc, #356]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e8a:	f023 0301 	bic.w	r3, r3, #1
 8002e8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e90:	4b57      	ldr	r3, [pc, #348]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e94:	4a56      	ldr	r2, [pc, #344]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002e96:	f023 0304 	bic.w	r3, r3, #4
 8002e9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d015      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea4:	f7fe fbf8 	bl	8001698 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eaa:	e00a      	b.n	8002ec2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eac:	f7fe fbf4 	bl	8001698 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e0d7      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0ee      	beq.n	8002eac <HAL_RCC_OscConfig+0x368>
 8002ece:	e014      	b.n	8002efa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed0:	f7fe fbe2 	bl	8001698 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ed6:	e00a      	b.n	8002eee <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ed8:	f7fe fbde 	bl	8001698 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e0c1      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eee:	4b40      	ldr	r3, [pc, #256]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d1ee      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002efa:	7dfb      	ldrb	r3, [r7, #23]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d105      	bne.n	8002f0c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f00:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f04:	4a3a      	ldr	r2, [pc, #232]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002f06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f0a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80ad 	beq.w	8003070 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f16:	4b36      	ldr	r3, [pc, #216]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d060      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d145      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f2a:	4b33      	ldr	r3, [pc, #204]	@ (8002ff8 <HAL_RCC_OscConfig+0x4b4>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f30:	f7fe fbb2 	bl	8001698 <HAL_GetTick>
 8002f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f36:	e008      	b.n	8002f4a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f38:	f7fe fbae 	bl	8001698 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d901      	bls.n	8002f4a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002f46:	2303      	movs	r3, #3
 8002f48:	e093      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f4a:	4b29      	ldr	r3, [pc, #164]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f0      	bne.n	8002f38 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69da      	ldr	r2, [r3, #28]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f64:	019b      	lsls	r3, r3, #6
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6c:	085b      	lsrs	r3, r3, #1
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	041b      	lsls	r3, r3, #16
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f78:	061b      	lsls	r3, r3, #24
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f80:	071b      	lsls	r3, r3, #28
 8002f82:	491b      	ldr	r1, [pc, #108]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff8 <HAL_RCC_OscConfig+0x4b4>)
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fe fb83 	bl	8001698 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f96:	f7fe fb7f 	bl	8001698 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e064      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fa8:	4b11      	ldr	r3, [pc, #68]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0f0      	beq.n	8002f96 <HAL_RCC_OscConfig+0x452>
 8002fb4:	e05c      	b.n	8003070 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fb6:	4b10      	ldr	r3, [pc, #64]	@ (8002ff8 <HAL_RCC_OscConfig+0x4b4>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fbc:	f7fe fb6c 	bl	8001698 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fc2:	e008      	b.n	8002fd6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fc4:	f7fe fb68 	bl	8001698 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e04d      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fd6:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <HAL_RCC_OscConfig+0x4ac>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1f0      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x480>
 8002fe2:	e045      	b.n	8003070 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d107      	bne.n	8002ffc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e040      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
 8002ff0:	40023800 	.word	0x40023800
 8002ff4:	40007000 	.word	0x40007000
 8002ff8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800307c <HAL_RCC_OscConfig+0x538>)
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d030      	beq.n	800306c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003014:	429a      	cmp	r2, r3
 8003016:	d129      	bne.n	800306c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003022:	429a      	cmp	r2, r3
 8003024:	d122      	bne.n	800306c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800302c:	4013      	ands	r3, r2
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003032:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003034:	4293      	cmp	r3, r2
 8003036:	d119      	bne.n	800306c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003042:	085b      	lsrs	r3, r3, #1
 8003044:	3b01      	subs	r3, #1
 8003046:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003048:	429a      	cmp	r2, r3
 800304a:	d10f      	bne.n	800306c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003056:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003058:	429a      	cmp	r2, r3
 800305a:	d107      	bne.n	800306c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003068:	429a      	cmp	r2, r3
 800306a:	d001      	beq.n	8003070 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e000      	b.n	8003072 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3718      	adds	r7, #24
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40023800 	.word	0x40023800

08003080 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e041      	b.n	8003116 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d106      	bne.n	80030ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7fe fa40 	bl	800152c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3304      	adds	r3, #4
 80030bc:	4619      	mov	r1, r3
 80030be:	4610      	mov	r0, r2
 80030c0:	f000 fa7e 	bl	80035c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
	...

08003120 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b01      	cmp	r3, #1
 8003132:	d001      	beq.n	8003138 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e04e      	b.n	80031d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2202      	movs	r2, #2
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68da      	ldr	r2, [r3, #12]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0201 	orr.w	r2, r2, #1
 800314e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a23      	ldr	r2, [pc, #140]	@ (80031e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d022      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x80>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003162:	d01d      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x80>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a1f      	ldr	r2, [pc, #124]	@ (80031e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d018      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x80>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a1e      	ldr	r2, [pc, #120]	@ (80031ec <HAL_TIM_Base_Start_IT+0xcc>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d013      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x80>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a1c      	ldr	r2, [pc, #112]	@ (80031f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d00e      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x80>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a1b      	ldr	r2, [pc, #108]	@ (80031f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d009      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x80>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a19      	ldr	r2, [pc, #100]	@ (80031f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d004      	beq.n	80031a0 <HAL_TIM_Base_Start_IT+0x80>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a18      	ldr	r2, [pc, #96]	@ (80031fc <HAL_TIM_Base_Start_IT+0xdc>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d111      	bne.n	80031c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2b06      	cmp	r3, #6
 80031b0:	d010      	beq.n	80031d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 0201 	orr.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c2:	e007      	b.n	80031d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f042 0201 	orr.w	r2, r2, #1
 80031d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40010000 	.word	0x40010000
 80031e8:	40000400 	.word	0x40000400
 80031ec:	40000800 	.word	0x40000800
 80031f0:	40000c00 	.word	0x40000c00
 80031f4:	40010400 	.word	0x40010400
 80031f8:	40014000 	.word	0x40014000
 80031fc:	40001800 	.word	0x40001800

08003200 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d020      	beq.n	8003264 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f06f 0202 	mvn.w	r2, #2
 8003234:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 f999 	bl	8003582 <HAL_TIM_IC_CaptureCallback>
 8003250:	e005      	b.n	800325e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f98b 	bl	800356e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 f99c 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f003 0304 	and.w	r3, r3, #4
 800326a:	2b00      	cmp	r3, #0
 800326c:	d020      	beq.n	80032b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f003 0304 	and.w	r3, r3, #4
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01b      	beq.n	80032b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0204 	mvn.w	r2, #4
 8003280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2202      	movs	r2, #2
 8003286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f973 	bl	8003582 <HAL_TIM_IC_CaptureCallback>
 800329c:	e005      	b.n	80032aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f965 	bl	800356e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 f976 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d020      	beq.n	80032fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f003 0308 	and.w	r3, r3, #8
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d01b      	beq.n	80032fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0208 	mvn.w	r2, #8
 80032cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2204      	movs	r2, #4
 80032d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f94d 	bl	8003582 <HAL_TIM_IC_CaptureCallback>
 80032e8:	e005      	b.n	80032f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f93f 	bl	800356e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f000 f950 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	f003 0310 	and.w	r3, r3, #16
 8003302:	2b00      	cmp	r3, #0
 8003304:	d020      	beq.n	8003348 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f003 0310 	and.w	r3, r3, #16
 800330c:	2b00      	cmp	r3, #0
 800330e:	d01b      	beq.n	8003348 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f06f 0210 	mvn.w	r2, #16
 8003318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2208      	movs	r2, #8
 800331e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800332a:	2b00      	cmp	r3, #0
 800332c:	d003      	beq.n	8003336 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f927 	bl	8003582 <HAL_TIM_IC_CaptureCallback>
 8003334:	e005      	b.n	8003342 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 f919 	bl	800356e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 f92a 	bl	8003596 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00c      	beq.n	800336c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d007      	beq.n	800336c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f06f 0201 	mvn.w	r2, #1
 8003364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fd fef6 	bl	8001158 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00c      	beq.n	8003390 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800337c:	2b00      	cmp	r3, #0
 800337e:	d007      	beq.n	8003390 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 fade 	bl	800394c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00c      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d007      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80033ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f8fb 	bl	80035aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f003 0320 	and.w	r3, r3, #32
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00c      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f003 0320 	and.w	r3, r3, #32
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d007      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f06f 0220 	mvn.w	r2, #32
 80033d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 fab0 	bl	8003938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033d8:	bf00      	nop
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ea:	2300      	movs	r3, #0
 80033ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d101      	bne.n	80033fc <HAL_TIM_ConfigClockSource+0x1c>
 80033f8:	2302      	movs	r3, #2
 80033fa:	e0b4      	b.n	8003566 <HAL_TIM_ConfigClockSource+0x186>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2202      	movs	r2, #2
 8003408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800341a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003422:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68ba      	ldr	r2, [r7, #8]
 800342a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003434:	d03e      	beq.n	80034b4 <HAL_TIM_ConfigClockSource+0xd4>
 8003436:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800343a:	f200 8087 	bhi.w	800354c <HAL_TIM_ConfigClockSource+0x16c>
 800343e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003442:	f000 8086 	beq.w	8003552 <HAL_TIM_ConfigClockSource+0x172>
 8003446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800344a:	d87f      	bhi.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
 800344c:	2b70      	cmp	r3, #112	@ 0x70
 800344e:	d01a      	beq.n	8003486 <HAL_TIM_ConfigClockSource+0xa6>
 8003450:	2b70      	cmp	r3, #112	@ 0x70
 8003452:	d87b      	bhi.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
 8003454:	2b60      	cmp	r3, #96	@ 0x60
 8003456:	d050      	beq.n	80034fa <HAL_TIM_ConfigClockSource+0x11a>
 8003458:	2b60      	cmp	r3, #96	@ 0x60
 800345a:	d877      	bhi.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
 800345c:	2b50      	cmp	r3, #80	@ 0x50
 800345e:	d03c      	beq.n	80034da <HAL_TIM_ConfigClockSource+0xfa>
 8003460:	2b50      	cmp	r3, #80	@ 0x50
 8003462:	d873      	bhi.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
 8003464:	2b40      	cmp	r3, #64	@ 0x40
 8003466:	d058      	beq.n	800351a <HAL_TIM_ConfigClockSource+0x13a>
 8003468:	2b40      	cmp	r3, #64	@ 0x40
 800346a:	d86f      	bhi.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
 800346c:	2b30      	cmp	r3, #48	@ 0x30
 800346e:	d064      	beq.n	800353a <HAL_TIM_ConfigClockSource+0x15a>
 8003470:	2b30      	cmp	r3, #48	@ 0x30
 8003472:	d86b      	bhi.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
 8003474:	2b20      	cmp	r3, #32
 8003476:	d060      	beq.n	800353a <HAL_TIM_ConfigClockSource+0x15a>
 8003478:	2b20      	cmp	r3, #32
 800347a:	d867      	bhi.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
 800347c:	2b00      	cmp	r3, #0
 800347e:	d05c      	beq.n	800353a <HAL_TIM_ConfigClockSource+0x15a>
 8003480:	2b10      	cmp	r3, #16
 8003482:	d05a      	beq.n	800353a <HAL_TIM_ConfigClockSource+0x15a>
 8003484:	e062      	b.n	800354c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003496:	f000 f9b3 	bl	8003800 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80034a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	609a      	str	r2, [r3, #8]
      break;
 80034b2:	e04f      	b.n	8003554 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034c4:	f000 f99c 	bl	8003800 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034d6:	609a      	str	r2, [r3, #8]
      break;
 80034d8:	e03c      	b.n	8003554 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034e6:	461a      	mov	r2, r3
 80034e8:	f000 f910 	bl	800370c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2150      	movs	r1, #80	@ 0x50
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 f969 	bl	80037ca <TIM_ITRx_SetConfig>
      break;
 80034f8:	e02c      	b.n	8003554 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003506:	461a      	mov	r2, r3
 8003508:	f000 f92f 	bl	800376a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2160      	movs	r1, #96	@ 0x60
 8003512:	4618      	mov	r0, r3
 8003514:	f000 f959 	bl	80037ca <TIM_ITRx_SetConfig>
      break;
 8003518:	e01c      	b.n	8003554 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003526:	461a      	mov	r2, r3
 8003528:	f000 f8f0 	bl	800370c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2140      	movs	r1, #64	@ 0x40
 8003532:	4618      	mov	r0, r3
 8003534:	f000 f949 	bl	80037ca <TIM_ITRx_SetConfig>
      break;
 8003538:	e00c      	b.n	8003554 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4619      	mov	r1, r3
 8003544:	4610      	mov	r0, r2
 8003546:	f000 f940 	bl	80037ca <TIM_ITRx_SetConfig>
      break;
 800354a:	e003      	b.n	8003554 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
      break;
 8003550:	e000      	b.n	8003554 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003552:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003564:	7bfb      	ldrb	r3, [r7, #15]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003582:	b480      	push	{r7}
 8003584:	b083      	sub	sp, #12
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003596:	b480      	push	{r7}
 8003598:	b083      	sub	sp, #12
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b083      	sub	sp, #12
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
	...

080035c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a43      	ldr	r2, [pc, #268]	@ (80036e0 <TIM_Base_SetConfig+0x120>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d013      	beq.n	8003600 <TIM_Base_SetConfig+0x40>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035de:	d00f      	beq.n	8003600 <TIM_Base_SetConfig+0x40>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a40      	ldr	r2, [pc, #256]	@ (80036e4 <TIM_Base_SetConfig+0x124>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d00b      	beq.n	8003600 <TIM_Base_SetConfig+0x40>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a3f      	ldr	r2, [pc, #252]	@ (80036e8 <TIM_Base_SetConfig+0x128>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d007      	beq.n	8003600 <TIM_Base_SetConfig+0x40>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	4a3e      	ldr	r2, [pc, #248]	@ (80036ec <TIM_Base_SetConfig+0x12c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d003      	beq.n	8003600 <TIM_Base_SetConfig+0x40>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a3d      	ldr	r2, [pc, #244]	@ (80036f0 <TIM_Base_SetConfig+0x130>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d108      	bne.n	8003612 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003606:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	4313      	orrs	r3, r2
 8003610:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a32      	ldr	r2, [pc, #200]	@ (80036e0 <TIM_Base_SetConfig+0x120>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d02b      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003620:	d027      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a2f      	ldr	r2, [pc, #188]	@ (80036e4 <TIM_Base_SetConfig+0x124>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d023      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a2e      	ldr	r2, [pc, #184]	@ (80036e8 <TIM_Base_SetConfig+0x128>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d01f      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a2d      	ldr	r2, [pc, #180]	@ (80036ec <TIM_Base_SetConfig+0x12c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d01b      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a2c      	ldr	r2, [pc, #176]	@ (80036f0 <TIM_Base_SetConfig+0x130>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d017      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a2b      	ldr	r2, [pc, #172]	@ (80036f4 <TIM_Base_SetConfig+0x134>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a2a      	ldr	r2, [pc, #168]	@ (80036f8 <TIM_Base_SetConfig+0x138>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00f      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a29      	ldr	r2, [pc, #164]	@ (80036fc <TIM_Base_SetConfig+0x13c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d00b      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a28      	ldr	r2, [pc, #160]	@ (8003700 <TIM_Base_SetConfig+0x140>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d007      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a27      	ldr	r2, [pc, #156]	@ (8003704 <TIM_Base_SetConfig+0x144>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d003      	beq.n	8003672 <TIM_Base_SetConfig+0xb2>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a26      	ldr	r2, [pc, #152]	@ (8003708 <TIM_Base_SetConfig+0x148>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d108      	bne.n	8003684 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003678:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4313      	orrs	r3, r2
 8003682:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	4313      	orrs	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a0e      	ldr	r2, [pc, #56]	@ (80036e0 <TIM_Base_SetConfig+0x120>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d003      	beq.n	80036b2 <TIM_Base_SetConfig+0xf2>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a10      	ldr	r2, [pc, #64]	@ (80036f0 <TIM_Base_SetConfig+0x130>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d103      	bne.n	80036ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f043 0204 	orr.w	r2, r3, #4
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	601a      	str	r2, [r3, #0]
}
 80036d2:	bf00      	nop
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	40010000 	.word	0x40010000
 80036e4:	40000400 	.word	0x40000400
 80036e8:	40000800 	.word	0x40000800
 80036ec:	40000c00 	.word	0x40000c00
 80036f0:	40010400 	.word	0x40010400
 80036f4:	40014000 	.word	0x40014000
 80036f8:	40014400 	.word	0x40014400
 80036fc:	40014800 	.word	0x40014800
 8003700:	40001800 	.word	0x40001800
 8003704:	40001c00 	.word	0x40001c00
 8003708:	40002000 	.word	0x40002000

0800370c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800370c:	b480      	push	{r7}
 800370e:	b087      	sub	sp, #28
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	f023 0201 	bic.w	r2, r3, #1
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	f023 030a 	bic.w	r3, r3, #10
 8003748:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	4313      	orrs	r3, r2
 8003750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	621a      	str	r2, [r3, #32]
}
 800375e:	bf00      	nop
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800376a:	b480      	push	{r7}
 800376c:	b087      	sub	sp, #28
 800376e:	af00      	add	r7, sp, #0
 8003770:	60f8      	str	r0, [r7, #12]
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	f023 0210 	bic.w	r2, r3, #16
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003794:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	031b      	lsls	r3, r3, #12
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80037a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	697a      	ldr	r2, [r7, #20]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	621a      	str	r2, [r3, #32]
}
 80037be:	bf00      	nop
 80037c0:	371c      	adds	r7, #28
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr

080037ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037ca:	b480      	push	{r7}
 80037cc:	b085      	sub	sp, #20
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
 80037d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	f043 0307 	orr.w	r3, r3, #7
 80037ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	609a      	str	r2, [r3, #8]
}
 80037f4:	bf00      	nop
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
 800380c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800381a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	021a      	lsls	r2, r3, #8
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	431a      	orrs	r2, r3
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	4313      	orrs	r3, r2
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	4313      	orrs	r3, r2
 800382c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	609a      	str	r2, [r3, #8]
}
 8003834:	bf00      	nop
 8003836:	371c      	adds	r7, #28
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003850:	2b01      	cmp	r3, #1
 8003852:	d101      	bne.n	8003858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003854:	2302      	movs	r3, #2
 8003856:	e05a      	b.n	800390e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800387e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a21      	ldr	r2, [pc, #132]	@ (800391c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d022      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a4:	d01d      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003920 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d018      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003924 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d013      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a1a      	ldr	r2, [pc, #104]	@ (8003928 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d00e      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a18      	ldr	r2, [pc, #96]	@ (800392c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d009      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a17      	ldr	r2, [pc, #92]	@ (8003930 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d004      	beq.n	80038e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a15      	ldr	r2, [pc, #84]	@ (8003934 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d10c      	bne.n	80038fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	40010000 	.word	0x40010000
 8003920:	40000400 	.word	0x40000400
 8003924:	40000800 	.word	0x40000800
 8003928:	40000c00 	.word	0x40000c00
 800392c:	40010400 	.word	0x40010400
 8003930:	40014000 	.word	0x40014000
 8003934:	40001800 	.word	0x40001800

08003938 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <sniprintf>:
 8003960:	b40c      	push	{r2, r3}
 8003962:	b530      	push	{r4, r5, lr}
 8003964:	4b18      	ldr	r3, [pc, #96]	@ (80039c8 <sniprintf+0x68>)
 8003966:	1e0c      	subs	r4, r1, #0
 8003968:	681d      	ldr	r5, [r3, #0]
 800396a:	b09d      	sub	sp, #116	@ 0x74
 800396c:	da08      	bge.n	8003980 <sniprintf+0x20>
 800396e:	238b      	movs	r3, #139	@ 0x8b
 8003970:	602b      	str	r3, [r5, #0]
 8003972:	f04f 30ff 	mov.w	r0, #4294967295
 8003976:	b01d      	add	sp, #116	@ 0x74
 8003978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800397c:	b002      	add	sp, #8
 800397e:	4770      	bx	lr
 8003980:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003984:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003988:	f04f 0300 	mov.w	r3, #0
 800398c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800398e:	bf14      	ite	ne
 8003990:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003994:	4623      	moveq	r3, r4
 8003996:	9304      	str	r3, [sp, #16]
 8003998:	9307      	str	r3, [sp, #28]
 800399a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800399e:	9002      	str	r0, [sp, #8]
 80039a0:	9006      	str	r0, [sp, #24]
 80039a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80039a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80039a8:	ab21      	add	r3, sp, #132	@ 0x84
 80039aa:	a902      	add	r1, sp, #8
 80039ac:	4628      	mov	r0, r5
 80039ae:	9301      	str	r3, [sp, #4]
 80039b0:	f000 f994 	bl	8003cdc <_svfiprintf_r>
 80039b4:	1c43      	adds	r3, r0, #1
 80039b6:	bfbc      	itt	lt
 80039b8:	238b      	movlt	r3, #139	@ 0x8b
 80039ba:	602b      	strlt	r3, [r5, #0]
 80039bc:	2c00      	cmp	r4, #0
 80039be:	d0da      	beq.n	8003976 <sniprintf+0x16>
 80039c0:	9b02      	ldr	r3, [sp, #8]
 80039c2:	2200      	movs	r2, #0
 80039c4:	701a      	strb	r2, [r3, #0]
 80039c6:	e7d6      	b.n	8003976 <sniprintf+0x16>
 80039c8:	2000002c 	.word	0x2000002c

080039cc <memset>:
 80039cc:	4402      	add	r2, r0
 80039ce:	4603      	mov	r3, r0
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d100      	bne.n	80039d6 <memset+0xa>
 80039d4:	4770      	bx	lr
 80039d6:	f803 1b01 	strb.w	r1, [r3], #1
 80039da:	e7f9      	b.n	80039d0 <memset+0x4>

080039dc <__errno>:
 80039dc:	4b01      	ldr	r3, [pc, #4]	@ (80039e4 <__errno+0x8>)
 80039de:	6818      	ldr	r0, [r3, #0]
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	2000002c 	.word	0x2000002c

080039e8 <__libc_init_array>:
 80039e8:	b570      	push	{r4, r5, r6, lr}
 80039ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003a20 <__libc_init_array+0x38>)
 80039ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003a24 <__libc_init_array+0x3c>)
 80039ee:	1b64      	subs	r4, r4, r5
 80039f0:	10a4      	asrs	r4, r4, #2
 80039f2:	2600      	movs	r6, #0
 80039f4:	42a6      	cmp	r6, r4
 80039f6:	d109      	bne.n	8003a0c <__libc_init_array+0x24>
 80039f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003a28 <__libc_init_array+0x40>)
 80039fa:	4c0c      	ldr	r4, [pc, #48]	@ (8003a2c <__libc_init_array+0x44>)
 80039fc:	f000 fc64 	bl	80042c8 <_init>
 8003a00:	1b64      	subs	r4, r4, r5
 8003a02:	10a4      	asrs	r4, r4, #2
 8003a04:	2600      	movs	r6, #0
 8003a06:	42a6      	cmp	r6, r4
 8003a08:	d105      	bne.n	8003a16 <__libc_init_array+0x2e>
 8003a0a:	bd70      	pop	{r4, r5, r6, pc}
 8003a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a10:	4798      	blx	r3
 8003a12:	3601      	adds	r6, #1
 8003a14:	e7ee      	b.n	80039f4 <__libc_init_array+0xc>
 8003a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a1a:	4798      	blx	r3
 8003a1c:	3601      	adds	r6, #1
 8003a1e:	e7f2      	b.n	8003a06 <__libc_init_array+0x1e>
 8003a20:	080043e8 	.word	0x080043e8
 8003a24:	080043e8 	.word	0x080043e8
 8003a28:	080043e8 	.word	0x080043e8
 8003a2c:	080043ec 	.word	0x080043ec

08003a30 <__retarget_lock_acquire_recursive>:
 8003a30:	4770      	bx	lr

08003a32 <__retarget_lock_release_recursive>:
 8003a32:	4770      	bx	lr

08003a34 <_free_r>:
 8003a34:	b538      	push	{r3, r4, r5, lr}
 8003a36:	4605      	mov	r5, r0
 8003a38:	2900      	cmp	r1, #0
 8003a3a:	d041      	beq.n	8003ac0 <_free_r+0x8c>
 8003a3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a40:	1f0c      	subs	r4, r1, #4
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	bfb8      	it	lt
 8003a46:	18e4      	addlt	r4, r4, r3
 8003a48:	f000 f8e0 	bl	8003c0c <__malloc_lock>
 8003a4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac4 <_free_r+0x90>)
 8003a4e:	6813      	ldr	r3, [r2, #0]
 8003a50:	b933      	cbnz	r3, 8003a60 <_free_r+0x2c>
 8003a52:	6063      	str	r3, [r4, #4]
 8003a54:	6014      	str	r4, [r2, #0]
 8003a56:	4628      	mov	r0, r5
 8003a58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a5c:	f000 b8dc 	b.w	8003c18 <__malloc_unlock>
 8003a60:	42a3      	cmp	r3, r4
 8003a62:	d908      	bls.n	8003a76 <_free_r+0x42>
 8003a64:	6820      	ldr	r0, [r4, #0]
 8003a66:	1821      	adds	r1, r4, r0
 8003a68:	428b      	cmp	r3, r1
 8003a6a:	bf01      	itttt	eq
 8003a6c:	6819      	ldreq	r1, [r3, #0]
 8003a6e:	685b      	ldreq	r3, [r3, #4]
 8003a70:	1809      	addeq	r1, r1, r0
 8003a72:	6021      	streq	r1, [r4, #0]
 8003a74:	e7ed      	b.n	8003a52 <_free_r+0x1e>
 8003a76:	461a      	mov	r2, r3
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	b10b      	cbz	r3, 8003a80 <_free_r+0x4c>
 8003a7c:	42a3      	cmp	r3, r4
 8003a7e:	d9fa      	bls.n	8003a76 <_free_r+0x42>
 8003a80:	6811      	ldr	r1, [r2, #0]
 8003a82:	1850      	adds	r0, r2, r1
 8003a84:	42a0      	cmp	r0, r4
 8003a86:	d10b      	bne.n	8003aa0 <_free_r+0x6c>
 8003a88:	6820      	ldr	r0, [r4, #0]
 8003a8a:	4401      	add	r1, r0
 8003a8c:	1850      	adds	r0, r2, r1
 8003a8e:	4283      	cmp	r3, r0
 8003a90:	6011      	str	r1, [r2, #0]
 8003a92:	d1e0      	bne.n	8003a56 <_free_r+0x22>
 8003a94:	6818      	ldr	r0, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	6053      	str	r3, [r2, #4]
 8003a9a:	4408      	add	r0, r1
 8003a9c:	6010      	str	r0, [r2, #0]
 8003a9e:	e7da      	b.n	8003a56 <_free_r+0x22>
 8003aa0:	d902      	bls.n	8003aa8 <_free_r+0x74>
 8003aa2:	230c      	movs	r3, #12
 8003aa4:	602b      	str	r3, [r5, #0]
 8003aa6:	e7d6      	b.n	8003a56 <_free_r+0x22>
 8003aa8:	6820      	ldr	r0, [r4, #0]
 8003aaa:	1821      	adds	r1, r4, r0
 8003aac:	428b      	cmp	r3, r1
 8003aae:	bf04      	itt	eq
 8003ab0:	6819      	ldreq	r1, [r3, #0]
 8003ab2:	685b      	ldreq	r3, [r3, #4]
 8003ab4:	6063      	str	r3, [r4, #4]
 8003ab6:	bf04      	itt	eq
 8003ab8:	1809      	addeq	r1, r1, r0
 8003aba:	6021      	streq	r1, [r4, #0]
 8003abc:	6054      	str	r4, [r2, #4]
 8003abe:	e7ca      	b.n	8003a56 <_free_r+0x22>
 8003ac0:	bd38      	pop	{r3, r4, r5, pc}
 8003ac2:	bf00      	nop
 8003ac4:	200002a8 	.word	0x200002a8

08003ac8 <sbrk_aligned>:
 8003ac8:	b570      	push	{r4, r5, r6, lr}
 8003aca:	4e0f      	ldr	r6, [pc, #60]	@ (8003b08 <sbrk_aligned+0x40>)
 8003acc:	460c      	mov	r4, r1
 8003ace:	6831      	ldr	r1, [r6, #0]
 8003ad0:	4605      	mov	r5, r0
 8003ad2:	b911      	cbnz	r1, 8003ada <sbrk_aligned+0x12>
 8003ad4:	f000 fba4 	bl	8004220 <_sbrk_r>
 8003ad8:	6030      	str	r0, [r6, #0]
 8003ada:	4621      	mov	r1, r4
 8003adc:	4628      	mov	r0, r5
 8003ade:	f000 fb9f 	bl	8004220 <_sbrk_r>
 8003ae2:	1c43      	adds	r3, r0, #1
 8003ae4:	d103      	bne.n	8003aee <sbrk_aligned+0x26>
 8003ae6:	f04f 34ff 	mov.w	r4, #4294967295
 8003aea:	4620      	mov	r0, r4
 8003aec:	bd70      	pop	{r4, r5, r6, pc}
 8003aee:	1cc4      	adds	r4, r0, #3
 8003af0:	f024 0403 	bic.w	r4, r4, #3
 8003af4:	42a0      	cmp	r0, r4
 8003af6:	d0f8      	beq.n	8003aea <sbrk_aligned+0x22>
 8003af8:	1a21      	subs	r1, r4, r0
 8003afa:	4628      	mov	r0, r5
 8003afc:	f000 fb90 	bl	8004220 <_sbrk_r>
 8003b00:	3001      	adds	r0, #1
 8003b02:	d1f2      	bne.n	8003aea <sbrk_aligned+0x22>
 8003b04:	e7ef      	b.n	8003ae6 <sbrk_aligned+0x1e>
 8003b06:	bf00      	nop
 8003b08:	200002a4 	.word	0x200002a4

08003b0c <_malloc_r>:
 8003b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b10:	1ccd      	adds	r5, r1, #3
 8003b12:	f025 0503 	bic.w	r5, r5, #3
 8003b16:	3508      	adds	r5, #8
 8003b18:	2d0c      	cmp	r5, #12
 8003b1a:	bf38      	it	cc
 8003b1c:	250c      	movcc	r5, #12
 8003b1e:	2d00      	cmp	r5, #0
 8003b20:	4606      	mov	r6, r0
 8003b22:	db01      	blt.n	8003b28 <_malloc_r+0x1c>
 8003b24:	42a9      	cmp	r1, r5
 8003b26:	d904      	bls.n	8003b32 <_malloc_r+0x26>
 8003b28:	230c      	movs	r3, #12
 8003b2a:	6033      	str	r3, [r6, #0]
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c08 <_malloc_r+0xfc>
 8003b36:	f000 f869 	bl	8003c0c <__malloc_lock>
 8003b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b3e:	461c      	mov	r4, r3
 8003b40:	bb44      	cbnz	r4, 8003b94 <_malloc_r+0x88>
 8003b42:	4629      	mov	r1, r5
 8003b44:	4630      	mov	r0, r6
 8003b46:	f7ff ffbf 	bl	8003ac8 <sbrk_aligned>
 8003b4a:	1c43      	adds	r3, r0, #1
 8003b4c:	4604      	mov	r4, r0
 8003b4e:	d158      	bne.n	8003c02 <_malloc_r+0xf6>
 8003b50:	f8d8 4000 	ldr.w	r4, [r8]
 8003b54:	4627      	mov	r7, r4
 8003b56:	2f00      	cmp	r7, #0
 8003b58:	d143      	bne.n	8003be2 <_malloc_r+0xd6>
 8003b5a:	2c00      	cmp	r4, #0
 8003b5c:	d04b      	beq.n	8003bf6 <_malloc_r+0xea>
 8003b5e:	6823      	ldr	r3, [r4, #0]
 8003b60:	4639      	mov	r1, r7
 8003b62:	4630      	mov	r0, r6
 8003b64:	eb04 0903 	add.w	r9, r4, r3
 8003b68:	f000 fb5a 	bl	8004220 <_sbrk_r>
 8003b6c:	4581      	cmp	r9, r0
 8003b6e:	d142      	bne.n	8003bf6 <_malloc_r+0xea>
 8003b70:	6821      	ldr	r1, [r4, #0]
 8003b72:	1a6d      	subs	r5, r5, r1
 8003b74:	4629      	mov	r1, r5
 8003b76:	4630      	mov	r0, r6
 8003b78:	f7ff ffa6 	bl	8003ac8 <sbrk_aligned>
 8003b7c:	3001      	adds	r0, #1
 8003b7e:	d03a      	beq.n	8003bf6 <_malloc_r+0xea>
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	442b      	add	r3, r5
 8003b84:	6023      	str	r3, [r4, #0]
 8003b86:	f8d8 3000 	ldr.w	r3, [r8]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	bb62      	cbnz	r2, 8003be8 <_malloc_r+0xdc>
 8003b8e:	f8c8 7000 	str.w	r7, [r8]
 8003b92:	e00f      	b.n	8003bb4 <_malloc_r+0xa8>
 8003b94:	6822      	ldr	r2, [r4, #0]
 8003b96:	1b52      	subs	r2, r2, r5
 8003b98:	d420      	bmi.n	8003bdc <_malloc_r+0xd0>
 8003b9a:	2a0b      	cmp	r2, #11
 8003b9c:	d917      	bls.n	8003bce <_malloc_r+0xc2>
 8003b9e:	1961      	adds	r1, r4, r5
 8003ba0:	42a3      	cmp	r3, r4
 8003ba2:	6025      	str	r5, [r4, #0]
 8003ba4:	bf18      	it	ne
 8003ba6:	6059      	strne	r1, [r3, #4]
 8003ba8:	6863      	ldr	r3, [r4, #4]
 8003baa:	bf08      	it	eq
 8003bac:	f8c8 1000 	streq.w	r1, [r8]
 8003bb0:	5162      	str	r2, [r4, r5]
 8003bb2:	604b      	str	r3, [r1, #4]
 8003bb4:	4630      	mov	r0, r6
 8003bb6:	f000 f82f 	bl	8003c18 <__malloc_unlock>
 8003bba:	f104 000b 	add.w	r0, r4, #11
 8003bbe:	1d23      	adds	r3, r4, #4
 8003bc0:	f020 0007 	bic.w	r0, r0, #7
 8003bc4:	1ac2      	subs	r2, r0, r3
 8003bc6:	bf1c      	itt	ne
 8003bc8:	1a1b      	subne	r3, r3, r0
 8003bca:	50a3      	strne	r3, [r4, r2]
 8003bcc:	e7af      	b.n	8003b2e <_malloc_r+0x22>
 8003bce:	6862      	ldr	r2, [r4, #4]
 8003bd0:	42a3      	cmp	r3, r4
 8003bd2:	bf0c      	ite	eq
 8003bd4:	f8c8 2000 	streq.w	r2, [r8]
 8003bd8:	605a      	strne	r2, [r3, #4]
 8003bda:	e7eb      	b.n	8003bb4 <_malloc_r+0xa8>
 8003bdc:	4623      	mov	r3, r4
 8003bde:	6864      	ldr	r4, [r4, #4]
 8003be0:	e7ae      	b.n	8003b40 <_malloc_r+0x34>
 8003be2:	463c      	mov	r4, r7
 8003be4:	687f      	ldr	r7, [r7, #4]
 8003be6:	e7b6      	b.n	8003b56 <_malloc_r+0x4a>
 8003be8:	461a      	mov	r2, r3
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	42a3      	cmp	r3, r4
 8003bee:	d1fb      	bne.n	8003be8 <_malloc_r+0xdc>
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	6053      	str	r3, [r2, #4]
 8003bf4:	e7de      	b.n	8003bb4 <_malloc_r+0xa8>
 8003bf6:	230c      	movs	r3, #12
 8003bf8:	6033      	str	r3, [r6, #0]
 8003bfa:	4630      	mov	r0, r6
 8003bfc:	f000 f80c 	bl	8003c18 <__malloc_unlock>
 8003c00:	e794      	b.n	8003b2c <_malloc_r+0x20>
 8003c02:	6005      	str	r5, [r0, #0]
 8003c04:	e7d6      	b.n	8003bb4 <_malloc_r+0xa8>
 8003c06:	bf00      	nop
 8003c08:	200002a8 	.word	0x200002a8

08003c0c <__malloc_lock>:
 8003c0c:	4801      	ldr	r0, [pc, #4]	@ (8003c14 <__malloc_lock+0x8>)
 8003c0e:	f7ff bf0f 	b.w	8003a30 <__retarget_lock_acquire_recursive>
 8003c12:	bf00      	nop
 8003c14:	200002a0 	.word	0x200002a0

08003c18 <__malloc_unlock>:
 8003c18:	4801      	ldr	r0, [pc, #4]	@ (8003c20 <__malloc_unlock+0x8>)
 8003c1a:	f7ff bf0a 	b.w	8003a32 <__retarget_lock_release_recursive>
 8003c1e:	bf00      	nop
 8003c20:	200002a0 	.word	0x200002a0

08003c24 <__ssputs_r>:
 8003c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c28:	688e      	ldr	r6, [r1, #8]
 8003c2a:	461f      	mov	r7, r3
 8003c2c:	42be      	cmp	r6, r7
 8003c2e:	680b      	ldr	r3, [r1, #0]
 8003c30:	4682      	mov	sl, r0
 8003c32:	460c      	mov	r4, r1
 8003c34:	4690      	mov	r8, r2
 8003c36:	d82d      	bhi.n	8003c94 <__ssputs_r+0x70>
 8003c38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003c40:	d026      	beq.n	8003c90 <__ssputs_r+0x6c>
 8003c42:	6965      	ldr	r5, [r4, #20]
 8003c44:	6909      	ldr	r1, [r1, #16]
 8003c46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c4a:	eba3 0901 	sub.w	r9, r3, r1
 8003c4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c52:	1c7b      	adds	r3, r7, #1
 8003c54:	444b      	add	r3, r9
 8003c56:	106d      	asrs	r5, r5, #1
 8003c58:	429d      	cmp	r5, r3
 8003c5a:	bf38      	it	cc
 8003c5c:	461d      	movcc	r5, r3
 8003c5e:	0553      	lsls	r3, r2, #21
 8003c60:	d527      	bpl.n	8003cb2 <__ssputs_r+0x8e>
 8003c62:	4629      	mov	r1, r5
 8003c64:	f7ff ff52 	bl	8003b0c <_malloc_r>
 8003c68:	4606      	mov	r6, r0
 8003c6a:	b360      	cbz	r0, 8003cc6 <__ssputs_r+0xa2>
 8003c6c:	6921      	ldr	r1, [r4, #16]
 8003c6e:	464a      	mov	r2, r9
 8003c70:	f000 fae6 	bl	8004240 <memcpy>
 8003c74:	89a3      	ldrh	r3, [r4, #12]
 8003c76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c7e:	81a3      	strh	r3, [r4, #12]
 8003c80:	6126      	str	r6, [r4, #16]
 8003c82:	6165      	str	r5, [r4, #20]
 8003c84:	444e      	add	r6, r9
 8003c86:	eba5 0509 	sub.w	r5, r5, r9
 8003c8a:	6026      	str	r6, [r4, #0]
 8003c8c:	60a5      	str	r5, [r4, #8]
 8003c8e:	463e      	mov	r6, r7
 8003c90:	42be      	cmp	r6, r7
 8003c92:	d900      	bls.n	8003c96 <__ssputs_r+0x72>
 8003c94:	463e      	mov	r6, r7
 8003c96:	6820      	ldr	r0, [r4, #0]
 8003c98:	4632      	mov	r2, r6
 8003c9a:	4641      	mov	r1, r8
 8003c9c:	f000 faa6 	bl	80041ec <memmove>
 8003ca0:	68a3      	ldr	r3, [r4, #8]
 8003ca2:	1b9b      	subs	r3, r3, r6
 8003ca4:	60a3      	str	r3, [r4, #8]
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	4433      	add	r3, r6
 8003caa:	6023      	str	r3, [r4, #0]
 8003cac:	2000      	movs	r0, #0
 8003cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cb2:	462a      	mov	r2, r5
 8003cb4:	f000 fad2 	bl	800425c <_realloc_r>
 8003cb8:	4606      	mov	r6, r0
 8003cba:	2800      	cmp	r0, #0
 8003cbc:	d1e0      	bne.n	8003c80 <__ssputs_r+0x5c>
 8003cbe:	6921      	ldr	r1, [r4, #16]
 8003cc0:	4650      	mov	r0, sl
 8003cc2:	f7ff feb7 	bl	8003a34 <_free_r>
 8003cc6:	230c      	movs	r3, #12
 8003cc8:	f8ca 3000 	str.w	r3, [sl]
 8003ccc:	89a3      	ldrh	r3, [r4, #12]
 8003cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cd2:	81a3      	strh	r3, [r4, #12]
 8003cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd8:	e7e9      	b.n	8003cae <__ssputs_r+0x8a>
	...

08003cdc <_svfiprintf_r>:
 8003cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ce0:	4698      	mov	r8, r3
 8003ce2:	898b      	ldrh	r3, [r1, #12]
 8003ce4:	061b      	lsls	r3, r3, #24
 8003ce6:	b09d      	sub	sp, #116	@ 0x74
 8003ce8:	4607      	mov	r7, r0
 8003cea:	460d      	mov	r5, r1
 8003cec:	4614      	mov	r4, r2
 8003cee:	d510      	bpl.n	8003d12 <_svfiprintf_r+0x36>
 8003cf0:	690b      	ldr	r3, [r1, #16]
 8003cf2:	b973      	cbnz	r3, 8003d12 <_svfiprintf_r+0x36>
 8003cf4:	2140      	movs	r1, #64	@ 0x40
 8003cf6:	f7ff ff09 	bl	8003b0c <_malloc_r>
 8003cfa:	6028      	str	r0, [r5, #0]
 8003cfc:	6128      	str	r0, [r5, #16]
 8003cfe:	b930      	cbnz	r0, 8003d0e <_svfiprintf_r+0x32>
 8003d00:	230c      	movs	r3, #12
 8003d02:	603b      	str	r3, [r7, #0]
 8003d04:	f04f 30ff 	mov.w	r0, #4294967295
 8003d08:	b01d      	add	sp, #116	@ 0x74
 8003d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d0e:	2340      	movs	r3, #64	@ 0x40
 8003d10:	616b      	str	r3, [r5, #20]
 8003d12:	2300      	movs	r3, #0
 8003d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d16:	2320      	movs	r3, #32
 8003d18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d20:	2330      	movs	r3, #48	@ 0x30
 8003d22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003ec0 <_svfiprintf_r+0x1e4>
 8003d26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d2a:	f04f 0901 	mov.w	r9, #1
 8003d2e:	4623      	mov	r3, r4
 8003d30:	469a      	mov	sl, r3
 8003d32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d36:	b10a      	cbz	r2, 8003d3c <_svfiprintf_r+0x60>
 8003d38:	2a25      	cmp	r2, #37	@ 0x25
 8003d3a:	d1f9      	bne.n	8003d30 <_svfiprintf_r+0x54>
 8003d3c:	ebba 0b04 	subs.w	fp, sl, r4
 8003d40:	d00b      	beq.n	8003d5a <_svfiprintf_r+0x7e>
 8003d42:	465b      	mov	r3, fp
 8003d44:	4622      	mov	r2, r4
 8003d46:	4629      	mov	r1, r5
 8003d48:	4638      	mov	r0, r7
 8003d4a:	f7ff ff6b 	bl	8003c24 <__ssputs_r>
 8003d4e:	3001      	adds	r0, #1
 8003d50:	f000 80a7 	beq.w	8003ea2 <_svfiprintf_r+0x1c6>
 8003d54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d56:	445a      	add	r2, fp
 8003d58:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d5a:	f89a 3000 	ldrb.w	r3, [sl]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f000 809f 	beq.w	8003ea2 <_svfiprintf_r+0x1c6>
 8003d64:	2300      	movs	r3, #0
 8003d66:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d6e:	f10a 0a01 	add.w	sl, sl, #1
 8003d72:	9304      	str	r3, [sp, #16]
 8003d74:	9307      	str	r3, [sp, #28]
 8003d76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d7c:	4654      	mov	r4, sl
 8003d7e:	2205      	movs	r2, #5
 8003d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d84:	484e      	ldr	r0, [pc, #312]	@ (8003ec0 <_svfiprintf_r+0x1e4>)
 8003d86:	f7fc fa43 	bl	8000210 <memchr>
 8003d8a:	9a04      	ldr	r2, [sp, #16]
 8003d8c:	b9d8      	cbnz	r0, 8003dc6 <_svfiprintf_r+0xea>
 8003d8e:	06d0      	lsls	r0, r2, #27
 8003d90:	bf44      	itt	mi
 8003d92:	2320      	movmi	r3, #32
 8003d94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d98:	0711      	lsls	r1, r2, #28
 8003d9a:	bf44      	itt	mi
 8003d9c:	232b      	movmi	r3, #43	@ 0x2b
 8003d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003da2:	f89a 3000 	ldrb.w	r3, [sl]
 8003da6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003da8:	d015      	beq.n	8003dd6 <_svfiprintf_r+0xfa>
 8003daa:	9a07      	ldr	r2, [sp, #28]
 8003dac:	4654      	mov	r4, sl
 8003dae:	2000      	movs	r0, #0
 8003db0:	f04f 0c0a 	mov.w	ip, #10
 8003db4:	4621      	mov	r1, r4
 8003db6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003dba:	3b30      	subs	r3, #48	@ 0x30
 8003dbc:	2b09      	cmp	r3, #9
 8003dbe:	d94b      	bls.n	8003e58 <_svfiprintf_r+0x17c>
 8003dc0:	b1b0      	cbz	r0, 8003df0 <_svfiprintf_r+0x114>
 8003dc2:	9207      	str	r2, [sp, #28]
 8003dc4:	e014      	b.n	8003df0 <_svfiprintf_r+0x114>
 8003dc6:	eba0 0308 	sub.w	r3, r0, r8
 8003dca:	fa09 f303 	lsl.w	r3, r9, r3
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	9304      	str	r3, [sp, #16]
 8003dd2:	46a2      	mov	sl, r4
 8003dd4:	e7d2      	b.n	8003d7c <_svfiprintf_r+0xa0>
 8003dd6:	9b03      	ldr	r3, [sp, #12]
 8003dd8:	1d19      	adds	r1, r3, #4
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	9103      	str	r1, [sp, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	bfbb      	ittet	lt
 8003de2:	425b      	neglt	r3, r3
 8003de4:	f042 0202 	orrlt.w	r2, r2, #2
 8003de8:	9307      	strge	r3, [sp, #28]
 8003dea:	9307      	strlt	r3, [sp, #28]
 8003dec:	bfb8      	it	lt
 8003dee:	9204      	strlt	r2, [sp, #16]
 8003df0:	7823      	ldrb	r3, [r4, #0]
 8003df2:	2b2e      	cmp	r3, #46	@ 0x2e
 8003df4:	d10a      	bne.n	8003e0c <_svfiprintf_r+0x130>
 8003df6:	7863      	ldrb	r3, [r4, #1]
 8003df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dfa:	d132      	bne.n	8003e62 <_svfiprintf_r+0x186>
 8003dfc:	9b03      	ldr	r3, [sp, #12]
 8003dfe:	1d1a      	adds	r2, r3, #4
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	9203      	str	r2, [sp, #12]
 8003e04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003e08:	3402      	adds	r4, #2
 8003e0a:	9305      	str	r3, [sp, #20]
 8003e0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003ed0 <_svfiprintf_r+0x1f4>
 8003e10:	7821      	ldrb	r1, [r4, #0]
 8003e12:	2203      	movs	r2, #3
 8003e14:	4650      	mov	r0, sl
 8003e16:	f7fc f9fb 	bl	8000210 <memchr>
 8003e1a:	b138      	cbz	r0, 8003e2c <_svfiprintf_r+0x150>
 8003e1c:	9b04      	ldr	r3, [sp, #16]
 8003e1e:	eba0 000a 	sub.w	r0, r0, sl
 8003e22:	2240      	movs	r2, #64	@ 0x40
 8003e24:	4082      	lsls	r2, r0
 8003e26:	4313      	orrs	r3, r2
 8003e28:	3401      	adds	r4, #1
 8003e2a:	9304      	str	r3, [sp, #16]
 8003e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e30:	4824      	ldr	r0, [pc, #144]	@ (8003ec4 <_svfiprintf_r+0x1e8>)
 8003e32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e36:	2206      	movs	r2, #6
 8003e38:	f7fc f9ea 	bl	8000210 <memchr>
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	d036      	beq.n	8003eae <_svfiprintf_r+0x1d2>
 8003e40:	4b21      	ldr	r3, [pc, #132]	@ (8003ec8 <_svfiprintf_r+0x1ec>)
 8003e42:	bb1b      	cbnz	r3, 8003e8c <_svfiprintf_r+0x1b0>
 8003e44:	9b03      	ldr	r3, [sp, #12]
 8003e46:	3307      	adds	r3, #7
 8003e48:	f023 0307 	bic.w	r3, r3, #7
 8003e4c:	3308      	adds	r3, #8
 8003e4e:	9303      	str	r3, [sp, #12]
 8003e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e52:	4433      	add	r3, r6
 8003e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e56:	e76a      	b.n	8003d2e <_svfiprintf_r+0x52>
 8003e58:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e5c:	460c      	mov	r4, r1
 8003e5e:	2001      	movs	r0, #1
 8003e60:	e7a8      	b.n	8003db4 <_svfiprintf_r+0xd8>
 8003e62:	2300      	movs	r3, #0
 8003e64:	3401      	adds	r4, #1
 8003e66:	9305      	str	r3, [sp, #20]
 8003e68:	4619      	mov	r1, r3
 8003e6a:	f04f 0c0a 	mov.w	ip, #10
 8003e6e:	4620      	mov	r0, r4
 8003e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e74:	3a30      	subs	r2, #48	@ 0x30
 8003e76:	2a09      	cmp	r2, #9
 8003e78:	d903      	bls.n	8003e82 <_svfiprintf_r+0x1a6>
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0c6      	beq.n	8003e0c <_svfiprintf_r+0x130>
 8003e7e:	9105      	str	r1, [sp, #20]
 8003e80:	e7c4      	b.n	8003e0c <_svfiprintf_r+0x130>
 8003e82:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e86:	4604      	mov	r4, r0
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e7f0      	b.n	8003e6e <_svfiprintf_r+0x192>
 8003e8c:	ab03      	add	r3, sp, #12
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	462a      	mov	r2, r5
 8003e92:	4b0e      	ldr	r3, [pc, #56]	@ (8003ecc <_svfiprintf_r+0x1f0>)
 8003e94:	a904      	add	r1, sp, #16
 8003e96:	4638      	mov	r0, r7
 8003e98:	f3af 8000 	nop.w
 8003e9c:	1c42      	adds	r2, r0, #1
 8003e9e:	4606      	mov	r6, r0
 8003ea0:	d1d6      	bne.n	8003e50 <_svfiprintf_r+0x174>
 8003ea2:	89ab      	ldrh	r3, [r5, #12]
 8003ea4:	065b      	lsls	r3, r3, #25
 8003ea6:	f53f af2d 	bmi.w	8003d04 <_svfiprintf_r+0x28>
 8003eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003eac:	e72c      	b.n	8003d08 <_svfiprintf_r+0x2c>
 8003eae:	ab03      	add	r3, sp, #12
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	462a      	mov	r2, r5
 8003eb4:	4b05      	ldr	r3, [pc, #20]	@ (8003ecc <_svfiprintf_r+0x1f0>)
 8003eb6:	a904      	add	r1, sp, #16
 8003eb8:	4638      	mov	r0, r7
 8003eba:	f000 f879 	bl	8003fb0 <_printf_i>
 8003ebe:	e7ed      	b.n	8003e9c <_svfiprintf_r+0x1c0>
 8003ec0:	080043ac 	.word	0x080043ac
 8003ec4:	080043b6 	.word	0x080043b6
 8003ec8:	00000000 	.word	0x00000000
 8003ecc:	08003c25 	.word	0x08003c25
 8003ed0:	080043b2 	.word	0x080043b2

08003ed4 <_printf_common>:
 8003ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ed8:	4616      	mov	r6, r2
 8003eda:	4698      	mov	r8, r3
 8003edc:	688a      	ldr	r2, [r1, #8]
 8003ede:	690b      	ldr	r3, [r1, #16]
 8003ee0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	bfb8      	it	lt
 8003ee8:	4613      	movlt	r3, r2
 8003eea:	6033      	str	r3, [r6, #0]
 8003eec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ef0:	4607      	mov	r7, r0
 8003ef2:	460c      	mov	r4, r1
 8003ef4:	b10a      	cbz	r2, 8003efa <_printf_common+0x26>
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	6033      	str	r3, [r6, #0]
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	0699      	lsls	r1, r3, #26
 8003efe:	bf42      	ittt	mi
 8003f00:	6833      	ldrmi	r3, [r6, #0]
 8003f02:	3302      	addmi	r3, #2
 8003f04:	6033      	strmi	r3, [r6, #0]
 8003f06:	6825      	ldr	r5, [r4, #0]
 8003f08:	f015 0506 	ands.w	r5, r5, #6
 8003f0c:	d106      	bne.n	8003f1c <_printf_common+0x48>
 8003f0e:	f104 0a19 	add.w	sl, r4, #25
 8003f12:	68e3      	ldr	r3, [r4, #12]
 8003f14:	6832      	ldr	r2, [r6, #0]
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	42ab      	cmp	r3, r5
 8003f1a:	dc26      	bgt.n	8003f6a <_printf_common+0x96>
 8003f1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f20:	6822      	ldr	r2, [r4, #0]
 8003f22:	3b00      	subs	r3, #0
 8003f24:	bf18      	it	ne
 8003f26:	2301      	movne	r3, #1
 8003f28:	0692      	lsls	r2, r2, #26
 8003f2a:	d42b      	bmi.n	8003f84 <_printf_common+0xb0>
 8003f2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f30:	4641      	mov	r1, r8
 8003f32:	4638      	mov	r0, r7
 8003f34:	47c8      	blx	r9
 8003f36:	3001      	adds	r0, #1
 8003f38:	d01e      	beq.n	8003f78 <_printf_common+0xa4>
 8003f3a:	6823      	ldr	r3, [r4, #0]
 8003f3c:	6922      	ldr	r2, [r4, #16]
 8003f3e:	f003 0306 	and.w	r3, r3, #6
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	bf02      	ittt	eq
 8003f46:	68e5      	ldreq	r5, [r4, #12]
 8003f48:	6833      	ldreq	r3, [r6, #0]
 8003f4a:	1aed      	subeq	r5, r5, r3
 8003f4c:	68a3      	ldr	r3, [r4, #8]
 8003f4e:	bf0c      	ite	eq
 8003f50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f54:	2500      	movne	r5, #0
 8003f56:	4293      	cmp	r3, r2
 8003f58:	bfc4      	itt	gt
 8003f5a:	1a9b      	subgt	r3, r3, r2
 8003f5c:	18ed      	addgt	r5, r5, r3
 8003f5e:	2600      	movs	r6, #0
 8003f60:	341a      	adds	r4, #26
 8003f62:	42b5      	cmp	r5, r6
 8003f64:	d11a      	bne.n	8003f9c <_printf_common+0xc8>
 8003f66:	2000      	movs	r0, #0
 8003f68:	e008      	b.n	8003f7c <_printf_common+0xa8>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	4652      	mov	r2, sl
 8003f6e:	4641      	mov	r1, r8
 8003f70:	4638      	mov	r0, r7
 8003f72:	47c8      	blx	r9
 8003f74:	3001      	adds	r0, #1
 8003f76:	d103      	bne.n	8003f80 <_printf_common+0xac>
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f80:	3501      	adds	r5, #1
 8003f82:	e7c6      	b.n	8003f12 <_printf_common+0x3e>
 8003f84:	18e1      	adds	r1, r4, r3
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	2030      	movs	r0, #48	@ 0x30
 8003f8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f8e:	4422      	add	r2, r4
 8003f90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f98:	3302      	adds	r3, #2
 8003f9a:	e7c7      	b.n	8003f2c <_printf_common+0x58>
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	4622      	mov	r2, r4
 8003fa0:	4641      	mov	r1, r8
 8003fa2:	4638      	mov	r0, r7
 8003fa4:	47c8      	blx	r9
 8003fa6:	3001      	adds	r0, #1
 8003fa8:	d0e6      	beq.n	8003f78 <_printf_common+0xa4>
 8003faa:	3601      	adds	r6, #1
 8003fac:	e7d9      	b.n	8003f62 <_printf_common+0x8e>
	...

08003fb0 <_printf_i>:
 8003fb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fb4:	7e0f      	ldrb	r7, [r1, #24]
 8003fb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fb8:	2f78      	cmp	r7, #120	@ 0x78
 8003fba:	4691      	mov	r9, r2
 8003fbc:	4680      	mov	r8, r0
 8003fbe:	460c      	mov	r4, r1
 8003fc0:	469a      	mov	sl, r3
 8003fc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003fc6:	d807      	bhi.n	8003fd8 <_printf_i+0x28>
 8003fc8:	2f62      	cmp	r7, #98	@ 0x62
 8003fca:	d80a      	bhi.n	8003fe2 <_printf_i+0x32>
 8003fcc:	2f00      	cmp	r7, #0
 8003fce:	f000 80d1 	beq.w	8004174 <_printf_i+0x1c4>
 8003fd2:	2f58      	cmp	r7, #88	@ 0x58
 8003fd4:	f000 80b8 	beq.w	8004148 <_printf_i+0x198>
 8003fd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003fe0:	e03a      	b.n	8004058 <_printf_i+0xa8>
 8003fe2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003fe6:	2b15      	cmp	r3, #21
 8003fe8:	d8f6      	bhi.n	8003fd8 <_printf_i+0x28>
 8003fea:	a101      	add	r1, pc, #4	@ (adr r1, 8003ff0 <_printf_i+0x40>)
 8003fec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ff0:	08004049 	.word	0x08004049
 8003ff4:	0800405d 	.word	0x0800405d
 8003ff8:	08003fd9 	.word	0x08003fd9
 8003ffc:	08003fd9 	.word	0x08003fd9
 8004000:	08003fd9 	.word	0x08003fd9
 8004004:	08003fd9 	.word	0x08003fd9
 8004008:	0800405d 	.word	0x0800405d
 800400c:	08003fd9 	.word	0x08003fd9
 8004010:	08003fd9 	.word	0x08003fd9
 8004014:	08003fd9 	.word	0x08003fd9
 8004018:	08003fd9 	.word	0x08003fd9
 800401c:	0800415b 	.word	0x0800415b
 8004020:	08004087 	.word	0x08004087
 8004024:	08004115 	.word	0x08004115
 8004028:	08003fd9 	.word	0x08003fd9
 800402c:	08003fd9 	.word	0x08003fd9
 8004030:	0800417d 	.word	0x0800417d
 8004034:	08003fd9 	.word	0x08003fd9
 8004038:	08004087 	.word	0x08004087
 800403c:	08003fd9 	.word	0x08003fd9
 8004040:	08003fd9 	.word	0x08003fd9
 8004044:	0800411d 	.word	0x0800411d
 8004048:	6833      	ldr	r3, [r6, #0]
 800404a:	1d1a      	adds	r2, r3, #4
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6032      	str	r2, [r6, #0]
 8004050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004054:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004058:	2301      	movs	r3, #1
 800405a:	e09c      	b.n	8004196 <_printf_i+0x1e6>
 800405c:	6833      	ldr	r3, [r6, #0]
 800405e:	6820      	ldr	r0, [r4, #0]
 8004060:	1d19      	adds	r1, r3, #4
 8004062:	6031      	str	r1, [r6, #0]
 8004064:	0606      	lsls	r6, r0, #24
 8004066:	d501      	bpl.n	800406c <_printf_i+0xbc>
 8004068:	681d      	ldr	r5, [r3, #0]
 800406a:	e003      	b.n	8004074 <_printf_i+0xc4>
 800406c:	0645      	lsls	r5, r0, #25
 800406e:	d5fb      	bpl.n	8004068 <_printf_i+0xb8>
 8004070:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004074:	2d00      	cmp	r5, #0
 8004076:	da03      	bge.n	8004080 <_printf_i+0xd0>
 8004078:	232d      	movs	r3, #45	@ 0x2d
 800407a:	426d      	negs	r5, r5
 800407c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004080:	4858      	ldr	r0, [pc, #352]	@ (80041e4 <_printf_i+0x234>)
 8004082:	230a      	movs	r3, #10
 8004084:	e011      	b.n	80040aa <_printf_i+0xfa>
 8004086:	6821      	ldr	r1, [r4, #0]
 8004088:	6833      	ldr	r3, [r6, #0]
 800408a:	0608      	lsls	r0, r1, #24
 800408c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004090:	d402      	bmi.n	8004098 <_printf_i+0xe8>
 8004092:	0649      	lsls	r1, r1, #25
 8004094:	bf48      	it	mi
 8004096:	b2ad      	uxthmi	r5, r5
 8004098:	2f6f      	cmp	r7, #111	@ 0x6f
 800409a:	4852      	ldr	r0, [pc, #328]	@ (80041e4 <_printf_i+0x234>)
 800409c:	6033      	str	r3, [r6, #0]
 800409e:	bf14      	ite	ne
 80040a0:	230a      	movne	r3, #10
 80040a2:	2308      	moveq	r3, #8
 80040a4:	2100      	movs	r1, #0
 80040a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040aa:	6866      	ldr	r6, [r4, #4]
 80040ac:	60a6      	str	r6, [r4, #8]
 80040ae:	2e00      	cmp	r6, #0
 80040b0:	db05      	blt.n	80040be <_printf_i+0x10e>
 80040b2:	6821      	ldr	r1, [r4, #0]
 80040b4:	432e      	orrs	r6, r5
 80040b6:	f021 0104 	bic.w	r1, r1, #4
 80040ba:	6021      	str	r1, [r4, #0]
 80040bc:	d04b      	beq.n	8004156 <_printf_i+0x1a6>
 80040be:	4616      	mov	r6, r2
 80040c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80040c4:	fb03 5711 	mls	r7, r3, r1, r5
 80040c8:	5dc7      	ldrb	r7, [r0, r7]
 80040ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040ce:	462f      	mov	r7, r5
 80040d0:	42bb      	cmp	r3, r7
 80040d2:	460d      	mov	r5, r1
 80040d4:	d9f4      	bls.n	80040c0 <_printf_i+0x110>
 80040d6:	2b08      	cmp	r3, #8
 80040d8:	d10b      	bne.n	80040f2 <_printf_i+0x142>
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	07df      	lsls	r7, r3, #31
 80040de:	d508      	bpl.n	80040f2 <_printf_i+0x142>
 80040e0:	6923      	ldr	r3, [r4, #16]
 80040e2:	6861      	ldr	r1, [r4, #4]
 80040e4:	4299      	cmp	r1, r3
 80040e6:	bfde      	ittt	le
 80040e8:	2330      	movle	r3, #48	@ 0x30
 80040ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040f2:	1b92      	subs	r2, r2, r6
 80040f4:	6122      	str	r2, [r4, #16]
 80040f6:	f8cd a000 	str.w	sl, [sp]
 80040fa:	464b      	mov	r3, r9
 80040fc:	aa03      	add	r2, sp, #12
 80040fe:	4621      	mov	r1, r4
 8004100:	4640      	mov	r0, r8
 8004102:	f7ff fee7 	bl	8003ed4 <_printf_common>
 8004106:	3001      	adds	r0, #1
 8004108:	d14a      	bne.n	80041a0 <_printf_i+0x1f0>
 800410a:	f04f 30ff 	mov.w	r0, #4294967295
 800410e:	b004      	add	sp, #16
 8004110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004114:	6823      	ldr	r3, [r4, #0]
 8004116:	f043 0320 	orr.w	r3, r3, #32
 800411a:	6023      	str	r3, [r4, #0]
 800411c:	4832      	ldr	r0, [pc, #200]	@ (80041e8 <_printf_i+0x238>)
 800411e:	2778      	movs	r7, #120	@ 0x78
 8004120:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004124:	6823      	ldr	r3, [r4, #0]
 8004126:	6831      	ldr	r1, [r6, #0]
 8004128:	061f      	lsls	r7, r3, #24
 800412a:	f851 5b04 	ldr.w	r5, [r1], #4
 800412e:	d402      	bmi.n	8004136 <_printf_i+0x186>
 8004130:	065f      	lsls	r7, r3, #25
 8004132:	bf48      	it	mi
 8004134:	b2ad      	uxthmi	r5, r5
 8004136:	6031      	str	r1, [r6, #0]
 8004138:	07d9      	lsls	r1, r3, #31
 800413a:	bf44      	itt	mi
 800413c:	f043 0320 	orrmi.w	r3, r3, #32
 8004140:	6023      	strmi	r3, [r4, #0]
 8004142:	b11d      	cbz	r5, 800414c <_printf_i+0x19c>
 8004144:	2310      	movs	r3, #16
 8004146:	e7ad      	b.n	80040a4 <_printf_i+0xf4>
 8004148:	4826      	ldr	r0, [pc, #152]	@ (80041e4 <_printf_i+0x234>)
 800414a:	e7e9      	b.n	8004120 <_printf_i+0x170>
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	f023 0320 	bic.w	r3, r3, #32
 8004152:	6023      	str	r3, [r4, #0]
 8004154:	e7f6      	b.n	8004144 <_printf_i+0x194>
 8004156:	4616      	mov	r6, r2
 8004158:	e7bd      	b.n	80040d6 <_printf_i+0x126>
 800415a:	6833      	ldr	r3, [r6, #0]
 800415c:	6825      	ldr	r5, [r4, #0]
 800415e:	6961      	ldr	r1, [r4, #20]
 8004160:	1d18      	adds	r0, r3, #4
 8004162:	6030      	str	r0, [r6, #0]
 8004164:	062e      	lsls	r6, r5, #24
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	d501      	bpl.n	800416e <_printf_i+0x1be>
 800416a:	6019      	str	r1, [r3, #0]
 800416c:	e002      	b.n	8004174 <_printf_i+0x1c4>
 800416e:	0668      	lsls	r0, r5, #25
 8004170:	d5fb      	bpl.n	800416a <_printf_i+0x1ba>
 8004172:	8019      	strh	r1, [r3, #0]
 8004174:	2300      	movs	r3, #0
 8004176:	6123      	str	r3, [r4, #16]
 8004178:	4616      	mov	r6, r2
 800417a:	e7bc      	b.n	80040f6 <_printf_i+0x146>
 800417c:	6833      	ldr	r3, [r6, #0]
 800417e:	1d1a      	adds	r2, r3, #4
 8004180:	6032      	str	r2, [r6, #0]
 8004182:	681e      	ldr	r6, [r3, #0]
 8004184:	6862      	ldr	r2, [r4, #4]
 8004186:	2100      	movs	r1, #0
 8004188:	4630      	mov	r0, r6
 800418a:	f7fc f841 	bl	8000210 <memchr>
 800418e:	b108      	cbz	r0, 8004194 <_printf_i+0x1e4>
 8004190:	1b80      	subs	r0, r0, r6
 8004192:	6060      	str	r0, [r4, #4]
 8004194:	6863      	ldr	r3, [r4, #4]
 8004196:	6123      	str	r3, [r4, #16]
 8004198:	2300      	movs	r3, #0
 800419a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800419e:	e7aa      	b.n	80040f6 <_printf_i+0x146>
 80041a0:	6923      	ldr	r3, [r4, #16]
 80041a2:	4632      	mov	r2, r6
 80041a4:	4649      	mov	r1, r9
 80041a6:	4640      	mov	r0, r8
 80041a8:	47d0      	blx	sl
 80041aa:	3001      	adds	r0, #1
 80041ac:	d0ad      	beq.n	800410a <_printf_i+0x15a>
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	079b      	lsls	r3, r3, #30
 80041b2:	d413      	bmi.n	80041dc <_printf_i+0x22c>
 80041b4:	68e0      	ldr	r0, [r4, #12]
 80041b6:	9b03      	ldr	r3, [sp, #12]
 80041b8:	4298      	cmp	r0, r3
 80041ba:	bfb8      	it	lt
 80041bc:	4618      	movlt	r0, r3
 80041be:	e7a6      	b.n	800410e <_printf_i+0x15e>
 80041c0:	2301      	movs	r3, #1
 80041c2:	4632      	mov	r2, r6
 80041c4:	4649      	mov	r1, r9
 80041c6:	4640      	mov	r0, r8
 80041c8:	47d0      	blx	sl
 80041ca:	3001      	adds	r0, #1
 80041cc:	d09d      	beq.n	800410a <_printf_i+0x15a>
 80041ce:	3501      	adds	r5, #1
 80041d0:	68e3      	ldr	r3, [r4, #12]
 80041d2:	9903      	ldr	r1, [sp, #12]
 80041d4:	1a5b      	subs	r3, r3, r1
 80041d6:	42ab      	cmp	r3, r5
 80041d8:	dcf2      	bgt.n	80041c0 <_printf_i+0x210>
 80041da:	e7eb      	b.n	80041b4 <_printf_i+0x204>
 80041dc:	2500      	movs	r5, #0
 80041de:	f104 0619 	add.w	r6, r4, #25
 80041e2:	e7f5      	b.n	80041d0 <_printf_i+0x220>
 80041e4:	080043bd 	.word	0x080043bd
 80041e8:	080043ce 	.word	0x080043ce

080041ec <memmove>:
 80041ec:	4288      	cmp	r0, r1
 80041ee:	b510      	push	{r4, lr}
 80041f0:	eb01 0402 	add.w	r4, r1, r2
 80041f4:	d902      	bls.n	80041fc <memmove+0x10>
 80041f6:	4284      	cmp	r4, r0
 80041f8:	4623      	mov	r3, r4
 80041fa:	d807      	bhi.n	800420c <memmove+0x20>
 80041fc:	1e43      	subs	r3, r0, #1
 80041fe:	42a1      	cmp	r1, r4
 8004200:	d008      	beq.n	8004214 <memmove+0x28>
 8004202:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004206:	f803 2f01 	strb.w	r2, [r3, #1]!
 800420a:	e7f8      	b.n	80041fe <memmove+0x12>
 800420c:	4402      	add	r2, r0
 800420e:	4601      	mov	r1, r0
 8004210:	428a      	cmp	r2, r1
 8004212:	d100      	bne.n	8004216 <memmove+0x2a>
 8004214:	bd10      	pop	{r4, pc}
 8004216:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800421a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800421e:	e7f7      	b.n	8004210 <memmove+0x24>

08004220 <_sbrk_r>:
 8004220:	b538      	push	{r3, r4, r5, lr}
 8004222:	4d06      	ldr	r5, [pc, #24]	@ (800423c <_sbrk_r+0x1c>)
 8004224:	2300      	movs	r3, #0
 8004226:	4604      	mov	r4, r0
 8004228:	4608      	mov	r0, r1
 800422a:	602b      	str	r3, [r5, #0]
 800422c:	f7fd f874 	bl	8001318 <_sbrk>
 8004230:	1c43      	adds	r3, r0, #1
 8004232:	d102      	bne.n	800423a <_sbrk_r+0x1a>
 8004234:	682b      	ldr	r3, [r5, #0]
 8004236:	b103      	cbz	r3, 800423a <_sbrk_r+0x1a>
 8004238:	6023      	str	r3, [r4, #0]
 800423a:	bd38      	pop	{r3, r4, r5, pc}
 800423c:	2000029c 	.word	0x2000029c

08004240 <memcpy>:
 8004240:	440a      	add	r2, r1
 8004242:	4291      	cmp	r1, r2
 8004244:	f100 33ff 	add.w	r3, r0, #4294967295
 8004248:	d100      	bne.n	800424c <memcpy+0xc>
 800424a:	4770      	bx	lr
 800424c:	b510      	push	{r4, lr}
 800424e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004252:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004256:	4291      	cmp	r1, r2
 8004258:	d1f9      	bne.n	800424e <memcpy+0xe>
 800425a:	bd10      	pop	{r4, pc}

0800425c <_realloc_r>:
 800425c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004260:	4607      	mov	r7, r0
 8004262:	4614      	mov	r4, r2
 8004264:	460d      	mov	r5, r1
 8004266:	b921      	cbnz	r1, 8004272 <_realloc_r+0x16>
 8004268:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800426c:	4611      	mov	r1, r2
 800426e:	f7ff bc4d 	b.w	8003b0c <_malloc_r>
 8004272:	b92a      	cbnz	r2, 8004280 <_realloc_r+0x24>
 8004274:	f7ff fbde 	bl	8003a34 <_free_r>
 8004278:	4625      	mov	r5, r4
 800427a:	4628      	mov	r0, r5
 800427c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004280:	f000 f81a 	bl	80042b8 <_malloc_usable_size_r>
 8004284:	4284      	cmp	r4, r0
 8004286:	4606      	mov	r6, r0
 8004288:	d802      	bhi.n	8004290 <_realloc_r+0x34>
 800428a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800428e:	d8f4      	bhi.n	800427a <_realloc_r+0x1e>
 8004290:	4621      	mov	r1, r4
 8004292:	4638      	mov	r0, r7
 8004294:	f7ff fc3a 	bl	8003b0c <_malloc_r>
 8004298:	4680      	mov	r8, r0
 800429a:	b908      	cbnz	r0, 80042a0 <_realloc_r+0x44>
 800429c:	4645      	mov	r5, r8
 800429e:	e7ec      	b.n	800427a <_realloc_r+0x1e>
 80042a0:	42b4      	cmp	r4, r6
 80042a2:	4622      	mov	r2, r4
 80042a4:	4629      	mov	r1, r5
 80042a6:	bf28      	it	cs
 80042a8:	4632      	movcs	r2, r6
 80042aa:	f7ff ffc9 	bl	8004240 <memcpy>
 80042ae:	4629      	mov	r1, r5
 80042b0:	4638      	mov	r0, r7
 80042b2:	f7ff fbbf 	bl	8003a34 <_free_r>
 80042b6:	e7f1      	b.n	800429c <_realloc_r+0x40>

080042b8 <_malloc_usable_size_r>:
 80042b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042bc:	1f18      	subs	r0, r3, #4
 80042be:	2b00      	cmp	r3, #0
 80042c0:	bfbc      	itt	lt
 80042c2:	580b      	ldrlt	r3, [r1, r0]
 80042c4:	18c0      	addlt	r0, r0, r3
 80042c6:	4770      	bx	lr

080042c8 <_init>:
 80042c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ca:	bf00      	nop
 80042cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ce:	bc08      	pop	{r3}
 80042d0:	469e      	mov	lr, r3
 80042d2:	4770      	bx	lr

080042d4 <_fini>:
 80042d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d6:	bf00      	nop
 80042d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042da:	bc08      	pop	{r3}
 80042dc:	469e      	mov	lr, r3
 80042de:	4770      	bx	lr
