<h1>LVS - Layout vs. Schematic</h1>
<p><strong>Summary from Wikipedia</strong>:
The Layout Versus Schematic (LVS) is the class of electronic design automation (EDA) verification software that determines whether a particular integrated circuit layout corresponds to the original schematic or circuit diagram of the design.</p>
<h2>Links</h2>
<ul>
<li>Wikipedia: https://en.wikipedia.org/wiki/Layout_Versus_Schematic</li>
</ul>
<h2>Tools</h2>
<h3>Proprietary</h3>
<ul>
<li>List of proprietary tools</li>
</ul>
<h3>Open Source</h3>
<ul>
<li>List of open source tools</li>
</ul>
<h2>Research projects</h2>
<ul>
<li>List of research projects</li>
</ul>
