INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/computer-architecture-laboratory/mips-single-cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/computer-architecture-laboratory/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_tb
