Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 11:07:46 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

clk_enable
reset
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tdata[8]
s_axis_tlast
s_axis_tuser
s_axis_tvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast
m_axis_tuser
m_axis_tvalid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                14190        0.020        0.000                      0                14190        3.625        0.000                       0                  7825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.516        0.000                      0                14190        0.020        0.000                      0                14190        3.625        0.000                       0                  7825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.236ns (16.515%)  route 6.248ns (83.485%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.375     4.643    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.792 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1/O
                         net (fo=3, routed)           0.309     5.101    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1_n_0
    SLICE_X77Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.137 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56/O
                         net (fo=14, routed)          0.540     5.677    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56_n_0
    SLICE_X70Y39         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     5.822 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__6/O
                         net (fo=1, routed)           0.614     6.436    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_29
    SLICE_X64Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.489 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5/O
                         net (fo=1, routed)           0.318     6.807    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5_n_0
    SLICE_X62Y30         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.843 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__5/O
                         net (fo=3, routed)           0.670     7.513    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[5]
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.236ns (16.515%)  route 6.248ns (83.485%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.375     4.643    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.792 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1/O
                         net (fo=3, routed)           0.309     5.101    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1_n_0
    SLICE_X77Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.137 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56/O
                         net (fo=14, routed)          0.540     5.677    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56_n_0
    SLICE_X70Y39         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     5.822 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__6/O
                         net (fo=1, routed)           0.614     6.436    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_29
    SLICE_X64Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.489 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5/O
                         net (fo=1, routed)           0.318     6.807    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5_n_0
    SLICE_X62Y30         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.843 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__5/O
                         net (fo=3, routed)           0.670     7.513    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[5]
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.236ns (16.515%)  route 6.248ns (83.485%))
  Logic Levels:           12  (CARRY8=1 LUT2=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.373 - 8.333 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
    SLICE_X98Y136        FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y136        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15/Q
                         net (fo=109, routed)         0.689     0.799    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__15_n_0
    SLICE_X105Y150       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     0.836 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3296/O
                         net (fo=36, routed)          0.874     1.710    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[73]_183[0]
    SLICE_X100Y106       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.833 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0/O
                         net (fo=7, routed)           0.195     2.028    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2352__0_n_0
    SLICE_X102Y103       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843/O
                         net (fo=1, routed)           0.009     2.159    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1843_n_0
    SLICE_X102Y103       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.222 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148/O
                         net (fo=1, routed)           0.678     2.900    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1148_n_0
    SLICE_X95Y102        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.048 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_785/O
                         net (fo=1, routed)           0.424     3.472    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0_0
    SLICE_X89Y84         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.511 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0/O
                         net (fo=1, routed)           0.553     4.064    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_608__0_n_0
    SLICE_X82Y61         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     4.268 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_416__0/O[4]
                         net (fo=14, routed)          0.375     4.643    u_Hybrid_LHT_Kernel/Rho[53][0]
    SLICE_X82Y57         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.792 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1/O
                         net (fo=3, routed)           0.309     5.101    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_388__1_n_0
    SLICE_X77Y55         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.137 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56/O
                         net (fo=14, routed)          0.540     5.677    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_177__56_n_0
    SLICE_X70Y39         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     5.822 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_120__6/O
                         net (fo=1, routed)           0.614     6.436    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_29
    SLICE_X64Y37         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.489 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5/O
                         net (fo=1, routed)           0.318     6.807    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_52__5_n_0
    SLICE_X62Y30         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.843 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/ram_reg_bram_0_i_5__5/O
                         net (fo=3, routed)           0.670     7.513    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_0[5]
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.040     8.373    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y1          RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.373    
                         clock uncertainty           -0.035     8.338    
    RAMB36_X1Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309     8.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/Q
                         net (fo=4, routed)           0.034     0.086    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Q[0]
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y86         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/Q
                         net (fo=4, routed)           0.034     0.086    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Q[0]
    SLICE_X58Y86         FDCE                                         f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/C
                         clock pessimism              0.000     0.019    
    SLICE_X58Y86         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.058ns (56.863%)  route 0.044ns (43.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.020ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.020     0.020    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     0.078 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/reduced_reg_1_reg[1]/Q
                         net (fo=4, routed)           0.044     0.122    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Q[0]
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/clk
    SLICE_X58Y86         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep/C
                         clock pessimism              0.000     0.029    
    SLICE_X58Y86         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.091    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/Delay1_out1_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y11  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764      RAMB36_X1Y20  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625      RAMB36_X1Y15  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 1.791ns (34.370%)  route 3.420ns (65.630%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.076     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y19         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     0.955 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/DOUTBDOUT[25]
                         net (fo=2, routed)           0.469     1.424    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[25]
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     1.574 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_228__46/O
                         net (fo=2, routed)           0.241     1.815    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_228__46_n_0
    SLICE_X50Y84         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     1.973 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_210__49/O
                         net (fo=4, routed)           0.301     2.274    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_210__49_n_0
    SLICE_X52Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.397 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_156__52/O
                         net (fo=6, routed)           1.258     3.655    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_12_1
    SLICE_X78Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     3.800 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_28/O
                         net (fo=1, routed)           0.021     3.821    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_3
    SLICE_X78Y76         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.889 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.737     4.626    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_1
    SLICE_X85Y35         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     4.749 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.393     5.142    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_5_sn_1
    SLICE_X70Y35         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     5.287 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0/O
                         net (fo=0)                   0.000     5.287    m_axis_tdata[5]
                                                                      r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.211ns  (logic 1.791ns (34.370%)  route 3.420ns (65.630%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.076     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y19         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     0.955 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/DOUTBDOUT[25]
                         net (fo=2, routed)           0.469     1.424    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[25]
    SLICE_X50Y89         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     1.574 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_228__46/O
                         net (fo=2, routed)           0.241     1.815    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_228__46_n_0
    SLICE_X50Y84         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     1.973 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_210__49/O
                         net (fo=4, routed)           0.301     2.274    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_210__49_n_0
    SLICE_X52Y83         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.397 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_156__52/O
                         net (fo=6, routed)           1.258     3.655    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_12_1
    SLICE_X78Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     3.800 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_28/O
                         net (fo=1, routed)           0.021     3.821    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_3
    SLICE_X78Y76         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.889 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.737     4.626    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_1
    SLICE_X85Y35         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     4.749 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.393     5.142    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_5_sn_1
    SLICE_X70Y35         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     5.287 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[5]_INST_0/O
                         net (fo=0)                   0.000     5.287    m_axis_tdata[5]
                                                                      f  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 1.470ns (28.220%)  route 3.739ns (71.780%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.076     0.076    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
    RAMB36_X1Y14         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.869     0.945 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/DOUTBDOUT[14]
                         net (fo=2, routed)           1.337     2.282    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[14]
    SLICE_X87Y68         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     2.317 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_484/O
                         net (fo=2, routed)           0.166     2.483    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_484_n_0
    SLICE_X87Y68         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.582 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_261/O
                         net (fo=4, routed)           0.341     2.923    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_261_n_0
    SLICE_X90Y69         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.012 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[1].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_156/O
                         net (fo=10, routed)          0.653     3.665    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[0]_INST_0_i_12_1
    SLICE_X71Y76         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.755 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.014     3.769    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[0]_INST_0_i_28_n_0
    SLICE_X71Y76         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     3.835 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.857     4.692    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[0]_1
    SLICE_X80Y34         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     4.815 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.371     5.186    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_0_sn_1
    SLICE_X67Y34         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     5.285 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[0]_INST_0/O
                         net (fo=0)                   0.000     5.285    m_axis_tdata[0]
                                                                      r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayMatch_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    clk
    SLICE_X56Y94         FDCE                                         r  delayMatch_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  delayMatch_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.052    m_axis_tvalid
                                                                      r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    clk
    SLICE_X56Y94         FDCE                                         r  delayMatch_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.052 f  delayMatch_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.052    m_axis_tvalid
                                                                      f  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.013     0.013    clk
    SLICE_X58Y90         FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.053    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         17068 Endpoints
Min Delay         17068 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 0.437ns (10.462%)  route 3.740ns (89.538%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=147, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
    SLICE_X97Y76         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_34[0][5]_i_1/O
                         net (fo=50, routed)          0.977     1.125    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]_1[3]
    SLICE_X103Y71        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.224 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_36[0][5]_i_1/O
                         net (fo=46, routed)          2.513     3.737    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[36]_211[3]
    SLICE_X64Y40         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.837 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[36][6]_i_4/O
                         net (fo=1, routed)           0.192     4.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]_2
    SLICE_X64Y40         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.119 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__19/Selector_out1_60[36][6]_i_1/O
                         net (fo=1, routed)           0.058     4.177    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__19/Selector_out1_60[36][6]_i_1_n_0
    SLICE_X64Y40         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.021     0.021    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X64Y40         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 0.437ns (10.462%)  route 3.740ns (89.538%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=147, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
    SLICE_X97Y76         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_34[0][5]_i_1/O
                         net (fo=50, routed)          0.977     1.125    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]_1[3]
    SLICE_X103Y71        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.224 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_36[0][5]_i_1/O
                         net (fo=46, routed)          2.513     3.737    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[36]_211[3]
    SLICE_X64Y40         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.837 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[36][6]_i_4/O
                         net (fo=1, routed)           0.192     4.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]_2
    SLICE_X64Y40         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.119 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__19/Selector_out1_60[36][6]_i_1/O
                         net (fo=1, routed)           0.058     4.177    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__19/Selector_out1_60[36][6]_i_1_n_0
    SLICE_X64Y40         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.021     0.021    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X64Y40         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.177ns  (logic 0.437ns (10.462%)  route 3.740ns (89.538%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axis_tdata[6] (IN)
                         net (fo=147, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
    SLICE_X97Y76         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     0.148 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_34[0][5]_i_1/O
                         net (fo=50, routed)          0.977     1.125    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]_1[3]
    SLICE_X103Y71        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.224 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_36[0][5]_i_1/O
                         net (fo=46, routed)          2.513     3.737    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[36]_211[3]
    SLICE_X64Y40         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.837 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[36][6]_i_4/O
                         net (fo=1, routed)           0.192     4.029    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]_2
    SLICE_X64Y40         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.119 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__19/Selector_out1_60[36][6]_i_1/O
                         net (fo=1, routed)           0.058     4.177    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__19/Selector_out1_60[36][6]_i_1_n_0
    SLICE_X64Y40         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.021     0.021    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
    SLICE_X64Y40         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[36][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
    SLICE_X69Y83         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    clk
    SLICE_X69Y83         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
    SLICE_X69Y83         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.029     0.029    clk
    SLICE_X69Y83         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
    SLICE_X69Y83         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.019     0.019    clk
    SLICE_X69Y83         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C





