{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 00:59:40 2025 " "Info: Processing started: Fri Dec 12 00:59:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Bus -c Bus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Bus -c Bus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wen_LA " "Info: Assuming node \"wen_LA\" is an undefined clock" {  } { { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 360 56 224 376 "wen_LA" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "wen_LA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 memory mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg6 265.6 MHz 3.765 ns Internal " "Info: Clock \"clock\" has Internal fmax of 265.6 MHz between source memory \"mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg6\" (period= 3.765 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.595 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X8_Y3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|q_a\[6\] 2 MEM M4K_X8_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y3; Fanout = 1; MEM Node = 'mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|q_a\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.378 ns) 3.170 ns lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10 3 COMB LCCOMB_X19_Y3_N16 3 " "Info: 3: + IC(0.942 ns) + CELL(0.378 ns) = 3.170 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 3; COMB Node = 'lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[6] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.096 ns) 3.595 ns mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg6 4 MEM M4K_X20_Y3 1 " "Info: 4: + IC(0.329 ns) + CELL(0.096 ns) = 3.595 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.324 ns ( 64.65 % ) " "Info: Total cell delay = 2.324 ns ( 64.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 35.35 % ) " "Info: Total interconnect delay = 1.271 ns ( 35.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.595 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[6] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.595 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[6] {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.942ns 0.329ns } { 0.000ns 1.850ns 0.378ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.341 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 2.341 ns mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg6 3 MEM M4K_X20_Y3 1 " "Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { clock~clkctrl mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.03 % ) " "Info: Total cell delay = 1.335 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 42.97 % ) " "Info: Total interconnect delay = 1.006 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.353 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.481 ns) 2.353 ns mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X8_Y3 8 " "Info: 3: + IC(0.675 ns) + CELL(0.481 ns) = 2.353 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { clock~clkctrl mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.74 % ) " "Info: Total cell delay = 1.335 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.018 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clock clock~clkctrl mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clock clock~clkctrl mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.595 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[6] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.595 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[6] {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.942ns 0.329ns } { 0.000ns 1.850ns 0.378ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clock clock~clkctrl mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "wen_LA register register lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\] lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\] 500.0 MHz Internal " "Info: Clock \"wen_LA\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.009 ns + Longest register register " "Info: + Longest register to register delay is 1.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X19_Y3_N19 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.154 ns) 0.383 ns lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10 2 COMB LCCOMB_X19_Y3_N16 3 " "Info: 2: + IC(0.229 ns) + CELL(0.154 ns) = 0.383 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 3; COMB Node = 'lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.383 ns" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.309 ns) 1.009 ns lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X19_Y3_N19 23 " "Info: 3: + IC(0.317 ns) + CELL(0.309 ns) = 1.009 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.463 ns ( 45.89 % ) " "Info: Total cell delay = 0.463 ns ( 45.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.546 ns ( 54.11 % ) " "Info: Total interconnect delay = 0.546 ns ( 54.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.009 ns" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.229ns 0.317ns } { 0.000ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wen_LA destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"wen_LA\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns wen_LA 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'wen_LA'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wen_LA } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 360 56 224 376 "wen_LA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns wen_LA~clkctrl 2 COMB CLKCTRL_G1 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'wen_LA~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { wen_LA wen_LA~clkctrl } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 360 56 224 376 "wen_LA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.480 ns lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X19_Y3_N19 23 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.76 % ) " "Info: Total cell delay = 1.482 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { wen_LA wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wen_LA source 2.480 ns - Longest register " "Info: - Longest clock path from clock \"wen_LA\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns wen_LA 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'wen_LA'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wen_LA } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 360 56 224 376 "wen_LA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns wen_LA~clkctrl 2 COMB CLKCTRL_G1 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'wen_LA~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { wen_LA wen_LA~clkctrl } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 360 56 224 376 "wen_LA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.480 ns lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X19_Y3_N19 23 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.76 % ) " "Info: Total cell delay = 1.482 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { wen_LA wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { wen_LA wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.009 ns" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10 {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.229ns 0.317ns } { 0.000ns 0.154ns 0.309ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { wen_LA wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg3 G_KEY clock 3.952 ns memory " "Info: tsu for memory \"mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg3\" (data pin = \"G_KEY\", clock pin = \"clock\") is 3.952 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.271 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns G_KEY 1 PIN PIN_U20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 9; PIN Node = 'G_KEY'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_KEY } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 176 0 168 192 "G_KEY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.425 ns) + CELL(0.378 ns) 5.623 ns lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13 2 COMB LCCOMB_X19_Y3_N0 3 " "Info: 2: + IC(4.425 ns) + CELL(0.378 ns) = 5.623 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 3; COMB Node = 'lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { G_KEY lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[3]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.096 ns) 6.271 ns mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X20_Y3 1 " "Info: 3: + IC(0.552 ns) + CELL(0.096 ns) = 6.271 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[3]~13 mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.294 ns ( 20.63 % ) " "Info: Total cell delay = 1.294 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 79.37 % ) " "Info: Total interconnect delay = 4.977 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.271 ns" { G_KEY lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[3]~13 mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.271 ns" { G_KEY {} G_KEY~combout {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[3]~13 {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 4.425ns 0.552ns } { 0.000ns 0.820ns 0.378ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.341 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 2.341 ns mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X20_Y3 1 " "Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM\|lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { clock~clkctrl mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.03 % ) " "Info: Total cell delay = 1.335 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 42.97 % ) " "Info: Total interconnect delay = 1.006 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.271 ns" { G_KEY lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[3]~13 mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.271 ns" { G_KEY {} G_KEY~combout {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[3]~13 {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 4.425ns 0.552ns } { 0.000ns 0.820ns 0.378ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clock clock~clkctrl mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock CRT\[0\] mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 9.945 ns memory " "Info: tco from clock \"clock\" to destination pin \"CRT\[0\]\" through memory \"mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0\" is 9.945 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.353 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 288 56 224 304 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.481 ns) 2.353 ns mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X8_Y3 8 " "Info: 3: + IC(0.675 ns) + CELL(0.481 ns) = 2.353 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { clock~clkctrl mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.74 % ) " "Info: Total cell delay = 1.335 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.018 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clock clock~clkctrl mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.456 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X8_Y3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|q_a\[0\] 2 MEM M4K_X8_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y3; Fanout = 1; MEM Node = 'mem:MEM\|lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|q_a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/Bus/db/altsyncram_c981.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.053 ns) 2.767 ns lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 3 COMB LCCOMB_X19_Y3_N12 3 " "Info: 3: + IC(0.864 ns) + CELL(0.053 ns) = 2.767 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 3; COMB Node = 'lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[0] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(2.144 ns) 7.456 ns CRT\[0\] 4 PIN PIN_K2 0 " "Info: 4: + IC(2.545 ns) + CELL(2.144 ns) = 7.456 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'CRT\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.689 ns" { lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 CRT[0] } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 144 712 888 160 "CRT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 54.28 % ) " "Info: Total cell delay = 4.047 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.409 ns ( 45.72 % ) " "Info: Total interconnect delay = 3.409 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[0] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 CRT[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[0] {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 {} CRT[0] {} } { 0.000ns 0.000ns 0.864ns 2.545ns } { 0.000ns 1.850ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { clock clock~clkctrl mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { clock {} clock~combout {} clock~clkctrl {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[0] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 CRT[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[0] {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 {} CRT[0] {} } { 0.000ns 0.000ns 0.864ns 2.545ns } { 0.000ns 1.850ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "G_KEY CRT\[0\] 10.307 ns Longest " "Info: Longest tpd from source pin \"G_KEY\" to destination pin \"CRT\[0\]\" is 10.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns G_KEY 1 PIN PIN_U20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 9; PIN Node = 'G_KEY'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_KEY } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 176 0 168 192 "G_KEY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.420 ns) + CELL(0.378 ns) 5.618 ns lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 2 COMB LCCOMB_X19_Y3_N12 3 " "Info: 2: + IC(4.420 ns) + CELL(0.378 ns) = 5.618 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 3; COMB Node = 'lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { G_KEY lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(2.144 ns) 10.307 ns CRT\[0\] 3 PIN PIN_K2 0 " "Info: 3: + IC(2.545 ns) + CELL(2.144 ns) = 10.307 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'CRT\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.689 ns" { lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 CRT[0] } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 144 712 888 160 "CRT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 32.42 % ) " "Info: Total cell delay = 3.342 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.965 ns ( 67.58 % ) " "Info: Total interconnect delay = 6.965 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.307 ns" { G_KEY lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 CRT[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.307 ns" { G_KEY {} G_KEY~combout {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 {} CRT[0] {} } { 0.000ns 0.000ns 4.420ns 2.545ns } { 0.000ns 0.820ns 0.378ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[0\] KEY\[0\] wen_LA 0.412 ns register " "Info: th for register \"lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"wen_LA\") is 0.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wen_LA destination 2.480 ns + Longest register " "Info: + Longest clock path from clock \"wen_LA\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns wen_LA 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'wen_LA'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wen_LA } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 360 56 224 376 "wen_LA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns wen_LA~clkctrl 2 COMB CLKCTRL_G1 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'wen_LA~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { wen_LA wen_LA~clkctrl } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 360 56 224 376 "wen_LA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.480 ns lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X19_Y3_N13 2 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 2; REG Node = 'lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.76 % ) " "Info: Total cell delay = 1.482 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { wen_LA wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.217 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns KEY\[0\] 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'KEY\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "bus.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/Bus/bus.bdf" { { 72 -24 144 88 "KEY\[7..0\]" "" } { 64 144 280 80 "KEY\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.272 ns) 2.062 ns lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 2 COMB LCCOMB_X19_Y3_N12 3 " "Info: 2: + IC(0.991 ns) + CELL(0.272 ns) = 2.062 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 3; COMB Node = 'lpm_bustri0:tri0\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { KEY[0] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.217 ns lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X19_Y3_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.217 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 2; REG Node = 'lpm_dff0:LA\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 55.30 % ) " "Info: Total cell delay = 1.226 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 44.70 % ) " "Info: Total interconnect delay = 0.991 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { KEY[0] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { KEY[0] {} KEY[0]~combout {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.991ns 0.000ns } { 0.000ns 0.799ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { wen_LA wen_LA~clkctrl lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { wen_LA {} wen_LA~combout {} wen_LA~clkctrl {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { KEY[0] lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { KEY[0] {} KEY[0]~combout {} lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16 {} lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.991ns 0.000ns } { 0.000ns 0.799ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 00:59:42 2025 " "Info: Processing ended: Fri Dec 12 00:59:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
