#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr 23 16:35:20 2024
# Process ID: 116879
# Current directory: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top
# Command line: vivado
# Log file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/vivado.log
# Journal file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 6603.641 ; gain = 262.812 ; free physical = 209849 ; free virtual = 252324
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:18 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:36:18 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:18 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:36:19 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:19 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(100): (vlog-2388) 'clk_core_design_uart_clk_wiz_1_0' already declared in this scope (design_uart_clk_wiz_1_0_clk_wiz).
-- Compiling module design_uart_clk_wiz_1_0
End time: 16:36:19 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:19 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:36:20 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:20 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:36:20 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:20 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:36:21 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:21 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:36:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:21 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:36:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:21 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:36:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '4' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:36:21 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
** Error: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v(83): Module 'design_uart_clk_wiz_1_0_clk_wiz' is not defined.
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
Optimization failed
End time: 16:36:22 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 1, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/elaborate.log'
ERROR: [USF-Questa-70] 'elaborate' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6898.938 ; gain = 0.000 ; free physical = 210252 ; free virtual = 252010
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding cell -- user.org:user:dti_uart:1.0 - dti_uart_0
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_cpu(clk) and /dti_uart_0/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dti_uart_0/presetn(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_uart> from BD file </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6898.938 ; gain = 0.000 ; free physical = 210005 ; free virtual = 252548
ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_1'. Failed to generate 'Elaborate Ports' outputs: 
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.CLK_OUT3_PORT {clk_1} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_bd_cells clk_wiz_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT3_PORT' from 'clk_core' to 'clk_1' has been ignored for IP 'clk_wiz_1'
endgroup
save_bd_design
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ui/bd_2f5a034f.ui> 
delete_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
set_property synth_checkpoint_mode None [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
WARNING: [BD 41-927] Following properties on pin /dti_uart_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 7232.309 ; gain = 0.000 ; free physical = 210353 ; free virtual = 252469
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_1'. Failed to generate 'Elaborate Ports' outputs: 
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.CLK_OUT3_PORT {clk_out_3} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_bd_cells clk_wiz_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT3_PORT' from 'clk_core' to 'clk_out_3' has been ignored for IP 'clk_wiz_1'
endgroup
ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_1'. Failed to generate 'Elaborate Ports' outputs: 
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.CLK_OUT3_PORT {clk_out3} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_bd_cells clk_wiz_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT3_PORT' from 'clk_core' to 'clk_out3' has been ignored for IP 'clk_wiz_1'
endgroup
ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'clk_core' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_1'. Failed to generate 'Elaborate Ports' outputs: 
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.CLK_OUT2_PORT {clk_uart} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_core]
endgroup
connect_bd_net [get_bd_pins clk_wiz_1/clk_uart] [get_bd_pins dti_uart_0/clk]
save_bd_design
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ui/bd_2f5a034f.ui> 
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
WARNING: [BD 41-927] Following properties on pin /dti_uart_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:24 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:49:24 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:24 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:49:25 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:25 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 16:49:25 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:25 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:49:25 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:25 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:49:25 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:25 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:49:26 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:26 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:49:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:26 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:49:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:26 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:49:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:49:26 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
** Error (suppressible): ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(97): (vopt-7063) Failed to find 'display' in hierarchical name 'display'.
        Region: dti_uart_top
Optimization failed
End time: 16:49:29 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 1, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=123278)
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7232.309 ; gain = 0.000 ; free physical = 209648 ; free virtual = 252566
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:18 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:51:18 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:18 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:51:18 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:18 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 16:51:18 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:18 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:51:19 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:19 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:51:19 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:19 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:51:20 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:20 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:51:20 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:20 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:51:20 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:20 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:51:20 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:51:20 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
** Error (suppressible): ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(97): (vopt-7063) Failed to find 'display' in hierarchical name 'display'.
        Region: dti_uart_top
Optimization failed
End time: 16:51:21 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 1, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=124243)
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7278.785 ; gain = 0.000 ; free physical = 209681 ; free virtual = 252734
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:11 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:53:11 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:11 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:53:11 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:11 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 16:53:11 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:11 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:53:12 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:12 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:53:12 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:12 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:53:12 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:12 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:53:12 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:13 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:53:13 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:13 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:53:13 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:53:13 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 16:53:16 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=125564)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7304.801 ; gain = 0.000 ; free physical = 209116 ; free virtual = 251709
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:55 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:55:55 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:55 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:55:55 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:55 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 16:55:55 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:55 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:55:56 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:56 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:55:56 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:56 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:55:56 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:56 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:55:57 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:57 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:55:57 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:57 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:55:57 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:55:57 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 16:56:00 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=126309)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7326.809 ; gain = 0.000 ; free physical = 209558 ; free virtual = 252705
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:50 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:56:50 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:50 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:56:51 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:51 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 16:56:51 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:51 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:56:51 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:51 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:56:51 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:51 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:56:52 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:52 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:56:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:52 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:56:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:52 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:56:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:56:52 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 16:56:55 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=126711)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7326.809 ; gain = 0.000 ; free physical = 209559 ; free virtual = 252708
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
WARNING: [BD 41-1684] Pin /clk_wiz_1/reset is now disabled. All connections to this pin have been removed. 
endgroup
connect_bd_net [get_bd_ports resetn] [get_bd_pins clk_wiz_1/resetn]
save_bd_design
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_1/resetn(ACTIVE_LOW) and /resetn(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /dti_uart_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_1/resetn(ACTIVE_LOW) and /resetn(ACTIVE_HIGH)
WARNING: [BD 41-927] Following properties on pin /dti_uart_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports resetn]
save_bd_design
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
WARNING: [BD 41-927] Following properties on pin /dti_uart_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/dti_uart_top_opt
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
** Error: (vlib-35) Failed to create directory "questa_lib/msim".
File exists. (errno = EEXIST)
** Error: (vlib-35) Failed to create directory "questa_lib/msim/xil_defaultlib".
File exists. (errno = EEXIST)
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:20 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:04:21 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:21 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:04:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:21 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:04:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:21 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:04:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:21 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:04:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:21 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:04:22 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:22 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:04:22 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:22 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:04:22 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:04:22 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:04:22 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/dti_uart_top_opt/.nfs00000000054907c80000002b
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/dti_uart_top_opt/.nfs00000000054907d50000002c
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/dti_uart_top_opt/.nfs00000000054907d60000002d
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/dti_uart_top_opt/.nfs00000000054907d70000002e
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/dti_uart_top_opt
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/.nfs00000000054907f50000002f
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/.nfs000000000549080800000030
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/.nfs000000000549085b00000031
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
** Error: (vlib-35) Failed to create directory "questa_lib/msim".
File exists. (errno = EEXIST)
** Error: (vlib-35) Failed to create directory "questa_lib/msim/xil_defaultlib".
File exists. (errno = EEXIST)
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:26 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:05:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:26 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:05:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:26 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:05:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:26 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:05:27 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:27 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:05:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:27 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:05:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:27 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:05:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:27 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:05:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:05:27 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:05:28 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:02 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:06:02 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:02 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:06:02 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:02 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:06:02 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:02 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:06:02 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:02 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:06:02 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:03 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:06:03 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:03 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:06:03 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:03 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:06:03 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:03 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:06:03 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:06:03 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 17:06:06 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=131079)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7430.902 ; gain = 0.000 ; free physical = 208994 ; free virtual = 252595
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {questa.simulate.custom_wave_do} -value {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/wave.do} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sim_1/new/dti_uart_top.sv:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:44 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:08:44 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:44 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:08:44 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:44 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:08:44 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:44 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:08:45 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:45 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:08:45 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:45 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:08:45 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:46 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:08:46 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:46 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:08:46 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:46 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:08:46 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:08:46 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 17:08:48 on Apr 23,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=132170)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7430.902 ; gain = 0.000 ; free physical = 210950 ; free virtual = 254539
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:38 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:13:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:38 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:13:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:38 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:13:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:38 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:13:39 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:39 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:13:39 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:39 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:13:39 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:39 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:13:39 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:39 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:13:39 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:40 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:13:40 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:13:40 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 17:13:42 on Apr 23,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=134077)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7470.539 ; gain = 0.000 ; free physical = 207824 ; free virtual = 252072
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {questa.simulate.custom_wave_do} -value {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/wave.do} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:52 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:17:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:52 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:17:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:52 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:17:53 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:53 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:17:53 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:53 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:17:53 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:53 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:17:54 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:54 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:17:54 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:54 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:17:54 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:54 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:17:54 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:17:55 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 17:17:57 on Apr 23,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=135458)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7470.539 ; gain = 0.000 ; free physical = 209402 ; free virtual = 253674
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:37 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:26:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:26:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:26:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:26:38 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:38 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:26:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:38 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:26:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:38 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:26:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:38 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:26:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:38 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:26:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:26:39 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 17:26:41 on Apr 23,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=139118)
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7518.562 ; gain = 0.000 ; free physical = 210139 ; free virtual = 253632
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:21 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:29:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:21 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:29:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:21 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:29:21 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:21 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:29:22 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:22 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:29:22 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:22 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:29:22 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:22 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:29:22 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:22 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:29:23 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:23 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:29:23 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:29:23 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 17:29:26 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=140197)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7518.562 ; gain = 0.000 ; free physical = 210149 ; free virtual = 253643
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:26 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:40:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:26 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:40:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:26 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:40:27 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:27 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:40:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:27 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:40:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:27 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:40:28 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:28 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:40:28 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:28 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:40:28 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:28 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:40:28 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:40:28 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 17:40:31 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=143437)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7542.574 ; gain = 0.000 ; free physical = 209333 ; free virtual = 253665
open_bd_design {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:dti_uart:1.0 [get_ips  design_uart_dti_uart_0_0] -log ip_upgrade.log
Upgrading '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd'
INFO: [IP_Flow 19-3422] Upgraded design_uart_dti_uart_0_0 (dti_uart_v1_0 1.0) from revision 9 to revision 10
WARNING: [IP_Flow 19-4706] Upgraded port 'paddr' width 12 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_uart_dti_uart_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_cpu(clk) and /dti_uart_0_upgraded_ipi/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dti_uart_0_upgraded_ipi/presetn(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_uart_dti_uart_0_0' has identified issues that may require user intervention. Please review the upgrade log '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_uart_dti_uart_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/dti_uart_top_opt
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib/msim
WARNING: [Vivado 12-4421] Failed to remove directory:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/questa_lib
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
** Error: (vlib-35) Failed to create directory "questa_lib/msim".
File exists. (errno = EEXIST)
** Error: (vlib-35) Failed to create directory "questa_lib/msim/xil_defaultlib".
File exists. (errno = EEXIST)
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:37 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 18:00:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 18:00:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 18:00:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 18:00:38 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:38 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 18:00:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:38 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 18:00:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:38 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 18:00:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:38 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 18:00:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:38 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 18:00:39 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:56 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Skipping module dti_uart
-- Skipping module transmitter
-- Skipping module receiver
-- Skipping module register_block
-- Skipping module rb_regs
-- Skipping module rb_apb_bridge
-- Skipping module baudrate_gen
-- Skipping module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 18:00:56 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:56 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 18:00:56 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:56 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Skipping module design_uart_clk_wiz_1_0_clk_wiz
-- Skipping module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 18:00:56 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:56 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 18:00:57 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:57 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Skipping module design_uart_lmb_bram_0
-- Skipping module design_uart
-- Skipping module design_uart_axi_interconnect_0_0
-- Skipping module m00_couplers_imp_1Y546N3
-- Skipping module m01_couplers_imp_RHKBGH
-- Skipping module microblaze_0_local_memory_imp_UXHIJP
-- Skipping module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 18:00:57 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:57 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 18:00:57 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:57 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Skipping module design_uart_xbar_0
-- Skipping module design_uart_wrapper
-- Skipping module uart_rx
-- Skipping module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 18:00:57 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:57 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Skipping module dti_uart_top

Top level modules:
	dti_uart_top
End time: 18:00:57 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:00:57 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 18:00:57 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:26 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 18:01:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:26 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 18:01:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:26 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 18:01:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:26 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 18:01:27 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:27 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 18:01:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:27 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 18:01:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:27 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 18:01:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:27 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 18:01:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:27 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 18:01:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:01:28 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 18:01:30 on Apr 23,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=151032)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7587.719 ; gain = 0.000 ; free physical = 207672 ; free virtual = 252666
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:dti_uart:1.0 [get_ips  design_uart_dti_uart_0_0] -log ip_upgrade.log
Upgrading '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd'
INFO: [IP_Flow 19-3422] Upgraded design_uart_dti_uart_0_0 (dti_uart_v1_0 1.0) from revision 10 to revision 11
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_cpu(clk) and /dti_uart_0_upgraded_ipi/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dti_uart_0_upgraded_ipi/presetn(undef)
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_uart_dti_uart_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:26 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 18:12:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:26 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 18:12:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:26 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 18:12:26 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:26 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 18:12:27 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:27 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 18:12:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:27 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 18:12:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:27 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 18:12:27 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:28 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 18:12:28 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:28 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 18:12:28 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:12:28 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 18:12:31 on Apr 23,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=156078)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7637.512 ; gain = 0.000 ; free physical = 206444 ; free virtual = 251084
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:dti_uart:1.0 [get_ips  design_uart_dti_uart_0_0] -log ip_upgrade.log
Upgrading '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd'
INFO: [IP_Flow 19-3422] Upgraded design_uart_dti_uart_0_0 (dti_uart_v1_0 1.0) from revision 11 to revision 12
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_cpu(clk) and /dti_uart_0_upgraded_ipi/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dti_uart_0_upgraded_ipi/presetn(undef)
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_uart_dti_uart_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7661.523 ; gain = 0.000 ; free physical = 207333 ; free virtual = 252081
catch { config_ip_cache -export [get_ips -all design_uart_dti_uart_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_uart_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_uart_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_uart_axi_apb_bridge_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_uart_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_uart_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_uart_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_uart_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_uart_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all design_uart_xbar_0] }
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
launch_runs -jobs 80 {design_uart_dti_uart_0_0_synth_1 design_uart_microblaze_0_0_synth_1 design_uart_mdm_1_0_synth_1 design_uart_clk_wiz_1_0_synth_1 design_uart_rst_clk_wiz_1_100M_0_synth_1 design_uart_axi_apb_bridge_0_0_synth_1 design_uart_dlmb_v10_0_synth_1 design_uart_ilmb_v10_0_synth_1 design_uart_dlmb_bram_if_cntlr_0_synth_1 design_uart_ilmb_bram_if_cntlr_0_synth_1 design_uart_lmb_bram_0_synth_1 design_uart_axi_uart16550_0_0_synth_1 design_uart_xbar_0_synth_1}
[Tue Apr 23 18:14:34 2024] Launched design_uart_dti_uart_0_0_synth_1, design_uart_microblaze_0_0_synth_1, design_uart_mdm_1_0_synth_1, design_uart_clk_wiz_1_0_synth_1, design_uart_rst_clk_wiz_1_100M_0_synth_1, design_uart_axi_apb_bridge_0_0_synth_1, design_uart_dlmb_v10_0_synth_1, design_uart_ilmb_v10_0_synth_1, design_uart_dlmb_bram_if_cntlr_0_synth_1, design_uart_ilmb_bram_if_cntlr_0_synth_1, design_uart_lmb_bram_0_synth_1, design_uart_axi_uart16550_0_0_synth_1, design_uart_xbar_0_synth_1...
Run output will be captured here:
design_uart_dti_uart_0_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_dti_uart_0_0_synth_1/runme.log
design_uart_microblaze_0_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_microblaze_0_0_synth_1/runme.log
design_uart_mdm_1_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_mdm_1_0_synth_1/runme.log
design_uart_clk_wiz_1_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_clk_wiz_1_0_synth_1/runme.log
design_uart_rst_clk_wiz_1_100M_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_uart_axi_apb_bridge_0_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_axi_apb_bridge_0_0_synth_1/runme.log
design_uart_dlmb_v10_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_dlmb_v10_0_synth_1/runme.log
design_uart_ilmb_v10_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_ilmb_v10_0_synth_1/runme.log
design_uart_dlmb_bram_if_cntlr_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_uart_ilmb_bram_if_cntlr_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_uart_lmb_bram_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_lmb_bram_0_synth_1/runme.log
design_uart_axi_uart16550_0_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_axi_uart16550_0_0_synth_1/runme.log
design_uart_xbar_0_synth_1: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:13 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 18:15:13 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:13 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 18:15:13 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:13 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 18:15:13 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:14 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 18:15:14 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:14 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 18:15:14 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:14 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 18:15:15 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:15 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 18:15:15 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:15 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 18:15:15 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:15 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 18:15:15 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:15:15 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 18:15:17 on Apr 23,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=159138)
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7826.020 ; gain = 0.000 ; free physical = 201590 ; free virtual = 246368
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:dti_uart:1.0 [get_ips  design_uart_dti_uart_0_0] -log ip_upgrade.log
Upgrading '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd'
INFO: [IP_Flow 19-3422] Upgraded design_uart_dti_uart_0_0 (dti_uart_v1_0 1.0) from revision 12 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_cpu(clk) and /dti_uart_0_upgraded_ipi/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dti_uart_0_upgraded_ipi/presetn(undef)
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_uart_dti_uart_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
catch { config_ip_cache -export [get_ips -all design_uart_dti_uart_0_0] }
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
launch_runs -jobs 80 design_uart_dti_uart_0_0_synth_1
[Tue Apr 23 18:21:17 2024] Launched design_uart_dti_uart_0_0_synth_1...
Run output will be captured here: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_dti_uart_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_uart' - hence not re-generating.
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:36 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 18:24:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:36 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 18:24:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:36 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 18:24:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:36 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 18:24:37 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 18:24:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 18:24:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 18:24:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:37 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 18:24:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:37 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 18:24:38 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 18:24:38 on Apr 23,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 18:24:40 on Apr 23,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=167745)
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8013.590 ; gain = 0.000 ; free physical = 207307 ; free virtual = 252167
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 80
[Tue Apr 23 18:36:35 2024] Launched synth_1...
Run output will be captured here: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/runme.log
[Tue Apr 23 18:36:35 2024] Launched impl_1...
Run output will be captured here: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 382 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 8244.387 ; gain = 0.000 ; free physical = 209690 ; free virtual = 250554
Restored from archive | CPU: 0.340000 secs | Memory: 6.760361 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 8244.387 ; gain = 0.000 ; free physical = 209690 ; free virtual = 250554
Generating merged BMM file for the design top 'design_uart_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 8496.895 ; gain = 483.305 ; free physical = 209548 ; free virtual = 250469
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /new_tools/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
file copy -force /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/impl_1/design_uart_wrapper.sysdef /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf

launch_sdk -workspace /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_simulation -simset sim_1 -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/design_uart_axi_apb_bridge_0_0.dcp' for cell 'design_uart_i/axi_apb_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.dcp' for cell 'design_uart_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.dcp' for cell 'design_uart_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dti_uart_0_0/design_uart_dti_uart_0_0.dcp' for cell 'design_uart_i/dti_uart_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.dcp' for cell 'design_uart_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.dcp' for cell 'design_uart_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.dcp' for cell 'design_uart_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_xbar_0/design_uart_xbar_0.dcp' for cell 'design_uart_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/design_uart_dlmb_bram_if_cntlr_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/design_uart_ilmb_bram_if_cntlr_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_lmb_bram_0/design_uart_lmb_bram_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.xdc] for cell 'design_uart_i/microblaze_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.xdc] for cell 'design_uart_i/microblaze_0/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc] for cell 'design_uart_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc:50]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc] for cell 'design_uart_i/mdm_1/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_board.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_board.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0_board.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0_board.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_uart_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:09 . Memory (MB): peak = 8816.965 ; gain = 320.070 ; free physical = 207451 ; free virtual = 249062
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa/dti_uart_top_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa/dti_uart_top_func_synth.v
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:45:43 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" dti_uart_top_func_synth.v ../../../../../../../../sim/libs/uart_rx.v ../../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart
-- Compiling module design_uart_axi_apb_bridge_0_0
-- Compiling module design_uart_axi_apb_bridge_0_0_apb_mif
-- Compiling module design_uart_axi_apb_bridge_0_0_axi_apb_bridge
-- Compiling module design_uart_axi_apb_bridge_0_0_axilite_sif
-- Compiling module design_uart_axi_apb_bridge_0_0_multiplexor
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module design_uart_axi_uart16550_0_0
-- Compiling module design_uart_axi_uart16550_0_0_address_decoder
-- Compiling module design_uart_axi_uart16550_0_0_axi_lite_ipif
-- Compiling module design_uart_axi_uart16550_0_0_axi_uart16550
-- Compiling module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f
-- Compiling module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f_0
-- Compiling module design_uart_axi_uart16550_0_0_dynshreg_f
-- Compiling module design_uart_axi_uart16550_0_0_dynshreg_f__parameterized0
-- Compiling module design_uart_axi_uart16550_0_0_ipic_if
-- Compiling module design_uart_axi_uart16550_0_0_rx16550
-- Compiling module design_uart_axi_uart16550_0_0_rx_fifo_block
-- Compiling module design_uart_axi_uart16550_0_0_rx_fifo_control
-- Compiling module design_uart_axi_uart16550_0_0_slave_attachment
-- Compiling module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f
-- Compiling module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0
-- Compiling module design_uart_axi_uart16550_0_0_tx16550
-- Compiling module design_uart_axi_uart16550_0_0_tx_fifo_block
-- Compiling module design_uart_axi_uart16550_0_0_uart16550
-- Compiling module design_uart_axi_uart16550_0_0_xuart
-- Compiling module design_uart_axi_uart16550_0_0_xuart_tx_load_sm
-- Compiling module design_uart_clk_wiz_1_0
-- Compiling module design_uart_clk_wiz_1_0_design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_dlmb_bram_if_cntlr_0
-- Compiling module design_uart_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Compiling module design_uart_dlmb_v10_0
-- Compiling module design_uart_dlmb_v10_0_lmb_v10
-- Compiling module design_uart_dti_uart_0_0
-- Compiling module design_uart_dti_uart_0_0_baudrate_gen
-- Compiling module design_uart_dti_uart_0_0_dti_uart
-- Compiling module design_uart_dti_uart_0_0_rb_regs
-- Compiling module design_uart_dti_uart_0_0_receiver
-- Compiling module design_uart_dti_uart_0_0_register_block
-- Compiling module design_uart_dti_uart_0_0_transmitter
-- Compiling module design_uart_ilmb_bram_if_cntlr_0
-- Compiling module design_uart_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Compiling module design_uart_ilmb_v10_0
-- Compiling module design_uart_ilmb_v10_0__lmb_v10
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart_mdm_1_0
-- Compiling module design_uart_mdm_1_0_JTAG_CONTROL
-- Compiling module design_uart_mdm_1_0_MB_BSCANE2
-- Compiling module design_uart_mdm_1_0_MB_BUFG
-- Compiling module design_uart_mdm_1_0_MB_FDC_1
-- Compiling module design_uart_mdm_1_0_MB_FDRE_1
-- Compiling module design_uart_mdm_1_0_MB_SRL16E
-- Compiling module design_uart_mdm_1_0_MB_SRL16E__parameterized1
-- Compiling module design_uart_mdm_1_0_MB_SRL16E__parameterized3
-- Compiling module design_uart_mdm_1_0_MB_SRL16E__parameterized5
-- Compiling module design_uart_mdm_1_0_MDM
-- Compiling module design_uart_mdm_1_0_MDM_Core
-- Compiling module design_uart_microblaze_0_0
-- Compiling module design_uart_rst_clk_wiz_1_100M_0
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_cdc_sync
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_cdc_sync_0
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_lpf
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_proc_sys_reset
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_sequence_psr
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_upcnt_n
-- Compiling module design_uart_wrapper
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_axi_crossbar
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_crossbar_sasd
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_decerr_slave
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter__parameterized0
-- Compiling module design_uart_xbar_0_axi_register_slice_v2_1_16_axic_register_slice
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_generic_cstr
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_mux
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_mux__parameterized0
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized0
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized1
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized10
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized11
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized12
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized13
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized14
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized15
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized16
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized17
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized18
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized19
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized2
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized20
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized21
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized22
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized23
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized24
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized25
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized26
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized27
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized28
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized29
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized3
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized30
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized31
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized32
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized33
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized34
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized35
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized36
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized37
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized38
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized39
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized4
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized40
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized41
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized42
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized43
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized44
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized45
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized46
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized47
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized48
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized49
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized5
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized50
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized51
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized52
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized53
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized54
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized55
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized56
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized57
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized58
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized59
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized6
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized60
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized61
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized62
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized7
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized8
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized9
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized15
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized16
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized17
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized18
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized19
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized20
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized21
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized22
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized23
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized24
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized25
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized26
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized27
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized28
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized29
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized30
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized31
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized32
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized33
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized34
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized35
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized36
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized37
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized38
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized39
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized40
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized41
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized42
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized43
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized44
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized45
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized46
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized47
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized48
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized49
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized50
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized51
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized52
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized53
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized54
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized55
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized56
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized57
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized58
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized59
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized60
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized61
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized62
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_top
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1_synth
-- Compiling module design_uart_microblaze_0_0_ALU
-- Compiling module design_uart_microblaze_0_0_ALU_Bit
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_491
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_492
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_493
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_494
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_495
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_496
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_497
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_498
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_499
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_500
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_501
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_502
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_503
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_504
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_505
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_506
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_507
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_508
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_509
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_510
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_511
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_512
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_513
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_514
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_515
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_516
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_517
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_518
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_519
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_520
-- Compiling module design_uart_microblaze_0_0_ALU_Bit__parameterized2
-- Compiling module design_uart_microblaze_0_0_Byte_Doublet_Handle_gti
-- Compiling module design_uart_microblaze_0_0_DAXI_interface
-- Compiling module design_uart_microblaze_0_0_Data_Flow_Logic
-- Compiling module design_uart_microblaze_0_0_Data_Flow_gti
-- Compiling module design_uart_microblaze_0_0_Debug
-- Compiling module design_uart_microblaze_0_0_Decode_gti
-- Compiling module design_uart_microblaze_0_0_MB_AND2B1L
-- Compiling module design_uart_microblaze_0_0_MB_FDE
-- Compiling module design_uart_microblaze_0_0_MB_FDE_313
-- Compiling module design_uart_microblaze_0_0_MB_FDE_316
-- Compiling module design_uart_microblaze_0_0_MB_FDE_319
-- Compiling module design_uart_microblaze_0_0_MB_FDE_322
-- Compiling module design_uart_microblaze_0_0_MB_FDE_325
-- Compiling module design_uart_microblaze_0_0_MB_FDE_328
-- Compiling module design_uart_microblaze_0_0_MB_FDE_331
-- Compiling module design_uart_microblaze_0_0_MB_FDE_334
-- Compiling module design_uart_microblaze_0_0_MB_FDE_337
-- Compiling module design_uart_microblaze_0_0_MB_FDE_340
-- Compiling module design_uart_microblaze_0_0_MB_FDE_343
-- Compiling module design_uart_microblaze_0_0_MB_FDE_346
-- Compiling module design_uart_microblaze_0_0_MB_FDE_349
-- Compiling module design_uart_microblaze_0_0_MB_FDE_352
-- Compiling module design_uart_microblaze_0_0_MB_FDE_355
-- Compiling module design_uart_microblaze_0_0_MB_FDE_358
-- Compiling module design_uart_microblaze_0_0_MB_FDE_361
-- Compiling module design_uart_microblaze_0_0_MB_FDE_364
-- Compiling module design_uart_microblaze_0_0_MB_FDE_367
-- Compiling module design_uart_microblaze_0_0_MB_FDE_370
-- Compiling module design_uart_microblaze_0_0_MB_FDE_373
-- Compiling module design_uart_microblaze_0_0_MB_FDE_376
-- Compiling module design_uart_microblaze_0_0_MB_FDE_379
-- Compiling module design_uart_microblaze_0_0_MB_FDE_382
-- Compiling module design_uart_microblaze_0_0_MB_FDE_385
-- Compiling module design_uart_microblaze_0_0_MB_FDE_388
-- Compiling module design_uart_microblaze_0_0_MB_FDE_391
-- Compiling module design_uart_microblaze_0_0_MB_FDE_394
-- Compiling module design_uart_microblaze_0_0_MB_FDE_397
-- Compiling module design_uart_microblaze_0_0_MB_FDE_400
-- Compiling module design_uart_microblaze_0_0_MB_FDE_403
-- Compiling module design_uart_microblaze_0_0_MB_FDR
-- Compiling module design_uart_microblaze_0_0_MB_FDRE
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_458
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_459
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_460
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_461
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_462
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_463
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_464
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_465
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_466
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_467
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_468
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_469
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_470
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_471
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_472
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_473
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_474
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_475
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_476
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_477
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_478
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_479
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_480
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_481
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_482
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_483
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_484
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_485
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_486
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_487
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_488
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_489
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_68
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_69
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_70
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_71
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_72
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_73
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_74
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_75
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_76
-- Compiling module design_uart_microblaze_0_0_MB_FDR_114
-- Compiling module design_uart_microblaze_0_0_MB_FDR_115
-- Compiling module design_uart_microblaze_0_0_MB_FDR_117
-- Compiling module design_uart_microblaze_0_0_MB_FDR_119
-- Compiling module design_uart_microblaze_0_0_MB_FDR_121
-- Compiling module design_uart_microblaze_0_0_MB_FDR_123
-- Compiling module design_uart_microblaze_0_0_MB_FDR_125
-- Compiling module design_uart_microblaze_0_0_MB_FDR_127
-- Compiling module design_uart_microblaze_0_0_MB_FDR_129
-- Compiling module design_uart_microblaze_0_0_MB_FDR_131
-- Compiling module design_uart_microblaze_0_0_MB_FDR_133
-- Compiling module design_uart_microblaze_0_0_MB_FDR_135
-- Compiling module design_uart_microblaze_0_0_MB_FDR_137
-- Compiling module design_uart_microblaze_0_0_MB_FDR_139
-- Compiling module design_uart_microblaze_0_0_MB_FDR_141
-- Compiling module design_uart_microblaze_0_0_MB_FDR_143
-- Compiling module design_uart_microblaze_0_0_MB_FDR_145
-- Compiling module design_uart_microblaze_0_0_MB_FDR_147
-- Compiling module design_uart_microblaze_0_0_MB_FDR_149
-- Compiling module design_uart_microblaze_0_0_MB_FDR_151
-- Compiling module design_uart_microblaze_0_0_MB_FDR_153
-- Compiling module design_uart_microblaze_0_0_MB_FDR_155
-- Compiling module design_uart_microblaze_0_0_MB_FDR_157
-- Compiling module design_uart_microblaze_0_0_MB_FDR_159
-- Compiling module design_uart_microblaze_0_0_MB_FDR_161
-- Compiling module design_uart_microblaze_0_0_MB_FDR_163
-- Compiling module design_uart_microblaze_0_0_MB_FDR_165
-- Compiling module design_uart_microblaze_0_0_MB_FDR_167
-- Compiling module design_uart_microblaze_0_0_MB_FDR_169
-- Compiling module design_uart_microblaze_0_0_MB_FDR_171
-- Compiling module design_uart_microblaze_0_0_MB_FDR_173
-- Compiling module design_uart_microblaze_0_0_MB_FDR_175
-- Compiling module design_uart_microblaze_0_0_MB_FDR_177
-- Compiling module design_uart_microblaze_0_0_MB_FDR_179
-- Compiling module design_uart_microblaze_0_0_MB_FDR_181
-- Compiling module design_uart_microblaze_0_0_MB_FDR_183
-- Compiling module design_uart_microblaze_0_0_MB_FDR_185
-- Compiling module design_uart_microblaze_0_0_MB_FDR_187
-- Compiling module design_uart_microblaze_0_0_MB_FDR_189
-- Compiling module design_uart_microblaze_0_0_MB_FDR_191
-- Compiling module design_uart_microblaze_0_0_MB_FDR_193
-- Compiling module design_uart_microblaze_0_0_MB_FDR_195
-- Compiling module design_uart_microblaze_0_0_MB_FDR_197
-- Compiling module design_uart_microblaze_0_0_MB_FDR_199
-- Compiling module design_uart_microblaze_0_0_MB_FDR_201
-- Compiling module design_uart_microblaze_0_0_MB_FDR_203
-- Compiling module design_uart_microblaze_0_0_MB_FDR_205
-- Compiling module design_uart_microblaze_0_0_MB_FDR_207
-- Compiling module design_uart_microblaze_0_0_MB_FDR_208
-- Compiling module design_uart_microblaze_0_0_MB_FDR_210
-- Compiling module design_uart_microblaze_0_0_MB_FDR_212
-- Compiling module design_uart_microblaze_0_0_MB_FDR_214
-- Compiling module design_uart_microblaze_0_0_MB_FDR_216
-- Compiling module design_uart_microblaze_0_0_MB_FDR_218
-- Compiling module design_uart_microblaze_0_0_MB_FDR_220
-- Compiling module design_uart_microblaze_0_0_MB_FDR_222
-- Compiling module design_uart_microblaze_0_0_MB_FDR_224
-- Compiling module design_uart_microblaze_0_0_MB_FDR_226
-- Compiling module design_uart_microblaze_0_0_MB_FDR_228
-- Compiling module design_uart_microblaze_0_0_MB_FDR_230
-- Compiling module design_uart_microblaze_0_0_MB_FDR_232
-- Compiling module design_uart_microblaze_0_0_MB_FDR_234
-- Compiling module design_uart_microblaze_0_0_MB_FDR_236
-- Compiling module design_uart_microblaze_0_0_MB_FDR_238
-- Compiling module design_uart_microblaze_0_0_MB_FDR_240
-- Compiling module design_uart_microblaze_0_0_MB_FDR_242
-- Compiling module design_uart_microblaze_0_0_MB_FDR_244
-- Compiling module design_uart_microblaze_0_0_MB_FDR_246
-- Compiling module design_uart_microblaze_0_0_MB_FDR_248
-- Compiling module design_uart_microblaze_0_0_MB_FDR_250
-- Compiling module design_uart_microblaze_0_0_MB_FDR_252
-- Compiling module design_uart_microblaze_0_0_MB_FDR_254
-- Compiling module design_uart_microblaze_0_0_MB_FDR_256
-- Compiling module design_uart_microblaze_0_0_MB_FDR_258
-- Compiling module design_uart_microblaze_0_0_MB_FDR_260
-- Compiling module design_uart_microblaze_0_0_MB_FDR_262
-- Compiling module design_uart_microblaze_0_0_MB_FDR_264
-- Compiling module design_uart_microblaze_0_0_MB_FDR_266
-- Compiling module design_uart_microblaze_0_0_MB_FDR_268
-- Compiling module design_uart_microblaze_0_0_MB_FDR_270
-- Compiling module design_uart_microblaze_0_0_MB_FDR_303
-- Compiling module design_uart_microblaze_0_0_MB_FDR_304
-- Compiling module design_uart_microblaze_0_0_MB_FDR_305
-- Compiling module design_uart_microblaze_0_0_MB_FDR_306
-- Compiling module design_uart_microblaze_0_0_MB_FDR_307
-- Compiling module design_uart_microblaze_0_0_MB_FDR_308
-- Compiling module design_uart_microblaze_0_0_MB_FDS
-- Compiling module design_uart_microblaze_0_0_MB_LUT4
-- Compiling module design_uart_microblaze_0_0_MB_LUT6
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_116
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_118
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_120
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_522
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_524
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_526
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_528
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_530
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_532
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_534
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_536
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_538
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_540
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_542
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_544
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_546
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_548
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_550
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_552
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_554
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_556
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_558
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_560
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_562
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_564
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_566
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_568
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_570
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_572
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_574
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_576
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_578
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_580
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized1
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_10
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_11
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_12
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_13
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_14
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_15
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_16
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_2
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_3
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_4
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_5
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_6
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_7
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_8
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_9
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_311
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_314
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_317
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_320
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_323
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_326
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_329
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_332
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_335
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_338
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_341
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_344
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_347
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_350
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_353
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_356
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_359
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_362
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_365
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_368
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_371
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_374
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_377
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_380
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_383
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_386
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_389
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_392
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_395
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_398
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_401
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_78
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_80
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_82
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_84
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_86
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized12
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized2
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized4
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized6
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_77
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_79
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_81
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_83
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_85
-- Compiling module design_uart_microblaze_0_0_MB_MULT_AND
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_100
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_101
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_102
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_103
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_104
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_105
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_106
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_107
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_108
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_109
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_110
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_111
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_112
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_113
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_301
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_302
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_309
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_31
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_32
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_34
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_36
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_38
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_40
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_404
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_405
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_406
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_407
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_408
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_409
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_410
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_42
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_44
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_46
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_490
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_583
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_92
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_93
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_94
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_95
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_96
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_97
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_98
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_99
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_272
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_273
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_274
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_275
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_276
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_277
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_278
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_279
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_280
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_281
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_282
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_283
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_284
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_285
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_286
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_287
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_288
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_289
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_290
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_291
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_292
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_293
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_294
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_295
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_296
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_297
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_298
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_299
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_300
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_310
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_312
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_315
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_318
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_321
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_324
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_327
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_330
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_333
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_336
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_339
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_342
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_345
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_348
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_351
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_354
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_357
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_360
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_363
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_366
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_369
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_372
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_375
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_378
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_381
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_384
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_387
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_390
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_393
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_396
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_399
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_402
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_521
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_523
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_525
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_527
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_529
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_531
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_533
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_535
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_537
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_539
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_541
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_543
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_545
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_547
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_549
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_551
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_553
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_555
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_557
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_559
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_561
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_563
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_565
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_567
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_569
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_571
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_573
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_575
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_577
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_579
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_581
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_582
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_122
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_124
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_126
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_128
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_130
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_132
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_134
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_136
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_138
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_140
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_142
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_144
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_146
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_148
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_150
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_152
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_154
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_156
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_158
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_160
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_162
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_164
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_166
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_168
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_170
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_172
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_174
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_176
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_178
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_180
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_182
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_184
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_186
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_188
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_190
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_192
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_194
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_196
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_198
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_200
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_202
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_204
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_206
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_209
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_211
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_213
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_215
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_217
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_219
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_221
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_223
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_225
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_227
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_229
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_231
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_233
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_235
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_237
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_239
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_241
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_243
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_245
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_247
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_249
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_251
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_253
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_255
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_257
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_259
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_261
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_263
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_265
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_267
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_269
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_271
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_426
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_427
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_428
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_429
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_430
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_431
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_432
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_433
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_434
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_435
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_436
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_437
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_438
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_439
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_440
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_441
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_442
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_443
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_444
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_445
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_446
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_447
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_448
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_449
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_450
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_451
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_452
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_453
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_454
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_455
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_456
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_457
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_411
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_412
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_413
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_414
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_415
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_416
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_417
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_418
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_419
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_420
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_421
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_422
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_423
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_424
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_425
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_17
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_18
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_19
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_20
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_23
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_24
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized3
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized3_21
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized5
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized5_22
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized7
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized9
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_33
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_35
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_37
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_39
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_41
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_43
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_45
-- Compiling module design_uart_microblaze_0_0_MicroBlaze
-- Compiling module design_uart_microblaze_0_0_MicroBlaze_Core
-- Compiling module design_uart_microblaze_0_0_MicroBlaze_GTi
-- Compiling module design_uart_microblaze_0_0_Operand_Select_gti
-- Compiling module design_uart_microblaze_0_0_PC_Module_gti
-- Compiling module design_uart_microblaze_0_0_PreFetch_Buffer_gti
-- Compiling module design_uart_microblaze_0_0_Register_File_gti
-- Compiling module design_uart_microblaze_0_0_Shift_Logic_Module_gti
-- Compiling module design_uart_microblaze_0_0_Zero_Detect_gti
-- Compiling module design_uart_microblaze_0_0_address_hit
-- Compiling module design_uart_microblaze_0_0_carry_and
-- Compiling module design_uart_microblaze_0_0_carry_and_58
-- Compiling module design_uart_microblaze_0_0_carry_and_59
-- Compiling module design_uart_microblaze_0_0_carry_and_60
-- Compiling module design_uart_microblaze_0_0_carry_and_61
-- Compiling module design_uart_microblaze_0_0_carry_and_62
-- Compiling module design_uart_microblaze_0_0_carry_and_63
-- Compiling module design_uart_microblaze_0_0_carry_and_64
-- Compiling module design_uart_microblaze_0_0_carry_and_65
-- Compiling module design_uart_microblaze_0_0_carry_and_66
-- Compiling module design_uart_microblaze_0_0_carry_and_67
-- Compiling module design_uart_microblaze_0_0_carry_and_87
-- Compiling module design_uart_microblaze_0_0_carry_and_88
-- Compiling module design_uart_microblaze_0_0_carry_and_89
-- Compiling module design_uart_microblaze_0_0_carry_and_90
-- Compiling module design_uart_microblaze_0_0_carry_or
-- Compiling module design_uart_microblaze_0_0_carry_or_91
-- Compiling module design_uart_microblaze_0_0_exception_registers_gti
-- Compiling module design_uart_microblaze_0_0_instr_mux
-- Compiling module design_uart_microblaze_0_0_jump_logic
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_0
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_1
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_47
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_48
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_49
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_50
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_51
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_52
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_53
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_54
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_55
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_56
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_25
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_26
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_27
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_28
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_57
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized4
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_29
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_30
-- Compiling module design_uart_microblaze_0_0_mb_sync_vec
-- Compiling module design_uart_microblaze_0_0_mb_sync_vec__parameterized1
-- Compiling module design_uart_microblaze_0_0_msr_reg_gti
-- Compiling module design_uart_microblaze_0_0_mux_bus
-- Compiling module glbl
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_wrapper
	glbl
	uart_rx
	uart_tx
End time: 15:45:45 on Apr 24,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:45:45 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 15:45:45 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:45:45 on Apr 24,2024
vopt "+acc=npr" -L xil_defaultlib -L unisims_ver -L secureip -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module unisims_ver.IBUF
-- Loading module design_uart
-- Loading module design_uart_axi_apb_bridge_0_0
-- Loading module design_uart_axi_apb_bridge_0_0_axi_apb_bridge
-- Loading module design_uart_axi_apb_bridge_0_0_apb_mif
-- Loading module unisims_ver.LUT6
-- Loading module unisims_ver.FDSE
-- Loading module unisims_ver.FDRE
-- Loading module unisims_ver.LUT5
-- Loading module unisims_ver.LUT3
-- Loading UDP unisims_ver.x_lut3_mux8
-- Loading module unisims_ver.LUT4
-- Loading module design_uart_axi_apb_bridge_0_0_axilite_sif
-- Loading module unisims_ver.LUT1
-- Loading UDP unisims_ver.x_lut1_mux2
-- Loading module unisims_ver.LUT2
-- Loading UDP unisims_ver.x_lut2_mux4
-- Loading module unisims_ver.GND
-- Loading module design_uart_axi_apb_bridge_0_0_multiplexor
-- Loading module unisims_ver.VCC
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module design_uart_xbar_0
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_axi_crossbar
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_decerr_slave
-- Loading module design_uart_xbar_0_axi_register_slice_v2_1_16_axic_register_slice
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter__parameterized0
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter
-- Loading module design_uart_axi_uart16550_0_0
-- Loading module design_uart_axi_uart16550_0_0_axi_uart16550
-- Loading module design_uart_axi_uart16550_0_0_axi_lite_ipif
-- Loading module design_uart_axi_uart16550_0_0_slave_attachment
-- Loading module design_uart_axi_uart16550_0_0_address_decoder
-- Loading module design_uart_axi_uart16550_0_0_xuart
-- Loading module design_uart_axi_uart16550_0_0_ipic_if
-- Loading module design_uart_axi_uart16550_0_0_uart16550
-- Loading module design_uart_axi_uart16550_0_0_rx_fifo_block
-- Loading module design_uart_axi_uart16550_0_0_rx_fifo_control
-- Loading module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0
-- Loading module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f_0
-- Loading module design_uart_axi_uart16550_0_0_dynshreg_f__parameterized0
-- Loading module unisims_ver.SRL16E
-- Loading module design_uart_axi_uart16550_0_0_tx_fifo_block
-- Loading module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f
-- Loading module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f
-- Loading module design_uart_axi_uart16550_0_0_dynshreg_f
-- Loading module unisims_ver.ODDR
-- Loading module unisims_ver.CARRY4
-- Loading module design_uart_axi_uart16550_0_0_rx16550
-- Loading module unisims_ver.MUXF7
-- Loading module design_uart_axi_uart16550_0_0_tx16550
-- Loading module design_uart_axi_uart16550_0_0_xuart_tx_load_sm
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.BUFG
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module design_uart_dti_uart_0_0
-- Loading module design_uart_dti_uart_0_0_dti_uart
-- Loading module design_uart_dti_uart_0_0_baudrate_gen
-- Loading module unisims_ver.FDCE
-- Loading module design_uart_dti_uart_0_0_receiver
-- Loading module design_uart_dti_uart_0_0_register_block
-- Loading module design_uart_dti_uart_0_0_rb_regs
-- Loading module design_uart_dti_uart_0_0_transmitter
-- Loading module unisims_ver.FDPE
-- Loading module design_uart_mdm_1_0
-- Loading module design_uart_mdm_1_0_MDM
-- Loading module design_uart_mdm_1_0_MDM_Core
-- Loading module design_uart_mdm_1_0_JTAG_CONTROL
-- Loading module design_uart_mdm_1_0_MB_FDC_1
-- Loading module design_uart_mdm_1_0_MB_FDRE_1
-- Loading module design_uart_mdm_1_0_MB_SRL16E
-- Loading module design_uart_mdm_1_0_MB_SRL16E__parameterized1
-- Loading module design_uart_mdm_1_0_MB_SRL16E__parameterized3
-- Loading module design_uart_mdm_1_0_MB_SRL16E__parameterized5
-- Loading module design_uart_mdm_1_0_MB_BUFG
-- Loading module design_uart_mdm_1_0_MB_BSCANE2
-- Loading module unisims_ver.BSCANE2
-- Loading module design_uart_microblaze_0_0
-- Loading module design_uart_microblaze_0_0_MicroBlaze
-- Loading module design_uart_microblaze_0_0_MicroBlaze_Core
-- Loading module design_uart_microblaze_0_0_MicroBlaze_GTi
-- Loading module design_uart_microblaze_0_0_Data_Flow_gti
-- Loading module design_uart_microblaze_0_0_ALU
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_490
-- Loading module design_uart_microblaze_0_0_ALU_Bit__parameterized2
-- Loading module design_uart_microblaze_0_0_MB_LUT4
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized12
-- Loading module design_uart_microblaze_0_0_MB_MULT_AND
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_582
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_583
-- Loading module design_uart_microblaze_0_0_ALU_Bit
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_580
-- Loading module unisims_ver.LUT6_2
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_581
-- Loading module design_uart_microblaze_0_0_ALU_Bit_491
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_578
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_579
-- Loading module design_uart_microblaze_0_0_ALU_Bit_492
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_576
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_577
-- Loading module design_uart_microblaze_0_0_ALU_Bit_493
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_574
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_575
-- Loading module design_uart_microblaze_0_0_ALU_Bit_494
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_572
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_573
-- Loading module design_uart_microblaze_0_0_ALU_Bit_495
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_570
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_571
-- Loading module design_uart_microblaze_0_0_ALU_Bit_496
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_568
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_569
-- Loading module design_uart_microblaze_0_0_ALU_Bit_497
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_566
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_567
-- Loading module design_uart_microblaze_0_0_ALU_Bit_498
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_564
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_565
-- Loading module design_uart_microblaze_0_0_ALU_Bit_499
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_562
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_563
-- Loading module design_uart_microblaze_0_0_ALU_Bit_500
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_560
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_561
-- Loading module design_uart_microblaze_0_0_ALU_Bit_501
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_558
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_559
-- Loading module design_uart_microblaze_0_0_ALU_Bit_502
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_556
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_557
-- Loading module design_uart_microblaze_0_0_ALU_Bit_503
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_554
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_555
-- Loading module design_uart_microblaze_0_0_ALU_Bit_504
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_552
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_553
-- Loading module design_uart_microblaze_0_0_ALU_Bit_505
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_550
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_551
-- Loading module design_uart_microblaze_0_0_ALU_Bit_506
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_548
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_549
-- Loading module design_uart_microblaze_0_0_ALU_Bit_507
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_546
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_547
-- Loading module design_uart_microblaze_0_0_ALU_Bit_508
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_544
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_545
-- Loading module design_uart_microblaze_0_0_ALU_Bit_509
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_542
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_543
-- Loading module design_uart_microblaze_0_0_ALU_Bit_510
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_540
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_541
-- Loading module design_uart_microblaze_0_0_ALU_Bit_511
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_538
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_539
-- Loading module design_uart_microblaze_0_0_ALU_Bit_512
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_536
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_537
-- Loading module design_uart_microblaze_0_0_ALU_Bit_513
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_534
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_535
-- Loading module design_uart_microblaze_0_0_ALU_Bit_514
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_532
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_533
-- Loading module design_uart_microblaze_0_0_ALU_Bit_515
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_530
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_531
-- Loading module design_uart_microblaze_0_0_ALU_Bit_516
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_528
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_529
-- Loading module design_uart_microblaze_0_0_ALU_Bit_517
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_526
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_527
-- Loading module design_uart_microblaze_0_0_ALU_Bit_518
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_524
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_525
-- Loading module design_uart_microblaze_0_0_ALU_Bit_519
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_522
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_523
-- Loading module design_uart_microblaze_0_0_ALU_Bit_520
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_521
-- Loading module design_uart_microblaze_0_0_Byte_Doublet_Handle_gti
-- Loading module design_uart_microblaze_0_0_Data_Flow_Logic
-- Loading module design_uart_microblaze_0_0_MB_FDRE_458
-- Loading module design_uart_microblaze_0_0_MB_FDRE_459
-- Loading module design_uart_microblaze_0_0_MB_FDRE_460
-- Loading module design_uart_microblaze_0_0_MB_FDRE_461
-- Loading module design_uart_microblaze_0_0_MB_FDRE_462
-- Loading module design_uart_microblaze_0_0_MB_FDRE_463
-- Loading module design_uart_microblaze_0_0_MB_FDRE_464
-- Loading module design_uart_microblaze_0_0_MB_FDRE_465
-- Loading module design_uart_microblaze_0_0_MB_FDRE_466
-- Loading module design_uart_microblaze_0_0_MB_FDRE_467
-- Loading module design_uart_microblaze_0_0_MB_FDRE_468
-- Loading module design_uart_microblaze_0_0_MB_FDRE_469
-- Loading module design_uart_microblaze_0_0_MB_FDRE_470
-- Loading module design_uart_microblaze_0_0_MB_FDRE_471
-- Loading module design_uart_microblaze_0_0_MB_FDRE_472
-- Loading module design_uart_microblaze_0_0_MB_FDRE_473
-- Loading module design_uart_microblaze_0_0_MB_FDRE_474
-- Loading module design_uart_microblaze_0_0_MB_FDRE_475
-- Loading module design_uart_microblaze_0_0_MB_FDRE_476
-- Loading module design_uart_microblaze_0_0_MB_FDRE_477
-- Loading module design_uart_microblaze_0_0_MB_FDRE_478
-- Loading module design_uart_microblaze_0_0_MB_FDRE_479
-- Loading module design_uart_microblaze_0_0_MB_FDRE_480
-- Loading module design_uart_microblaze_0_0_MB_FDRE_481
-- Loading module design_uart_microblaze_0_0_MB_FDRE_482
-- Loading module design_uart_microblaze_0_0_MB_FDRE_483
-- Loading module design_uart_microblaze_0_0_MB_FDRE_484
-- Loading module design_uart_microblaze_0_0_MB_FDRE_485
-- Loading module design_uart_microblaze_0_0_MB_FDRE_486
-- Loading module design_uart_microblaze_0_0_MB_FDRE_487
-- Loading module design_uart_microblaze_0_0_MB_FDRE_488
-- Loading module design_uart_microblaze_0_0_MB_FDRE_489
-- Loading module design_uart_microblaze_0_0_Operand_Select_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_426
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_427
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_428
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_429
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_430
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_431
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_432
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_433
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_434
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_435
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_436
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_437
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_438
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_439
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_440
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_441
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_442
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_443
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_444
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_445
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_446
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_447
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_448
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_449
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_450
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_451
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_452
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_453
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_454
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_455
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_456
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_457
-- Loading module design_uart_microblaze_0_0_Register_File_gti
-- Loading module design_uart_microblaze_0_0_MB_RAM32M
-- Loading module unisims_ver.RAM32M
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_411
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_412
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_413
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_414
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_415
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_416
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_417
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_418
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_419
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_420
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_421
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_422
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_423
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_424
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_425
-- Loading module design_uart_microblaze_0_0_Shift_Logic_Module_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_301
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_302
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized1
-- Loading module design_uart_microblaze_0_0_Zero_Detect_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_404
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_405
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_406
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_407
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_408
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_409
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_410
-- Loading module design_uart_microblaze_0_0_exception_registers_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_309
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_310
-- Loading module design_uart_microblaze_0_0_MB_FDE
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_311
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_312
-- Loading module design_uart_microblaze_0_0_MB_FDE_313
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_314
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_315
-- Loading module design_uart_microblaze_0_0_MB_FDE_316
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_317
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_318
-- Loading module design_uart_microblaze_0_0_MB_FDE_319
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_320
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_321
-- Loading module design_uart_microblaze_0_0_MB_FDE_322
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_323
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_324
-- Loading module design_uart_microblaze_0_0_MB_FDE_325
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_326
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_327
-- Loading module design_uart_microblaze_0_0_MB_FDE_328
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_329
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_330
-- Loading module design_uart_microblaze_0_0_MB_FDE_331
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_332
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_333
-- Loading module design_uart_microblaze_0_0_MB_FDE_334
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_335
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_336
-- Loading module design_uart_microblaze_0_0_MB_FDE_337
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_338
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_339
-- Loading module design_uart_microblaze_0_0_MB_FDE_340
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_341
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_342
-- Loading module design_uart_microblaze_0_0_MB_FDE_343
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_344
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_345
-- Loading module design_uart_microblaze_0_0_MB_FDE_346
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_347
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_348
-- Loading module design_uart_microblaze_0_0_MB_FDE_349
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_350
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_351
-- Loading module design_uart_microblaze_0_0_MB_FDE_352
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_353
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_354
-- Loading module design_uart_microblaze_0_0_MB_FDE_355
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_356
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_357
-- Loading module design_uart_microblaze_0_0_MB_FDE_358
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_359
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_360
-- Loading module design_uart_microblaze_0_0_MB_FDE_361
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_362
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_363
-- Loading module design_uart_microblaze_0_0_MB_FDE_364
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_365
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_366
-- Loading module design_uart_microblaze_0_0_MB_FDE_367
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_368
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_369
-- Loading module design_uart_microblaze_0_0_MB_FDE_370
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_371
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_372
-- Loading module design_uart_microblaze_0_0_MB_FDE_373
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_374
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_375
-- Loading module design_uart_microblaze_0_0_MB_FDE_376
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_377
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_378
-- Loading module design_uart_microblaze_0_0_MB_FDE_379
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_380
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_381
-- Loading module design_uart_microblaze_0_0_MB_FDE_382
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_383
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_384
-- Loading module design_uart_microblaze_0_0_MB_FDE_385
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_386
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_387
-- Loading module design_uart_microblaze_0_0_MB_FDE_388
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_389
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_390
-- Loading module design_uart_microblaze_0_0_MB_FDE_391
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_392
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_393
-- Loading module design_uart_microblaze_0_0_MB_FDE_394
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_395
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_396
-- Loading module design_uart_microblaze_0_0_MB_FDE_397
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_398
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_399
-- Loading module design_uart_microblaze_0_0_MB_FDE_400
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_401
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_402
-- Loading module design_uart_microblaze_0_0_MB_FDE_403
-- Loading module design_uart_microblaze_0_0_msr_reg_gti
-- Loading module design_uart_microblaze_0_0_MB_FDR_303
-- Loading module design_uart_microblaze_0_0_MB_FDR_304
-- Loading module design_uart_microblaze_0_0_MB_FDR_305
-- Loading module design_uart_microblaze_0_0_MB_FDR_306
-- Loading module design_uart_microblaze_0_0_MB_FDR_307
-- Loading module design_uart_microblaze_0_0_MB_FDR_308
-- Loading module design_uart_microblaze_0_0_Decode_gti
-- Loading module design_uart_microblaze_0_0_PC_Module_gti
-- Loading module design_uart_microblaze_0_0_MB_FDR_208
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_209
-- Loading module design_uart_microblaze_0_0_MB_FDR_210
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_211
-- Loading module design_uart_microblaze_0_0_MB_FDR_212
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_213
-- Loading module design_uart_microblaze_0_0_MB_FDR_214
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_215
-- Loading module design_uart_microblaze_0_0_MB_FDR_216
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_217
-- Loading module design_uart_microblaze_0_0_MB_FDR_218
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_219
-- Loading module design_uart_microblaze_0_0_MB_FDR_220
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_221
-- Loading module design_uart_microblaze_0_0_MB_FDR_222
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_223
-- Loading module design_uart_microblaze_0_0_MB_FDR_224
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_225
-- Loading module design_uart_microblaze_0_0_MB_FDR_226
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_227
-- Loading module design_uart_microblaze_0_0_MB_FDR_228
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_229
-- Loading module design_uart_microblaze_0_0_MB_FDR_230
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_231
-- Loading module design_uart_microblaze_0_0_MB_FDR_232
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_233
-- Loading module design_uart_microblaze_0_0_MB_FDR_234
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_235
-- Loading module design_uart_microblaze_0_0_MB_FDR_236
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_237
-- Loading module design_uart_microblaze_0_0_MB_FDR_238
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_239
-- Loading module design_uart_microblaze_0_0_MB_FDR_240
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_241
-- Loading module design_uart_microblaze_0_0_MB_FDR_242
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_243
-- Loading module design_uart_microblaze_0_0_MB_FDR_244
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_245
-- Loading module design_uart_microblaze_0_0_MB_FDR_246
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_247
-- Loading module design_uart_microblaze_0_0_MB_FDR_248
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_249
-- Loading module design_uart_microblaze_0_0_MB_FDR_250
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_251
-- Loading module design_uart_microblaze_0_0_MB_FDR_252
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_253
-- Loading module design_uart_microblaze_0_0_MB_FDR_254
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_255
-- Loading module design_uart_microblaze_0_0_MB_FDR_256
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_257
-- Loading module design_uart_microblaze_0_0_MB_FDR_258
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_259
-- Loading module design_uart_microblaze_0_0_MB_FDR_260
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_261
-- Loading module design_uart_microblaze_0_0_MB_FDR_262
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_263
-- Loading module design_uart_microblaze_0_0_MB_FDR_264
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_265
-- Loading module design_uart_microblaze_0_0_MB_FDR_266
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_267
-- Loading module design_uart_microblaze_0_0_MB_FDR_268
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_269
-- Loading module design_uart_microblaze_0_0_MB_FDR_270
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_271
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_272
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_273
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_274
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_275
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_276
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_277
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_278
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_279
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_280
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_281
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_282
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_283
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_284
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_285
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_286
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_287
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_288
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_289
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_290
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_291
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_292
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_293
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_294
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_295
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_296
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_297
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_298
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_299
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_300
-- Loading module design_uart_microblaze_0_0_PreFetch_Buffer_gti
-- Loading module design_uart_microblaze_0_0_MB_FDR_114
-- Loading module design_uart_microblaze_0_0_MB_LUT6
-- Loading module design_uart_microblaze_0_0_MB_FDR_115
-- Loading module design_uart_microblaze_0_0_MB_LUT6_116
-- Loading module design_uart_microblaze_0_0_MB_FDR_117
-- Loading module design_uart_microblaze_0_0_MB_LUT6_118
-- Loading module design_uart_microblaze_0_0_MB_FDR_119
-- Loading module design_uart_microblaze_0_0_MB_LUT6_120
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized2
-- Loading module design_uart_microblaze_0_0_MB_MUXF7
-- Loading module design_uart_microblaze_0_0_MB_FDR_121
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_122
-- Loading module design_uart_microblaze_0_0_MB_FDR_123
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_124
-- Loading module design_uart_microblaze_0_0_MB_FDR_125
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_126
-- Loading module design_uart_microblaze_0_0_MB_FDR_127
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_128
-- Loading module design_uart_microblaze_0_0_MB_FDR_129
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_130
-- Loading module design_uart_microblaze_0_0_MB_FDR_131
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_132
-- Loading module design_uart_microblaze_0_0_MB_FDR_133
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_134
-- Loading module design_uart_microblaze_0_0_MB_FDR_135
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_136
-- Loading module design_uart_microblaze_0_0_MB_FDR_137
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_138
-- Loading module design_uart_microblaze_0_0_MB_FDR_139
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_140
-- Loading module design_uart_microblaze_0_0_MB_FDR_141
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_142
-- Loading module design_uart_microblaze_0_0_MB_FDR_143
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_144
-- Loading module design_uart_microblaze_0_0_MB_FDR_145
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_146
-- Loading module design_uart_microblaze_0_0_MB_FDR_147
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_148
-- Loading module design_uart_microblaze_0_0_MB_FDR_149
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_150
-- Loading module design_uart_microblaze_0_0_MB_FDR_151
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_152
-- Loading module design_uart_microblaze_0_0_MB_FDR_153
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_154
-- Loading module design_uart_microblaze_0_0_MB_FDR_155
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_156
-- Loading module design_uart_microblaze_0_0_MB_FDR_157
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_158
-- Loading module design_uart_microblaze_0_0_MB_FDR_159
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_160
-- Loading module design_uart_microblaze_0_0_MB_FDR_161
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_162
-- Loading module design_uart_microblaze_0_0_MB_FDR_163
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_164
-- Loading module design_uart_microblaze_0_0_MB_FDR_165
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_166
-- Loading module design_uart_microblaze_0_0_MB_FDR_167
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_168
-- Loading module design_uart_microblaze_0_0_MB_FDR_169
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_170
-- Loading module design_uart_microblaze_0_0_MB_FDR_171
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_172
-- Loading module design_uart_microblaze_0_0_MB_FDR_173
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_174
-- Loading module design_uart_microblaze_0_0_MB_FDR_175
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_176
-- Loading module design_uart_microblaze_0_0_MB_FDR_177
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_178
-- Loading module design_uart_microblaze_0_0_MB_FDR_179
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_180
-- Loading module design_uart_microblaze_0_0_MB_FDR_181
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_182
-- Loading module design_uart_microblaze_0_0_MB_FDR_183
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_184
-- Loading module design_uart_microblaze_0_0_MB_FDR_185
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_186
-- Loading module design_uart_microblaze_0_0_MB_FDR_187
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_188
-- Loading module design_uart_microblaze_0_0_MB_FDR_189
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_190
-- Loading module design_uart_microblaze_0_0_MB_FDR_191
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_192
-- Loading module design_uart_microblaze_0_0_MB_FDR_193
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_194
-- Loading module design_uart_microblaze_0_0_MB_FDR_195
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_196
-- Loading module design_uart_microblaze_0_0_MB_FDR_197
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_198
-- Loading module design_uart_microblaze_0_0_MB_FDR_199
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_200
-- Loading module design_uart_microblaze_0_0_MB_FDR_201
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_202
-- Loading module design_uart_microblaze_0_0_MB_FDR_203
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_204
-- Loading module design_uart_microblaze_0_0_MB_FDR_205
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_206
-- Loading module design_uart_microblaze_0_0_MB_FDS
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized4
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized6
-- Loading module design_uart_microblaze_0_0_MB_FDR_207
-- Loading module design_uart_microblaze_0_0_carry_and
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_113
-- Loading module design_uart_microblaze_0_0_carry_and_58
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_112
-- Loading module design_uart_microblaze_0_0_carry_and_59
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_111
-- Loading module design_uart_microblaze_0_0_carry_and_60
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_110
-- Loading module design_uart_microblaze_0_0_carry_and_61
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_109
-- Loading module design_uart_microblaze_0_0_carry_and_62
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_108
-- Loading module design_uart_microblaze_0_0_carry_and_63
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_107
-- Loading module design_uart_microblaze_0_0_carry_and_64
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_106
-- Loading module design_uart_microblaze_0_0_carry_and_65
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_105
-- Loading module design_uart_microblaze_0_0_carry_and_66
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_104
-- Loading module design_uart_microblaze_0_0_carry_and_67
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_103
-- Loading module design_uart_microblaze_0_0_MB_FDRE
-- Loading module design_uart_microblaze_0_0_MB_FDRE_68
-- Loading module design_uart_microblaze_0_0_MB_FDRE_69
-- Loading module design_uart_microblaze_0_0_MB_FDRE_70
-- Loading module design_uart_microblaze_0_0_MB_FDRE_71
-- Loading module design_uart_microblaze_0_0_MB_FDRE_72
-- Loading module design_uart_microblaze_0_0_MB_FDRE_73
-- Loading module design_uart_microblaze_0_0_MB_FDRE_74
-- Loading module design_uart_microblaze_0_0_MB_FDRE_75
-- Loading module design_uart_microblaze_0_0_MB_FDRE_76
-- Loading module design_uart_microblaze_0_0_MB_FDR
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_77
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_78
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_79
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_80
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_81
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_82
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_83
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_84
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_85
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_86
-- Loading module design_uart_microblaze_0_0_carry_and_87
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_102
-- Loading module design_uart_microblaze_0_0_carry_and_88
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_101
-- Loading module design_uart_microblaze_0_0_carry_and_89
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_100
-- Loading module design_uart_microblaze_0_0_jump_logic
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_94
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_95
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_96
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_97
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_98
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_99
-- Loading module design_uart_microblaze_0_0_carry_and_90
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_93
-- Loading module design_uart_microblaze_0_0_carry_or_91
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_92
-- Loading module design_uart_microblaze_0_0_DAXI_interface
-- Loading module design_uart_microblaze_0_0_MB_AND2B1L
-- Loading module unisims_ver.AND2B1L
-- Loading module design_uart_microblaze_0_0_Debug
-- Loading module design_uart_microblaze_0_0_MB_SRL16E
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized7
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized9
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_17
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_18
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized3
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized5
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_19
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_20
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized3_21
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized5_22
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_23
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_24
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2
-- Loading module design_uart_microblaze_0_0_mb_sync_vec
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_57
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized4
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_25
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_26
-- Loading module design_uart_microblaze_0_0_mb_sync_vec__parameterized1
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_47
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_48
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_49
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_50
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_51
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_52
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_53
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_54
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_55
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_56
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_27
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_28
-- Loading module design_uart_microblaze_0_0_address_hit
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_31
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E
-- Loading module unisims_ver.SRLC16E
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_32
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_33
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_34
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_35
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_36
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_37
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_38
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_39
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_40
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_41
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_42
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_43
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_44
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_45
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_46
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_29
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_30
-- Loading module design_uart_microblaze_0_0_instr_mux
-- Loading module design_uart_microblaze_0_0_mux_bus
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_2
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_3
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_4
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_5
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_6
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_7
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_8
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_9
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_10
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_11
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_12
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_13
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_14
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_15
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_16
-- Loading module design_uart_microblaze_0_0_carry_or
-- Loading module design_uart_microblaze_0_0_MB_MUXCY
-- Loading module design_uart_microblaze_0_0_mb_sync_bit
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_0
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_1
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading module design_uart_dlmb_bram_if_cntlr_0
-- Loading module design_uart_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Loading module design_uart_dlmb_v10_0
-- Loading module design_uart_dlmb_v10_0_lmb_v10
-- Loading module design_uart_ilmb_bram_if_cntlr_0
-- Loading module design_uart_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Loading module design_uart_ilmb_v10_0
-- Loading module design_uart_ilmb_v10_0__lmb_v10
-- Loading module design_uart_lmb_bram_0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1_synth
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_top
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_generic_cstr
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_mux
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_mux__parameterized0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper
-- Loading module unisims_ver.RAMB36E1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized9
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized10
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized11
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized12
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized13
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized14
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized15
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized15
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized16
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized16
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized17
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized17
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized18
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized18
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized19
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized19
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized20
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized20
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized21
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized21
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized22
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized22
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized23
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized23
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized24
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized24
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized25
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized25
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized26
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized26
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized27
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized27
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized28
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized28
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized29
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized29
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized30
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized30
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized31
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized31
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized32
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized32
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized33
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized33
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized34
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized34
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized35
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized35
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized36
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized36
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized37
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized37
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized38
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized38
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized2
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized39
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized39
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized40
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized40
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized41
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized41
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized42
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized42
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized43
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized43
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized44
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized44
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized45
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized45
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized46
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized46
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized47
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized47
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized48
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized48
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized3
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized49
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized49
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized50
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized50
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized51
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized51
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized52
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized52
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized53
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized53
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized54
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized54
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized55
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized55
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized56
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized56
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized57
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized57
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized58
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized58
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized4
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized59
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized59
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized60
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized60
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized61
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized61
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized62
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized62
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized5
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized6
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized7
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized8
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8
-- Loading module design_uart_rst_clk_wiz_1_100M_0
-- Loading module design_uart_rst_clk_wiz_1_100M_0_proc_sys_reset
-- Loading module design_uart_rst_clk_wiz_1_100M_0_lpf
-- Loading module design_uart_rst_clk_wiz_1_100M_0_cdc_sync
-- Loading module design_uart_rst_clk_wiz_1_100M_0_cdc_sync_0
-- Loading module design_uart_rst_clk_wiz_1_100M_0_sequence_psr
-- Loading module design_uart_rst_clk_wiz_1_100M_0_upcnt_n
-- Loading module unisims_ver.OBUF
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module unisims_ver.RB36_INTERNAL_VLOG
Optimizing 998 design-units (inlining 0/857 module instances, 0/5258 cell instances, 866/866 UDP instances):
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_539(fast)
-- Optimizing module design_uart_mdm_1_0_MB_BSCANE2(fast)
-- Optimizing module design_uart_dlmb_v10_0_lmb_v10(fast)
-- Optimizing module design_uart_ilmb_v10_0__lmb_v10(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_512(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_101(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_95(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_507(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_xuart(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_301(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized9(fast)
-- Inlining UDP unisims_ver.x_lut3_mux8
-- Optimizing module unisims_ver.LUT3(fast)
-- Optimizing module unisims_ver.LUT3(fast__1)
-- Optimizing module unisims_ver.LUT3(fast__2)
-- Optimizing module unisims_ver.LUT3(fast__3)
-- Optimizing module unisims_ver.LUT3(fast__4)
-- Optimizing module unisims_ver.LUT3(fast__5)
-- Optimizing module unisims_ver.LUT3(fast__6)
-- Optimizing module unisims_ver.LUT3(fast__7)
-- Optimizing module unisims_ver.LUT3(fast__8)
-- Optimizing module unisims_ver.LUT3(fast__9)
-- Optimizing module unisims_ver.LUT3(fast__10)
-- Optimizing module unisims_ver.LUT3(fast__11)
-- Optimizing module unisims_ver.LUT3(fast__12)
-- Optimizing module unisims_ver.LUT3(fast__13)
-- Optimizing module unisims_ver.LUT3(fast__14)
-- Optimizing module unisims_ver.LUT3(fast__15)
-- Optimizing module unisims_ver.LUT3(fast__16)
-- Optimizing module unisims_ver.LUT3(fast__17)
-- Optimizing module unisims_ver.LUT3(fast__18)
-- Optimizing module unisims_ver.LUT3(fast__19)
-- Optimizing module unisims_ver.LUT3(fast__20)
-- Optimizing module unisims_ver.LUT3(fast__21)
-- Optimizing module unisims_ver.LUT3(fast__22)
-- Optimizing module unisims_ver.LUT3(fast__23)
-- Optimizing module unisims_ver.LUT3(fast__24)
-- Optimizing module unisims_ver.LUT3(fast__25)
-- Optimizing module unisims_ver.LUT3(fast__26)
-- Optimizing module unisims_ver.LUT3(fast__27)
-- Optimizing module unisims_ver.LUT3(fast__28)
-- Optimizing module unisims_ver.LUT3(fast__29)
-- Optimizing module unisims_ver.LUT3(fast__30)
-- Optimizing module unisims_ver.LUT3(fast__31)
-- Optimizing module unisims_ver.LUT3(fast__32)
-- Optimizing module unisims_ver.LUT3(fast__33)
-- Optimizing module unisims_ver.LUT3(fast__34)
-- Optimizing module unisims_ver.LUT3(fast__35)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_510(fast)
-- Optimizing module unisims_ver.LUT3(fast__36)
-- Optimizing module unisims_ver.LUT3(fast__37)
-- Optimizing module unisims_ver.LUT3(fast__38)
-- Optimizing module unisims_ver.LUT3(fast__39)
-- Optimizing module unisims_ver.LUT3(fast__40)
-- Optimizing module unisims_ver.LUT3(fast__41)
-- Optimizing module unisims_ver.LUT3(fast__42)
-- Optimizing module design_uart_microblaze_0_0_carry_and_58(fast)
-- Optimizing module unisims_ver.LUT3(fast__43)
-- Optimizing module unisims_ver.LUT3(fast__44)
-- Optimizing module unisims_ver.LUT3(fast__45)
-- Optimizing module unisims_ver.LUT3(fast__46)
-- Optimizing module unisims_ver.LUT3(fast__47)
-- Optimizing module unisims_ver.LUT3(fast__48)
-- Optimizing module unisims_ver.LUT3(fast__49)
-- Optimizing module unisims_ver.LUT3(fast__50)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_46(fast)
-- Optimizing module unisims_ver.LUT3(fast__51)
-- Optimizing module unisims_ver.LUT3(fast__52)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module glbl(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_74(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_61(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_106(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_31(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_38(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_509(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_513(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_upcnt_n(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_cdc_sync(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit__parameterized2(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_cdc_sync_0(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_505(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_506(fast)
-- Optimizing module design_uart_dti_uart_0_0_baudrate_gen(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_slave_attachment(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_axi_uart16550(fast)
-- Optimizing module design_uart_microblaze_0_0_address_hit(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_dynshreg_f__parameterized0(fast)
-- Optimizing module design_uart_microblaze_0_0_mux_bus(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_rx_fifo_block(fast)
-- Optimizing module unisims_ver.RAM32M(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_xuart_tx_load_sm(fast)
-- Optimizing module design_uart_dti_uart_0_0_transmitter(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f_0(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_sequence_psr(fast)
-- Optimizing module design_uart_microblaze_0_0_MicroBlaze_Core(fast)
-- Optimizing module unisims_ver.LUT4(fast)
-- Optimizing module design_uart_dti_uart_0_0_dti_uart(fast)
-- Optimizing module design_uart_clk_wiz_1_0_design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module unisims_ver.BSCANE2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_121(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_lpf(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_135(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_181(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_189(fast)
-- Optimizing module design_uart_microblaze_0_0_msr_reg_gti(fast)
-- Optimizing module unisims_ver.FDPE(fast)
-- Optimizing module unisims_ver.FDCE(fast__1)
-- Optimizing module design_uart_dti_uart_0_0_register_block(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_345(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_537(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_ipic_if(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f(fast)
-- Optimizing module design_uart_microblaze_0_0_Zero_Detect_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_330(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_547(fast)
-- Optimizing module unisims_ver.FDSE(fast)
-- Optimizing module unisims_ver.FDRE(fast)
-- Optimizing module unisims_ver.FDRE(fast__1)
-- Optimizing module unisims_ver.FDRE(fast__2)
-- Optimizing module unisims_ver.FDSE(fast__1)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_vec__parameterized1(fast)
-- Optimizing module unisims_ver.SRLC16E(fast)
-- Optimizing module unisims_ver.SRL16E(fast)
-- Optimizing module design_uart_axi_uart16550_0_0(fast)
-- Optimizing module unisims_ver.SRL16E(fast__1)
-- Optimizing module unisims_ver.SRL16E(fast__2)
-- Optimizing module unisims_ver.SRL16E(fast__3)
-- Optimizing module unisims_ver.SRL16E(fast__4)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_197(fast)
-- Optimizing module unisims_ver.SRL16E(fast__5)
-- Optimizing module unisims_ver.SRL16E(fast__6)
-- Optimizing module unisims_ver.SRL16E(fast__7)
-- Optimizing module unisims_ver.SRL16E(fast__8)
-- Optimizing module unisims_ver.SRL16E(fast__9)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_112(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_dynshreg_f(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_109(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized62(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_309(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_207(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_274(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_278(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_283(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_287(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_291(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_295(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_299(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_581(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_573(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_565(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_555(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_527(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_318(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_357(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_369(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_387(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_399(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_110(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_proc_sys_reset(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized39(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized40(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized41(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized42(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized43(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized44(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized45(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized46(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized47(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized48(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized49(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized50(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized51(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized52(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized53(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized54(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized55(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized56(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized57(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized58(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized59(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized60(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized62(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8(fast)
-- Optimizing module unisims_ver.LUT6_2(fast)
-- Optimizing module unisims_ver.LUT6_2(fast__1)
-- Optimizing module unisims_ver.LUT6_2(fast__2)
-- Optimizing module unisims_ver.LUT6_2(fast__3)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_183(fast)
-- Optimizing module design_uart_dti_uart_0_0_rb_regs(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1(fast)
-- Optimizing module design_uart_mdm_1_0_MDM_Core(fast)
-- Optimizing module design_uart(fast)
-- Optimizing module unisims_ver.LUT5(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_apb_mif(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_tx16550(fast)
-- Optimizing module unisims_ver.LUT6(fast)
-- Optimizing module design_uart_dti_uart_0_0_receiver(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_199(fast)
-- Optimizing module design_uart_microblaze_0_0_Data_Flow_Logic(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module design_uart_mdm_1_0_MB_FDC_1(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_axi_apb_bridge(fast)
-- Optimizing module design_uart_microblaze_0_0_jump_logic(fast)
-- Optimizing module design_uart_microblaze_0_0_Register_File_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDS(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_99(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_173(fast)
-- Optimizing module unisims_ver.ODDR(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_143(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_119(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_mux(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_mux__parameterized0(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_175(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized61(fast)
-- Optimizing module design_uart_microblaze_0_0_Byte_Doublet_Handle_gti(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_rx_fifo_control(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast__22)
-- Optimizing module unisims_ver.RAMB36E1(fast__23)
-- Optimizing module unisims_ver.RAMB36E1(fast__24)
-- Optimizing module unisims_ver.RAMB36E1(fast__25)
-- Optimizing module unisims_ver.RAMB36E1(fast__26)
-- Optimizing module unisims_ver.RAMB36E1(fast__27)
-- Optimizing module unisims_ver.RAMB36E1(fast__28)
-- Optimizing module unisims_ver.RAMB36E1(fast__29)
-- Optimizing module unisims_ver.RAMB36E1(fast__30)
-- Optimizing module unisims_ver.RAMB36E1(fast__31)
-- Optimizing module unisims_ver.RAMB36E1(fast__32)
-- Optimizing module unisims_ver.RAMB36E1(fast__33)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_generic_cstr(fast)
-- Optimizing module design_uart_xbar_0_axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module design_uart_microblaze_0_0_exception_registers_gti(fast)
-- Optimizing module design_uart_mdm_1_0_JTAG_CONTROL(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized61(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module design_uart_microblaze_0_0_DAXI_interface(fast)
-- Optimizing module design_uart_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU(fast)
-- Optimizing module design_uart_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized15(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized16(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized17(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized18(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized19(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized20(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized21(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized22(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized23(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized24(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized25(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized26(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized27(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized28(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized29(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized30(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized31(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized32(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized33(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized34(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized35(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized36(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized37(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized38(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
-- Optimizing module design_uart_mdm_1_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MicroBlaze_GTi(fast)
-- Optimizing module design_uart_microblaze_0_0_PreFetch_Buffer_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_Debug(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_uart16550(fast)
-- Optimizing module design_uart_microblaze_0_0_PC_Module_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_Operand_Select_gti(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0(fast)
-- Optimizing module design_uart_microblaze_0_0_Data_Flow_gti(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_axilite_sif(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_rx16550(fast)
-- Optimizing module design_uart_dlmb_bram_if_cntlr_0(fast)
-- Optimizing module design_uart_ilmb_bram_if_cntlr_0(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast__1)
-- Optimizing module unisims_ver.RAMB36E1(fast__2)
-- Optimizing module unisims_ver.RAMB36E1(fast__3)
-- Optimizing module unisims_ver.RAMB36E1(fast__4)
-- Optimizing module unisims_ver.RAMB36E1(fast__5)
-- Optimizing module unisims_ver.RAMB36E1(fast__6)
-- Optimizing module unisims_ver.RAMB36E1(fast__7)
-- Optimizing module unisims_ver.RAMB36E1(fast__8)
-- Optimizing module unisims_ver.RAMB36E1(fast__9)
-- Optimizing module unisims_ver.RAMB36E1(fast__10)
-- Optimizing module unisims_ver.RAMB36E1(fast__11)
-- Optimizing module unisims_ver.RAMB36E1(fast__12)
-- Optimizing module unisims_ver.RAMB36E1(fast__13)
-- Optimizing module unisims_ver.RAMB36E1(fast__14)
-- Optimizing module unisims_ver.RAMB36E1(fast__15)
-- Optimizing module unisims_ver.RAMB36E1(fast__16)
-- Optimizing module unisims_ver.RAMB36E1(fast__17)
-- Optimizing module unisims_ver.RAMB36E1(fast__18)
-- Optimizing module unisims_ver.RAMB36E1(fast__19)
-- Optimizing module unisims_ver.RAMB36E1(fast__20)
-- Optimizing module unisims_ver.RAMB36E1(fast__21)
-- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
-- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast__1)
-- Optimizing module design_uart_mdm_1_0_MDM(fast)
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module design_uart_microblaze_0_0_Decode_gti(fast)
-- Optimizing module unisims_ver.FDCE(fast)
-- Optimizing module design_uart_microblaze_0_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MicroBlaze(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_215(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_217(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_219(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_221(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_223(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_225(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_227(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_229(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_231(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_233(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_235(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_237(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_239(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_241(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_243(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_245(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_247(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_249(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_251(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_253(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_255(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_257(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_259(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_261(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_263(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_265(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_267(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_269(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_271(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_68(fast)
-- Optimizing module design_uart_microblaze_0_0_Shift_Logic_Module_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized4(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized6(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_33(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_35(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_37(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_39(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_41(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_43(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_45(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E__parameterized1(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E__parameterized5(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_17(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_18(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized3(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_19(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_20(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized3_21(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_23(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_24(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_286(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_288(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_289(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_290(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_292(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_293(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_294(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_296(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_297(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_298(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_300(fast)
-- Optimizing module unisims_ver.AND2B1L(fast)
-- Optimizing module unisims_ver.MUXF7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_302(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_111(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_98(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_or_91(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_25(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_310(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_580(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_578(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_576(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_574(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_572(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_570(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_568(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_566(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_564(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_562(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_560(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_558(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_556(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_554(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_552(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_550(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_548(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_546(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_544(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_542(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_540(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_538(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_536(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_534(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_532(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_530(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_528(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_526(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_524(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_522(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_209(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_211(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_213(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_157(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_163(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_82(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_426(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_442(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_443(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_444(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_445(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_446(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_447(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_449(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_450(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_311(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_314(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_317(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_320(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_323(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_326(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_329(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_332(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_335(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_338(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_341(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_344(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_347(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_350(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_353(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_356(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_359(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_362(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_365(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_368(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_374(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_377(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_380(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_383(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_386(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_389(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_392(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_395(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_398(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_401(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_371(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_272(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_273(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_275(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_276(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_277(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_279(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_280(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_281(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_282(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_284(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_285(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_230(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_232(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_234(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_236(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_238(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_240(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_242(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_244(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_246(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_252(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_256(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_258(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_260(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_262(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_264(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_266(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_268(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_270(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_137(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_149(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_72(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized5_22(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_201(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_76(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_80(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_29(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_30(fast)
-- Inlining UDP unisims_ver.x_lut1_mux2
-- Optimizing module unisims_ver.LUT1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_131(fast)
-- Optimizing module unisims_ver.LUT1(fast__1)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_97(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_92(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_or(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_179(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_96(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_203(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_70(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_52(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_56(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_205(fast)
-- Optimizing module design_uart_microblaze_0_0_instr_mux(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10(fast)
-- Optimizing module unisims_ver.OBUF(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_185(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_208(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_248(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_250(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_254(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_139(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_145(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_153(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized41(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized42(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized43(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized44(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized45(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized46(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized47(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized48(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized3(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized49(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized50(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized51(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized52(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized53(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized54(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized55(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized56(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized57(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized58(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized4(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized59(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized60(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized5(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized6(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized7(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized8(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_308(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_141(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_151(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_169(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_47(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_48(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_50(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_51(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_53(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_303(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_305(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_159(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E(fast)
-- Optimizing module design_uart_mdm_1_0_MB_FDRE_1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_129(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_193(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_64(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_88(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_210(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_212(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_214(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_216(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_218(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_220(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_222(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_224(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_226(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_228(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_top(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1_synth(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_551(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_549(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_545(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_306(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_307(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_147(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_161(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_167(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_155(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_90(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized4(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter__parameterized0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_304(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized5(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E__parameterized3(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_55(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized9(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized10(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized11(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized12(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized13(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized14(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized15(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized16(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized17(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized18(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized0(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized19(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized20(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized21(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized22(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized23(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized24(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized25(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized26(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized27(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized28(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized1(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized29(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized30(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized31(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized32(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized33(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized34(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized35(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized36(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized37(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized38(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized2(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized39(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized40(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_435(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_436(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_438(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_439(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_441(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_114(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_49(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_54(fast)
-- Inlining UDP unisims_ver.x_lut2_mux4
-- Optimizing module unisims_ver.LUT2(fast)
-- Optimizing module unisims_ver.LUT2(fast__1)
-- Optimizing module unisims_ver.LUT2(fast__2)
-- Optimizing module unisims_ver.LUT2(fast__3)
-- Optimizing module unisims_ver.LUT2(fast__4)
-- Optimizing module unisims_ver.LUT2(fast__5)
-- Optimizing module unisims_ver.LUT2(fast__6)
-- Optimizing module unisims_ver.LUT2(fast__7)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_491(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_492(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_493(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_495(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_496(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_497(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_499(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_500(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_501(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_502(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_504(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_514(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_515(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_516(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_518(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_519(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_520(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_427(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_428(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_429(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_430(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_431(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_432(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_437(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_448(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_451(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_452(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_453(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_454(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_455(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_456(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_457(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_115(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_125(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_339(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_351(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_354(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_113(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_tx_fifo_block(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_508(fast)
-- Optimizing module design_uart_dlmb_v10_0(fast)
-- Optimizing module design_uart_ilmb_v10_0(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_address_decoder(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_195(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_404(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_71(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_408(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_187(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_494(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_498(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_503(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_517(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_333(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_336(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_348(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_axi_lite_ipif(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_511(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_93(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_123(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_541(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_433(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_440(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_75(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_171(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module unisims_ver.CARRY4(fast)
-- Optimizing module unisims_ver.IBUF(fast__1)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_10(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_535(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_411(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_412(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_413(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_414(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_415(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_416(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_417(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_418(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_419(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_420(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_421(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_422(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_423(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_424(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_425(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_69(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_73(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_60(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_543(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_434(fast)
-- Optimizing module design_uart_mdm_1_0_MB_BUFG(fast)
-- Optimizing module unisims_ver.GND(fast)
-- Optimizing module unisims_ver.VCC(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_490(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_583(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_405(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_406(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_407(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_409(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_410(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_122(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_124(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_126(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_128(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_130(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_132(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_134(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_136(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_138(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_140(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_142(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_144(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_146(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_148(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_150(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_152(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_154(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_156(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_158(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_160(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_162(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_164(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_166(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_168(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_170(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_172(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_174(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_176(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_178(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_180(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_182(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_184(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_186(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_188(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_190(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_192(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_194(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_196(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_198(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_200(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_202(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_204(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_206(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_94(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_vec(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MULT_AND(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_AND2B1L(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_177(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_191(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_57(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_26(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_27(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_28(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT4(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_458(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_459(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_460(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_461(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_462(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_463(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_464(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_465(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_466(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_467(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_468(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_469(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_470(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_471(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_472(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_473(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_474(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_475(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_476(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_477(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_478(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_479(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_480(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_481(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_482(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_483(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_484(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_485(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_486(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_487(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_488(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_489(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_59(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_62(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_63(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_65(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_66(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_67(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_79(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_85(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_87(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_89(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_77(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_81(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_83(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_42(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_44(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_84(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_3(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_4(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_5(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_6(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_8(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_9(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_11(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_12(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_13(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_14(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_15(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_16(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_multiplexor(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_313(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_316(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_319(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_322(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_325(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_328(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_331(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_334(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_337(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_340(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_343(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_346(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_349(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_352(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_355(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_358(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_361(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_364(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_367(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_370(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_373(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_376(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_379(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_382(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_385(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_388(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_391(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_394(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_397(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_400(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_403(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_117(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_127(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_133(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_165(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized12(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_582(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_579(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_577(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_575(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_571(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_569(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_567(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_563(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_561(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_559(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_557(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_553(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_533(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_531(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_529(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_525(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_523(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_521(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_312(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_315(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_321(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_324(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_327(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_342(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_360(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_363(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_366(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_372(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_375(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_378(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_381(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_384(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_390(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_393(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_396(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_402(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_116(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_118(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_120(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_78(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_86(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_108(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_107(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_105(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_104(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_103(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_102(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_100(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_32(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_34(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_36(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_40(fast)
Optimized design name is dti_uart_top_opt
End time: 15:45:50 on Apr 24,2024, Elapsed time: 0:00:05
Errors: 0, Warnings: 5
INFO: [USF-Questa-69] 'elaborate' step finished in '5' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
Program launched (PID=215994)
launch_simulation: Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 8816.965 ; gain = 320.070 ; free physical = 207059 ; free virtual = 248875
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:54 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 15:48:54 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:55 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 15:48:55 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:55 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 15:48:55 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:55 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 15:48:56 on Apr 24,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:56 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 15:48:56 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:56 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 15:48:56 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:56 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 15:48:56 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:56 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 15:48:56 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:56 on Apr 24,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:48:56 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 15:48:57 on Apr 24,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 15:48:59 on Apr 24,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=217441)
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8816.965 ; gain = 0.000 ; free physical = 205817 ; free virtual = 248992
open_bd_design {/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:dti_uart:1.0 [get_ips  design_uart_dti_uart_0_0] -log ip_upgrade.log
Upgrading '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_dti_uart_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_uart_dti_uart_0_0 (dti_uart_v1_0 1.0) from revision 13 to revision 15
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_cpu(clk) and /dti_uart_0_upgraded_ipi/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_1_100M/peripheral_aresetn(rst) and /dti_uart_0_upgraded_ipi/presetn(undef)
Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_uart_dti_uart_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dti_uart_0/pstrb

Wrote  : </new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/sim/design_uart.v
VHDL Output written to : /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart.hwh
Generated Block Design Tcl file /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/hw_handoff/design_uart_bd.tcl
Generated Hardware Definition File /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/synth/design_uart.hwdef
catch { config_ip_cache -export [get_ips -all design_uart_dti_uart_0_0] }
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
launch_runs -jobs 80 design_uart_dti_uart_0_0_synth_1
[Wed Apr 24 16:33:34 2024] Launched design_uart_dti_uart_0_0_synth_1...
Run output will be captured here: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/design_uart_dti_uart_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_uart' - hence not re-generating.
export_ip_user_files -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd]
export_simulation -of_objects [get_files /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/design_uart.bd] -directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/sim_scripts -ip_user_files_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files -ipstatic_source_dir /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/modelsim} {questa=/new_data6/workspace/huyvq0/xil_questa_lib2018} {ies=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/ies} {xcelium=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/xcelium} {vcs=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/vcs} {riviera=/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/.nfs00000000054978eb00000069
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:24 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:37:25 on Apr 24,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:25 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:37:25 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:25 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 16:37:25 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:25 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:37:26 on Apr 24,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:26 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:37:26 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:26 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:37:26 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:27 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:37:27 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:27 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:37:27 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:27 on Apr 24,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:37:27 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:37:27 on Apr 24,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(54): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 16:37:30 on Apr 24,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=237902)
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9169.133 ; gain = 0.000 ; free physical = 200668 ; free virtual = 248636
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 80
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Apr 24 16:43:31 2024] Launched synth_1...
Run output will be captured here: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/synth_1/runme.log
[Wed Apr 24 16:43:31 2024] Launched impl_1...
Run output will be captured here: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/impl_1/runme.log
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/.nfs00000000054978eb00000069
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:26 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:50:26 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:26 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 16:50:26 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:26 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 16:50:26 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:26 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 16:50:26 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:26 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:50:27 on Apr 24,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:27 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 16:50:27 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:27 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:50:27 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:27 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:50:27 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:27 on Apr 24,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:50:27 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 16:50:28 on Apr 24,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module glbl(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
Optimized design name is dti_uart_top_opt
End time: 16:50:30 on Apr 24,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=308212)
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9169.133 ; gain = 0.000 ; free physical = 198844 ; free virtual = 247351
file copy -force /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.runs/impl_1/design_uart_wrapper.sysdef /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf

reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/design_uart_axi_apb_bridge_0_0.dcp' for cell 'design_uart_i/axi_apb_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.dcp' for cell 'design_uart_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.dcp' for cell 'design_uart_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dti_uart_0_0/design_uart_dti_uart_0_0.dcp' for cell 'design_uart_i/dti_uart_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.dcp' for cell 'design_uart_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.dcp' for cell 'design_uart_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.dcp' for cell 'design_uart_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_xbar_0/design_uart_xbar_0.dcp' for cell 'design_uart_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/design_uart_dlmb_bram_if_cntlr_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/design_uart_ilmb_bram_if_cntlr_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_lmb_bram_0/design_uart_lmb_bram_0.dcp' for cell 'design_uart_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.xdc] for cell 'design_uart_i/microblaze_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_microblaze_0_0/design_uart_microblaze_0_0.xdc] for cell 'design_uart_i/microblaze_0/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc] for cell 'design_uart_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc:50]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_mdm_1_0/design_uart_mdm_1_0.xdc] for cell 'design_uart_i/mdm_1/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_board.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_board.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.xdc] for cell 'design_uart_i/clk_wiz_1/inst'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/design_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'design_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_dlmb_v10_0/design_uart_dlmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_ilmb_v10_0/design_uart_ilmb_v10_0.xdc] for cell 'design_uart_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0_board.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0_board.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/sources_1/bd/design_uart/ip/design_uart_axi_uart16550_0_0/design_uart_axi_uart16550_0_0.xdc] for cell 'design_uart_i/axi_uart16550_0/U0'
Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc]
Finished Parsing XDC File [/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.srcs/constrs_1/new/pin_io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_uart_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 9169.133 ; gain = 0.000 ; free physical = 201104 ; free virtual = 249575
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa/dti_uart_top_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa/dti_uart_top_func_synth.v
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:02:47 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" dti_uart_top_func_synth.v ../../../../../../../../sim/libs/uart_rx.v ../../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart
-- Compiling module design_uart_axi_apb_bridge_0_0
-- Compiling module design_uart_axi_apb_bridge_0_0_apb_mif
-- Compiling module design_uart_axi_apb_bridge_0_0_axi_apb_bridge
-- Compiling module design_uart_axi_apb_bridge_0_0_axilite_sif
-- Compiling module design_uart_axi_apb_bridge_0_0_multiplexor
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module design_uart_axi_uart16550_0_0
-- Compiling module design_uart_axi_uart16550_0_0_address_decoder
-- Compiling module design_uart_axi_uart16550_0_0_axi_lite_ipif
-- Compiling module design_uart_axi_uart16550_0_0_axi_uart16550
-- Compiling module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f
-- Compiling module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f_0
-- Compiling module design_uart_axi_uart16550_0_0_dynshreg_f
-- Compiling module design_uart_axi_uart16550_0_0_dynshreg_f__parameterized0
-- Compiling module design_uart_axi_uart16550_0_0_ipic_if
-- Compiling module design_uart_axi_uart16550_0_0_rx16550
-- Compiling module design_uart_axi_uart16550_0_0_rx_fifo_block
-- Compiling module design_uart_axi_uart16550_0_0_rx_fifo_control
-- Compiling module design_uart_axi_uart16550_0_0_slave_attachment
-- Compiling module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f
-- Compiling module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0
-- Compiling module design_uart_axi_uart16550_0_0_tx16550
-- Compiling module design_uart_axi_uart16550_0_0_tx_fifo_block
-- Compiling module design_uart_axi_uart16550_0_0_uart16550
-- Compiling module design_uart_axi_uart16550_0_0_xuart
-- Compiling module design_uart_axi_uart16550_0_0_xuart_tx_load_sm
-- Compiling module design_uart_clk_wiz_1_0
-- Compiling module design_uart_clk_wiz_1_0_design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_dlmb_bram_if_cntlr_0
-- Compiling module design_uart_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Compiling module design_uart_dlmb_v10_0
-- Compiling module design_uart_dlmb_v10_0_lmb_v10
-- Compiling module design_uart_dti_uart_0_0
-- Compiling module design_uart_dti_uart_0_0_baudrate_gen
-- Compiling module design_uart_dti_uart_0_0_dti_uart
-- Compiling module design_uart_dti_uart_0_0_rb_regs
-- Compiling module design_uart_dti_uart_0_0_receiver
-- Compiling module design_uart_dti_uart_0_0_register_block
-- Compiling module design_uart_dti_uart_0_0_transmitter
-- Compiling module design_uart_ilmb_bram_if_cntlr_0
-- Compiling module design_uart_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Compiling module design_uart_ilmb_v10_0
-- Compiling module design_uart_ilmb_v10_0__lmb_v10
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart_mdm_1_0
-- Compiling module design_uart_mdm_1_0_JTAG_CONTROL
-- Compiling module design_uart_mdm_1_0_MB_BSCANE2
-- Compiling module design_uart_mdm_1_0_MB_BUFG
-- Compiling module design_uart_mdm_1_0_MB_FDC_1
-- Compiling module design_uart_mdm_1_0_MB_FDRE_1
-- Compiling module design_uart_mdm_1_0_MB_SRL16E
-- Compiling module design_uart_mdm_1_0_MB_SRL16E__parameterized1
-- Compiling module design_uart_mdm_1_0_MB_SRL16E__parameterized3
-- Compiling module design_uart_mdm_1_0_MB_SRL16E__parameterized5
-- Compiling module design_uart_mdm_1_0_MDM
-- Compiling module design_uart_mdm_1_0_MDM_Core
-- Compiling module design_uart_microblaze_0_0
-- Compiling module design_uart_rst_clk_wiz_1_100M_0
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_cdc_sync
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_cdc_sync_0
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_lpf
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_proc_sys_reset
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_sequence_psr
-- Compiling module design_uart_rst_clk_wiz_1_100M_0_upcnt_n
-- Compiling module design_uart_wrapper
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_axi_crossbar
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_crossbar_sasd
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_decerr_slave
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter
-- Compiling module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter__parameterized0
-- Compiling module design_uart_xbar_0_axi_register_slice_v2_1_16_axic_register_slice
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_generic_cstr
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_mux
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_mux__parameterized0
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized0
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized1
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized10
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized11
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized12
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized13
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized14
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized15
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized16
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized17
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized18
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized19
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized2
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized20
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized21
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized22
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized23
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized24
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized25
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized26
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized27
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized28
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized29
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized3
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized30
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized31
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized32
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized33
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized34
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized35
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized36
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized37
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized38
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized39
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized4
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized40
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized41
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized42
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized43
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized44
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized45
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized46
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized47
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized48
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized49
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized5
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized50
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized51
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized52
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized53
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized54
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized55
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized56
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized57
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized58
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized59
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized6
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized60
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized61
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized62
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized7
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized8
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized9
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized15
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized16
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized17
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized18
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized19
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized20
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized21
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized22
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized23
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized24
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized25
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized26
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized27
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized28
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized29
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized30
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized31
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized32
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized33
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized34
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized35
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized36
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized37
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized38
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized39
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized40
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized41
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized42
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized43
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized44
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized45
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized46
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized47
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized48
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized49
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized50
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized51
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized52
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized53
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized54
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized55
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized56
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized57
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized58
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized59
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized60
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized61
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized62
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_top
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1
-- Compiling module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1_synth
-- Compiling module design_uart_microblaze_0_0_ALU
-- Compiling module design_uart_microblaze_0_0_ALU_Bit
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_491
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_492
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_493
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_494
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_495
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_496
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_497
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_498
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_499
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_500
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_501
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_502
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_503
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_504
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_505
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_506
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_507
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_508
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_509
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_510
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_511
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_512
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_513
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_514
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_515
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_516
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_517
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_518
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_519
-- Compiling module design_uart_microblaze_0_0_ALU_Bit_520
-- Compiling module design_uart_microblaze_0_0_ALU_Bit__parameterized2
-- Compiling module design_uart_microblaze_0_0_Byte_Doublet_Handle_gti
-- Compiling module design_uart_microblaze_0_0_DAXI_interface
-- Compiling module design_uart_microblaze_0_0_Data_Flow_Logic
-- Compiling module design_uart_microblaze_0_0_Data_Flow_gti
-- Compiling module design_uart_microblaze_0_0_Debug
-- Compiling module design_uart_microblaze_0_0_Decode_gti
-- Compiling module design_uart_microblaze_0_0_MB_AND2B1L
-- Compiling module design_uart_microblaze_0_0_MB_FDE
-- Compiling module design_uart_microblaze_0_0_MB_FDE_313
-- Compiling module design_uart_microblaze_0_0_MB_FDE_316
-- Compiling module design_uart_microblaze_0_0_MB_FDE_319
-- Compiling module design_uart_microblaze_0_0_MB_FDE_322
-- Compiling module design_uart_microblaze_0_0_MB_FDE_325
-- Compiling module design_uart_microblaze_0_0_MB_FDE_328
-- Compiling module design_uart_microblaze_0_0_MB_FDE_331
-- Compiling module design_uart_microblaze_0_0_MB_FDE_334
-- Compiling module design_uart_microblaze_0_0_MB_FDE_337
-- Compiling module design_uart_microblaze_0_0_MB_FDE_340
-- Compiling module design_uart_microblaze_0_0_MB_FDE_343
-- Compiling module design_uart_microblaze_0_0_MB_FDE_346
-- Compiling module design_uart_microblaze_0_0_MB_FDE_349
-- Compiling module design_uart_microblaze_0_0_MB_FDE_352
-- Compiling module design_uart_microblaze_0_0_MB_FDE_355
-- Compiling module design_uart_microblaze_0_0_MB_FDE_358
-- Compiling module design_uart_microblaze_0_0_MB_FDE_361
-- Compiling module design_uart_microblaze_0_0_MB_FDE_364
-- Compiling module design_uart_microblaze_0_0_MB_FDE_367
-- Compiling module design_uart_microblaze_0_0_MB_FDE_370
-- Compiling module design_uart_microblaze_0_0_MB_FDE_373
-- Compiling module design_uart_microblaze_0_0_MB_FDE_376
-- Compiling module design_uart_microblaze_0_0_MB_FDE_379
-- Compiling module design_uart_microblaze_0_0_MB_FDE_382
-- Compiling module design_uart_microblaze_0_0_MB_FDE_385
-- Compiling module design_uart_microblaze_0_0_MB_FDE_388
-- Compiling module design_uart_microblaze_0_0_MB_FDE_391
-- Compiling module design_uart_microblaze_0_0_MB_FDE_394
-- Compiling module design_uart_microblaze_0_0_MB_FDE_397
-- Compiling module design_uart_microblaze_0_0_MB_FDE_400
-- Compiling module design_uart_microblaze_0_0_MB_FDE_403
-- Compiling module design_uart_microblaze_0_0_MB_FDR
-- Compiling module design_uart_microblaze_0_0_MB_FDRE
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_458
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_459
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_460
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_461
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_462
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_463
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_464
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_465
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_466
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_467
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_468
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_469
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_470
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_471
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_472
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_473
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_474
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_475
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_476
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_477
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_478
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_479
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_480
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_481
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_482
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_483
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_484
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_485
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_486
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_487
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_488
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_489
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_68
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_69
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_70
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_71
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_72
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_73
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_74
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_75
-- Compiling module design_uart_microblaze_0_0_MB_FDRE_76
-- Compiling module design_uart_microblaze_0_0_MB_FDR_114
-- Compiling module design_uart_microblaze_0_0_MB_FDR_115
-- Compiling module design_uart_microblaze_0_0_MB_FDR_117
-- Compiling module design_uart_microblaze_0_0_MB_FDR_119
-- Compiling module design_uart_microblaze_0_0_MB_FDR_121
-- Compiling module design_uart_microblaze_0_0_MB_FDR_123
-- Compiling module design_uart_microblaze_0_0_MB_FDR_125
-- Compiling module design_uart_microblaze_0_0_MB_FDR_127
-- Compiling module design_uart_microblaze_0_0_MB_FDR_129
-- Compiling module design_uart_microblaze_0_0_MB_FDR_131
-- Compiling module design_uart_microblaze_0_0_MB_FDR_133
-- Compiling module design_uart_microblaze_0_0_MB_FDR_135
-- Compiling module design_uart_microblaze_0_0_MB_FDR_137
-- Compiling module design_uart_microblaze_0_0_MB_FDR_139
-- Compiling module design_uart_microblaze_0_0_MB_FDR_141
-- Compiling module design_uart_microblaze_0_0_MB_FDR_143
-- Compiling module design_uart_microblaze_0_0_MB_FDR_145
-- Compiling module design_uart_microblaze_0_0_MB_FDR_147
-- Compiling module design_uart_microblaze_0_0_MB_FDR_149
-- Compiling module design_uart_microblaze_0_0_MB_FDR_151
-- Compiling module design_uart_microblaze_0_0_MB_FDR_153
-- Compiling module design_uart_microblaze_0_0_MB_FDR_155
-- Compiling module design_uart_microblaze_0_0_MB_FDR_157
-- Compiling module design_uart_microblaze_0_0_MB_FDR_159
-- Compiling module design_uart_microblaze_0_0_MB_FDR_161
-- Compiling module design_uart_microblaze_0_0_MB_FDR_163
-- Compiling module design_uart_microblaze_0_0_MB_FDR_165
-- Compiling module design_uart_microblaze_0_0_MB_FDR_167
-- Compiling module design_uart_microblaze_0_0_MB_FDR_169
-- Compiling module design_uart_microblaze_0_0_MB_FDR_171
-- Compiling module design_uart_microblaze_0_0_MB_FDR_173
-- Compiling module design_uart_microblaze_0_0_MB_FDR_175
-- Compiling module design_uart_microblaze_0_0_MB_FDR_177
-- Compiling module design_uart_microblaze_0_0_MB_FDR_179
-- Compiling module design_uart_microblaze_0_0_MB_FDR_181
-- Compiling module design_uart_microblaze_0_0_MB_FDR_183
-- Compiling module design_uart_microblaze_0_0_MB_FDR_185
-- Compiling module design_uart_microblaze_0_0_MB_FDR_187
-- Compiling module design_uart_microblaze_0_0_MB_FDR_189
-- Compiling module design_uart_microblaze_0_0_MB_FDR_191
-- Compiling module design_uart_microblaze_0_0_MB_FDR_193
-- Compiling module design_uart_microblaze_0_0_MB_FDR_195
-- Compiling module design_uart_microblaze_0_0_MB_FDR_197
-- Compiling module design_uart_microblaze_0_0_MB_FDR_199
-- Compiling module design_uart_microblaze_0_0_MB_FDR_201
-- Compiling module design_uart_microblaze_0_0_MB_FDR_203
-- Compiling module design_uart_microblaze_0_0_MB_FDR_205
-- Compiling module design_uart_microblaze_0_0_MB_FDR_207
-- Compiling module design_uart_microblaze_0_0_MB_FDR_208
-- Compiling module design_uart_microblaze_0_0_MB_FDR_210
-- Compiling module design_uart_microblaze_0_0_MB_FDR_212
-- Compiling module design_uart_microblaze_0_0_MB_FDR_214
-- Compiling module design_uart_microblaze_0_0_MB_FDR_216
-- Compiling module design_uart_microblaze_0_0_MB_FDR_218
-- Compiling module design_uart_microblaze_0_0_MB_FDR_220
-- Compiling module design_uart_microblaze_0_0_MB_FDR_222
-- Compiling module design_uart_microblaze_0_0_MB_FDR_224
-- Compiling module design_uart_microblaze_0_0_MB_FDR_226
-- Compiling module design_uart_microblaze_0_0_MB_FDR_228
-- Compiling module design_uart_microblaze_0_0_MB_FDR_230
-- Compiling module design_uart_microblaze_0_0_MB_FDR_232
-- Compiling module design_uart_microblaze_0_0_MB_FDR_234
-- Compiling module design_uart_microblaze_0_0_MB_FDR_236
-- Compiling module design_uart_microblaze_0_0_MB_FDR_238
-- Compiling module design_uart_microblaze_0_0_MB_FDR_240
-- Compiling module design_uart_microblaze_0_0_MB_FDR_242
-- Compiling module design_uart_microblaze_0_0_MB_FDR_244
-- Compiling module design_uart_microblaze_0_0_MB_FDR_246
-- Compiling module design_uart_microblaze_0_0_MB_FDR_248
-- Compiling module design_uart_microblaze_0_0_MB_FDR_250
-- Compiling module design_uart_microblaze_0_0_MB_FDR_252
-- Compiling module design_uart_microblaze_0_0_MB_FDR_254
-- Compiling module design_uart_microblaze_0_0_MB_FDR_256
-- Compiling module design_uart_microblaze_0_0_MB_FDR_258
-- Compiling module design_uart_microblaze_0_0_MB_FDR_260
-- Compiling module design_uart_microblaze_0_0_MB_FDR_262
-- Compiling module design_uart_microblaze_0_0_MB_FDR_264
-- Compiling module design_uart_microblaze_0_0_MB_FDR_266
-- Compiling module design_uart_microblaze_0_0_MB_FDR_268
-- Compiling module design_uart_microblaze_0_0_MB_FDR_270
-- Compiling module design_uart_microblaze_0_0_MB_FDR_303
-- Compiling module design_uart_microblaze_0_0_MB_FDR_304
-- Compiling module design_uart_microblaze_0_0_MB_FDR_305
-- Compiling module design_uart_microblaze_0_0_MB_FDR_306
-- Compiling module design_uart_microblaze_0_0_MB_FDR_307
-- Compiling module design_uart_microblaze_0_0_MB_FDR_308
-- Compiling module design_uart_microblaze_0_0_MB_FDS
-- Compiling module design_uart_microblaze_0_0_MB_LUT4
-- Compiling module design_uart_microblaze_0_0_MB_LUT6
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_116
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_118
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_120
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_522
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_524
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_526
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_528
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_530
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_532
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_534
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_536
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_538
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_540
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_542
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_544
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_546
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_548
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_550
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_552
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_554
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_556
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_558
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_560
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_562
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_564
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_566
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_568
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_570
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_572
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_574
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_576
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_578
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2_580
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized1
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_10
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_11
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_12
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_13
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_14
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_15
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_16
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_2
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_3
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_4
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_5
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_6
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_7
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_8
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_9
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_311
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_314
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_317
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_320
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_323
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_326
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_329
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_332
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_335
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_338
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_341
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_344
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_347
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_350
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_353
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_356
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_359
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_362
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_365
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_368
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_371
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_374
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_377
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_380
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_383
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_386
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_389
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_392
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_395
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_398
-- Compiling module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_401
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_78
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_80
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_82
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_84
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized10_86
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized12
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized2
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized4
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized6
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_77
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_79
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_81
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_83
-- Compiling module design_uart_microblaze_0_0_MB_LUT6__parameterized8_85
-- Compiling module design_uart_microblaze_0_0_MB_MULT_AND
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_100
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_101
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_102
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_103
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_104
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_105
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_106
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_107
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_108
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_109
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_110
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_111
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_112
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_113
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_301
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_302
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_309
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_31
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_32
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_34
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_36
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_38
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_40
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_404
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_405
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_406
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_407
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_408
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_409
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_410
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_42
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_44
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_46
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_490
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_583
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_92
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_93
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_94
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_95
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_96
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_97
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_98
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_99
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_272
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_273
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_274
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_275
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_276
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_277
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_278
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_279
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_280
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_281
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_282
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_283
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_284
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_285
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_286
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_287
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_288
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_289
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_290
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_291
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_292
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_293
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_294
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_295
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_296
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_297
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_298
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_299
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_300
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_310
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_312
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_315
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_318
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_321
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_324
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_327
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_330
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_333
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_336
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_339
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_342
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_345
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_348
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_351
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_354
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_357
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_360
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_363
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_366
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_369
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_372
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_375
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_378
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_381
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_384
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_387
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_390
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_393
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_396
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_399
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_402
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_521
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_523
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_525
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_527
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_529
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_531
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_533
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_535
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_537
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_539
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_541
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_543
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_545
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_547
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_549
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_551
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_553
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_555
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_557
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_559
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_561
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_563
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_565
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_567
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_569
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_571
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_573
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_575
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_577
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_579
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_581
-- Compiling module design_uart_microblaze_0_0_MB_MUXCY_XORCY_582
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_122
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_124
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_126
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_128
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_130
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_132
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_134
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_136
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_138
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_140
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_142
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_144
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_146
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_148
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_150
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_152
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_154
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_156
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_158
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_160
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_162
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_164
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_166
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_168
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_170
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_172
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_174
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_176
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_178
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_180
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_182
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_184
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_186
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_188
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_190
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_192
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_194
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_196
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_198
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_200
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_202
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_204
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_206
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_209
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_211
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_213
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_215
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_217
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_219
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_221
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_223
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_225
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_227
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_229
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_231
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_233
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_235
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_237
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_239
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_241
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_243
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_245
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_247
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_249
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_251
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_253
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_255
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_257
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_259
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_261
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_263
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_265
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_267
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_269
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_271
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_426
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_427
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_428
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_429
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_430
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_431
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_432
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_433
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_434
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_435
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_436
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_437
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_438
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_439
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_440
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_441
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_442
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_443
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_444
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_445
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_446
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_447
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_448
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_449
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_450
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_451
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_452
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_453
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_454
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_455
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_456
-- Compiling module design_uart_microblaze_0_0_MB_MUXF7_457
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_411
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_412
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_413
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_414
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_415
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_416
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_417
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_418
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_419
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_420
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_421
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_422
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_423
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_424
-- Compiling module design_uart_microblaze_0_0_MB_RAM32M_425
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_17
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_18
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_19
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_20
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_23
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_24
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized3
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized3_21
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized5
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized5_22
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized7
-- Compiling module design_uart_microblaze_0_0_MB_SRL16E__parameterized9
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_33
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_35
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_37
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_39
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_41
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_43
-- Compiling module design_uart_microblaze_0_0_MB_SRLC16E_45
-- Compiling module design_uart_microblaze_0_0_MicroBlaze
-- Compiling module design_uart_microblaze_0_0_MicroBlaze_Core
-- Compiling module design_uart_microblaze_0_0_MicroBlaze_GTi
-- Compiling module design_uart_microblaze_0_0_Operand_Select_gti
-- Compiling module design_uart_microblaze_0_0_PC_Module_gti
-- Compiling module design_uart_microblaze_0_0_PreFetch_Buffer_gti
-- Compiling module design_uart_microblaze_0_0_Register_File_gti
-- Compiling module design_uart_microblaze_0_0_Shift_Logic_Module_gti
-- Compiling module design_uart_microblaze_0_0_Zero_Detect_gti
-- Compiling module design_uart_microblaze_0_0_address_hit
-- Compiling module design_uart_microblaze_0_0_carry_and
-- Compiling module design_uart_microblaze_0_0_carry_and_58
-- Compiling module design_uart_microblaze_0_0_carry_and_59
-- Compiling module design_uart_microblaze_0_0_carry_and_60
-- Compiling module design_uart_microblaze_0_0_carry_and_61
-- Compiling module design_uart_microblaze_0_0_carry_and_62
-- Compiling module design_uart_microblaze_0_0_carry_and_63
-- Compiling module design_uart_microblaze_0_0_carry_and_64
-- Compiling module design_uart_microblaze_0_0_carry_and_65
-- Compiling module design_uart_microblaze_0_0_carry_and_66
-- Compiling module design_uart_microblaze_0_0_carry_and_67
-- Compiling module design_uart_microblaze_0_0_carry_and_87
-- Compiling module design_uart_microblaze_0_0_carry_and_88
-- Compiling module design_uart_microblaze_0_0_carry_and_89
-- Compiling module design_uart_microblaze_0_0_carry_and_90
-- Compiling module design_uart_microblaze_0_0_carry_or
-- Compiling module design_uart_microblaze_0_0_carry_or_91
-- Compiling module design_uart_microblaze_0_0_exception_registers_gti
-- Compiling module design_uart_microblaze_0_0_instr_mux
-- Compiling module design_uart_microblaze_0_0_jump_logic
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_0
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_1
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_47
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_48
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_49
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_50
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_51
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_52
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_53
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_54
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_55
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit_56
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_25
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_26
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_27
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_28
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_57
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized4
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_29
-- Compiling module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_30
-- Compiling module design_uart_microblaze_0_0_mb_sync_vec
-- Compiling module design_uart_microblaze_0_0_mb_sync_vec__parameterized1
-- Compiling module design_uart_microblaze_0_0_msr_reg_gti
-- Compiling module design_uart_microblaze_0_0_mux_bus
-- Compiling module glbl
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_wrapper
	glbl
	uart_rx
	uart_tx
End time: 17:02:49 on Apr 24,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:02:49 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:02:49 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:02:50 on Apr 24,2024
vopt "+acc=npr" -L xil_defaultlib -L unisims_ver -L secureip -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module unisims_ver.IBUF
-- Loading module design_uart
-- Loading module design_uart_axi_apb_bridge_0_0
-- Loading module design_uart_axi_apb_bridge_0_0_axi_apb_bridge
-- Loading module design_uart_axi_apb_bridge_0_0_apb_mif
-- Loading module unisims_ver.LUT6
-- Loading module unisims_ver.FDSE
-- Loading module unisims_ver.FDRE
-- Loading module unisims_ver.LUT5
-- Loading module unisims_ver.LUT3
-- Loading UDP unisims_ver.x_lut3_mux8
-- Loading module unisims_ver.LUT4
-- Loading module design_uart_axi_apb_bridge_0_0_axilite_sif
-- Loading module unisims_ver.LUT1
-- Loading UDP unisims_ver.x_lut1_mux2
-- Loading module unisims_ver.LUT2
-- Loading UDP unisims_ver.x_lut2_mux4
-- Loading module unisims_ver.GND
-- Loading module design_uart_axi_apb_bridge_0_0_multiplexor
-- Loading module unisims_ver.VCC
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module design_uart_xbar_0
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_axi_crossbar
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_decerr_slave
-- Loading module design_uart_xbar_0_axi_register_slice_v2_1_16_axic_register_slice
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter__parameterized0
-- Loading module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter
-- Loading module design_uart_axi_uart16550_0_0
-- Loading module design_uart_axi_uart16550_0_0_axi_uart16550
-- Loading module design_uart_axi_uart16550_0_0_axi_lite_ipif
-- Loading module design_uart_axi_uart16550_0_0_slave_attachment
-- Loading module design_uart_axi_uart16550_0_0_address_decoder
-- Loading module design_uart_axi_uart16550_0_0_xuart
-- Loading module design_uart_axi_uart16550_0_0_ipic_if
-- Loading module design_uart_axi_uart16550_0_0_uart16550
-- Loading module design_uart_axi_uart16550_0_0_rx_fifo_block
-- Loading module design_uart_axi_uart16550_0_0_rx_fifo_control
-- Loading module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0
-- Loading module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f_0
-- Loading module design_uart_axi_uart16550_0_0_dynshreg_f__parameterized0
-- Loading module unisims_ver.SRL16E
-- Loading module design_uart_axi_uart16550_0_0_tx_fifo_block
-- Loading module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f
-- Loading module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f
-- Loading module design_uart_axi_uart16550_0_0_dynshreg_f
-- Loading module unisims_ver.ODDR
-- Loading module unisims_ver.CARRY4
-- Loading module design_uart_axi_uart16550_0_0_rx16550
-- Loading module unisims_ver.MUXF7
-- Loading module design_uart_axi_uart16550_0_0_tx16550
-- Loading module design_uart_axi_uart16550_0_0_xuart_tx_load_sm
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.BUFG
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module design_uart_dti_uart_0_0
-- Loading module design_uart_dti_uart_0_0_dti_uart
-- Loading module design_uart_dti_uart_0_0_baudrate_gen
-- Loading module unisims_ver.FDCE
-- Loading module design_uart_dti_uart_0_0_receiver
-- Loading module design_uart_dti_uart_0_0_register_block
-- Loading module design_uart_dti_uart_0_0_rb_regs
-- Loading module design_uart_dti_uart_0_0_transmitter
-- Loading module unisims_ver.FDPE
-- Loading module design_uart_mdm_1_0
-- Loading module design_uart_mdm_1_0_MDM
-- Loading module design_uart_mdm_1_0_MDM_Core
-- Loading module design_uart_mdm_1_0_JTAG_CONTROL
-- Loading module design_uart_mdm_1_0_MB_FDC_1
-- Loading module design_uart_mdm_1_0_MB_FDRE_1
-- Loading module design_uart_mdm_1_0_MB_SRL16E
-- Loading module design_uart_mdm_1_0_MB_SRL16E__parameterized1
-- Loading module design_uart_mdm_1_0_MB_SRL16E__parameterized3
-- Loading module design_uart_mdm_1_0_MB_SRL16E__parameterized5
-- Loading module design_uart_mdm_1_0_MB_BUFG
-- Loading module design_uart_mdm_1_0_MB_BSCANE2
-- Loading module unisims_ver.BSCANE2
-- Loading module design_uart_microblaze_0_0
-- Loading module design_uart_microblaze_0_0_MicroBlaze
-- Loading module design_uart_microblaze_0_0_MicroBlaze_Core
-- Loading module design_uart_microblaze_0_0_MicroBlaze_GTi
-- Loading module design_uart_microblaze_0_0_Data_Flow_gti
-- Loading module design_uart_microblaze_0_0_ALU
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_490
-- Loading module design_uart_microblaze_0_0_ALU_Bit__parameterized2
-- Loading module design_uart_microblaze_0_0_MB_LUT4
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized12
-- Loading module design_uart_microblaze_0_0_MB_MULT_AND
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_582
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_583
-- Loading module design_uart_microblaze_0_0_ALU_Bit
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_580
-- Loading module unisims_ver.LUT6_2
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_581
-- Loading module design_uart_microblaze_0_0_ALU_Bit_491
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_578
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_579
-- Loading module design_uart_microblaze_0_0_ALU_Bit_492
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_576
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_577
-- Loading module design_uart_microblaze_0_0_ALU_Bit_493
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_574
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_575
-- Loading module design_uart_microblaze_0_0_ALU_Bit_494
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_572
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_573
-- Loading module design_uart_microblaze_0_0_ALU_Bit_495
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_570
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_571
-- Loading module design_uart_microblaze_0_0_ALU_Bit_496
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_568
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_569
-- Loading module design_uart_microblaze_0_0_ALU_Bit_497
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_566
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_567
-- Loading module design_uart_microblaze_0_0_ALU_Bit_498
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_564
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_565
-- Loading module design_uart_microblaze_0_0_ALU_Bit_499
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_562
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_563
-- Loading module design_uart_microblaze_0_0_ALU_Bit_500
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_560
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_561
-- Loading module design_uart_microblaze_0_0_ALU_Bit_501
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_558
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_559
-- Loading module design_uart_microblaze_0_0_ALU_Bit_502
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_556
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_557
-- Loading module design_uart_microblaze_0_0_ALU_Bit_503
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_554
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_555
-- Loading module design_uart_microblaze_0_0_ALU_Bit_504
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_552
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_553
-- Loading module design_uart_microblaze_0_0_ALU_Bit_505
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_550
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_551
-- Loading module design_uart_microblaze_0_0_ALU_Bit_506
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_548
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_549
-- Loading module design_uart_microblaze_0_0_ALU_Bit_507
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_546
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_547
-- Loading module design_uart_microblaze_0_0_ALU_Bit_508
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_544
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_545
-- Loading module design_uart_microblaze_0_0_ALU_Bit_509
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_542
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_543
-- Loading module design_uart_microblaze_0_0_ALU_Bit_510
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_540
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_541
-- Loading module design_uart_microblaze_0_0_ALU_Bit_511
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_538
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_539
-- Loading module design_uart_microblaze_0_0_ALU_Bit_512
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_536
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_537
-- Loading module design_uart_microblaze_0_0_ALU_Bit_513
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_534
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_535
-- Loading module design_uart_microblaze_0_0_ALU_Bit_514
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_532
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_533
-- Loading module design_uart_microblaze_0_0_ALU_Bit_515
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_530
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_531
-- Loading module design_uart_microblaze_0_0_ALU_Bit_516
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_528
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_529
-- Loading module design_uart_microblaze_0_0_ALU_Bit_517
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_526
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_527
-- Loading module design_uart_microblaze_0_0_ALU_Bit_518
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_524
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_525
-- Loading module design_uart_microblaze_0_0_ALU_Bit_519
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2_522
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_523
-- Loading module design_uart_microblaze_0_0_ALU_Bit_520
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_521
-- Loading module design_uart_microblaze_0_0_Byte_Doublet_Handle_gti
-- Loading module design_uart_microblaze_0_0_Data_Flow_Logic
-- Loading module design_uart_microblaze_0_0_MB_FDRE_458
-- Loading module design_uart_microblaze_0_0_MB_FDRE_459
-- Loading module design_uart_microblaze_0_0_MB_FDRE_460
-- Loading module design_uart_microblaze_0_0_MB_FDRE_461
-- Loading module design_uart_microblaze_0_0_MB_FDRE_462
-- Loading module design_uart_microblaze_0_0_MB_FDRE_463
-- Loading module design_uart_microblaze_0_0_MB_FDRE_464
-- Loading module design_uart_microblaze_0_0_MB_FDRE_465
-- Loading module design_uart_microblaze_0_0_MB_FDRE_466
-- Loading module design_uart_microblaze_0_0_MB_FDRE_467
-- Loading module design_uart_microblaze_0_0_MB_FDRE_468
-- Loading module design_uart_microblaze_0_0_MB_FDRE_469
-- Loading module design_uart_microblaze_0_0_MB_FDRE_470
-- Loading module design_uart_microblaze_0_0_MB_FDRE_471
-- Loading module design_uart_microblaze_0_0_MB_FDRE_472
-- Loading module design_uart_microblaze_0_0_MB_FDRE_473
-- Loading module design_uart_microblaze_0_0_MB_FDRE_474
-- Loading module design_uart_microblaze_0_0_MB_FDRE_475
-- Loading module design_uart_microblaze_0_0_MB_FDRE_476
-- Loading module design_uart_microblaze_0_0_MB_FDRE_477
-- Loading module design_uart_microblaze_0_0_MB_FDRE_478
-- Loading module design_uart_microblaze_0_0_MB_FDRE_479
-- Loading module design_uart_microblaze_0_0_MB_FDRE_480
-- Loading module design_uart_microblaze_0_0_MB_FDRE_481
-- Loading module design_uart_microblaze_0_0_MB_FDRE_482
-- Loading module design_uart_microblaze_0_0_MB_FDRE_483
-- Loading module design_uart_microblaze_0_0_MB_FDRE_484
-- Loading module design_uart_microblaze_0_0_MB_FDRE_485
-- Loading module design_uart_microblaze_0_0_MB_FDRE_486
-- Loading module design_uart_microblaze_0_0_MB_FDRE_487
-- Loading module design_uart_microblaze_0_0_MB_FDRE_488
-- Loading module design_uart_microblaze_0_0_MB_FDRE_489
-- Loading module design_uart_microblaze_0_0_Operand_Select_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_426
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_427
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_428
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_429
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_430
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_431
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_432
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_433
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_434
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_435
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_436
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_437
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_438
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_439
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_440
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_441
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_442
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_443
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_444
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_445
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_446
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_447
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_448
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_449
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_450
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_451
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_452
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_453
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_454
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_455
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_456
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_457
-- Loading module design_uart_microblaze_0_0_Register_File_gti
-- Loading module design_uart_microblaze_0_0_MB_RAM32M
-- Loading module unisims_ver.RAM32M
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_411
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_412
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_413
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_414
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_415
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_416
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_417
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_418
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_419
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_420
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_421
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_422
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_423
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_424
-- Loading module design_uart_microblaze_0_0_MB_RAM32M_425
-- Loading module design_uart_microblaze_0_0_Shift_Logic_Module_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_301
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_302
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized1
-- Loading module design_uart_microblaze_0_0_Zero_Detect_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_404
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_405
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_406
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_407
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_408
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_409
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_410
-- Loading module design_uart_microblaze_0_0_exception_registers_gti
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_309
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_310
-- Loading module design_uart_microblaze_0_0_MB_FDE
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_311
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_312
-- Loading module design_uart_microblaze_0_0_MB_FDE_313
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_314
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_315
-- Loading module design_uart_microblaze_0_0_MB_FDE_316
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_317
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_318
-- Loading module design_uart_microblaze_0_0_MB_FDE_319
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_320
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_321
-- Loading module design_uart_microblaze_0_0_MB_FDE_322
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_323
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_324
-- Loading module design_uart_microblaze_0_0_MB_FDE_325
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_326
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_327
-- Loading module design_uart_microblaze_0_0_MB_FDE_328
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_329
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_330
-- Loading module design_uart_microblaze_0_0_MB_FDE_331
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_332
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_333
-- Loading module design_uart_microblaze_0_0_MB_FDE_334
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_335
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_336
-- Loading module design_uart_microblaze_0_0_MB_FDE_337
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_338
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_339
-- Loading module design_uart_microblaze_0_0_MB_FDE_340
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_341
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_342
-- Loading module design_uart_microblaze_0_0_MB_FDE_343
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_344
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_345
-- Loading module design_uart_microblaze_0_0_MB_FDE_346
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_347
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_348
-- Loading module design_uart_microblaze_0_0_MB_FDE_349
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_350
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_351
-- Loading module design_uart_microblaze_0_0_MB_FDE_352
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_353
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_354
-- Loading module design_uart_microblaze_0_0_MB_FDE_355
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_356
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_357
-- Loading module design_uart_microblaze_0_0_MB_FDE_358
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_359
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_360
-- Loading module design_uart_microblaze_0_0_MB_FDE_361
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_362
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_363
-- Loading module design_uart_microblaze_0_0_MB_FDE_364
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_365
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_366
-- Loading module design_uart_microblaze_0_0_MB_FDE_367
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_368
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_369
-- Loading module design_uart_microblaze_0_0_MB_FDE_370
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_371
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_372
-- Loading module design_uart_microblaze_0_0_MB_FDE_373
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_374
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_375
-- Loading module design_uart_microblaze_0_0_MB_FDE_376
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_377
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_378
-- Loading module design_uart_microblaze_0_0_MB_FDE_379
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_380
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_381
-- Loading module design_uart_microblaze_0_0_MB_FDE_382
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_383
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_384
-- Loading module design_uart_microblaze_0_0_MB_FDE_385
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_386
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_387
-- Loading module design_uart_microblaze_0_0_MB_FDE_388
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_389
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_390
-- Loading module design_uart_microblaze_0_0_MB_FDE_391
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_392
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_393
-- Loading module design_uart_microblaze_0_0_MB_FDE_394
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_395
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_396
-- Loading module design_uart_microblaze_0_0_MB_FDE_397
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_398
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_399
-- Loading module design_uart_microblaze_0_0_MB_FDE_400
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_401
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_402
-- Loading module design_uart_microblaze_0_0_MB_FDE_403
-- Loading module design_uart_microblaze_0_0_msr_reg_gti
-- Loading module design_uart_microblaze_0_0_MB_FDR_303
-- Loading module design_uart_microblaze_0_0_MB_FDR_304
-- Loading module design_uart_microblaze_0_0_MB_FDR_305
-- Loading module design_uart_microblaze_0_0_MB_FDR_306
-- Loading module design_uart_microblaze_0_0_MB_FDR_307
-- Loading module design_uart_microblaze_0_0_MB_FDR_308
-- Loading module design_uart_microblaze_0_0_Decode_gti
-- Loading module design_uart_microblaze_0_0_PC_Module_gti
-- Loading module design_uart_microblaze_0_0_MB_FDR_208
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_209
-- Loading module design_uart_microblaze_0_0_MB_FDR_210
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_211
-- Loading module design_uart_microblaze_0_0_MB_FDR_212
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_213
-- Loading module design_uart_microblaze_0_0_MB_FDR_214
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_215
-- Loading module design_uart_microblaze_0_0_MB_FDR_216
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_217
-- Loading module design_uart_microblaze_0_0_MB_FDR_218
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_219
-- Loading module design_uart_microblaze_0_0_MB_FDR_220
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_221
-- Loading module design_uart_microblaze_0_0_MB_FDR_222
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_223
-- Loading module design_uart_microblaze_0_0_MB_FDR_224
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_225
-- Loading module design_uart_microblaze_0_0_MB_FDR_226
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_227
-- Loading module design_uart_microblaze_0_0_MB_FDR_228
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_229
-- Loading module design_uart_microblaze_0_0_MB_FDR_230
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_231
-- Loading module design_uart_microblaze_0_0_MB_FDR_232
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_233
-- Loading module design_uart_microblaze_0_0_MB_FDR_234
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_235
-- Loading module design_uart_microblaze_0_0_MB_FDR_236
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_237
-- Loading module design_uart_microblaze_0_0_MB_FDR_238
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_239
-- Loading module design_uart_microblaze_0_0_MB_FDR_240
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_241
-- Loading module design_uart_microblaze_0_0_MB_FDR_242
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_243
-- Loading module design_uart_microblaze_0_0_MB_FDR_244
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_245
-- Loading module design_uart_microblaze_0_0_MB_FDR_246
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_247
-- Loading module design_uart_microblaze_0_0_MB_FDR_248
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_249
-- Loading module design_uart_microblaze_0_0_MB_FDR_250
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_251
-- Loading module design_uart_microblaze_0_0_MB_FDR_252
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_253
-- Loading module design_uart_microblaze_0_0_MB_FDR_254
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_255
-- Loading module design_uart_microblaze_0_0_MB_FDR_256
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_257
-- Loading module design_uart_microblaze_0_0_MB_FDR_258
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_259
-- Loading module design_uart_microblaze_0_0_MB_FDR_260
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_261
-- Loading module design_uart_microblaze_0_0_MB_FDR_262
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_263
-- Loading module design_uart_microblaze_0_0_MB_FDR_264
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_265
-- Loading module design_uart_microblaze_0_0_MB_FDR_266
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_267
-- Loading module design_uart_microblaze_0_0_MB_FDR_268
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_269
-- Loading module design_uart_microblaze_0_0_MB_FDR_270
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_271
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_272
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_273
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_274
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_275
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_276
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_277
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_278
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_279
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_280
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_281
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_282
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_283
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_284
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_285
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_286
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_287
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_288
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_289
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_290
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_291
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_292
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_293
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_294
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_295
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_296
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_297
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_298
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_299
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_XORCY_300
-- Loading module design_uart_microblaze_0_0_PreFetch_Buffer_gti
-- Loading module design_uart_microblaze_0_0_MB_FDR_114
-- Loading module design_uart_microblaze_0_0_MB_LUT6
-- Loading module design_uart_microblaze_0_0_MB_FDR_115
-- Loading module design_uart_microblaze_0_0_MB_LUT6_116
-- Loading module design_uart_microblaze_0_0_MB_FDR_117
-- Loading module design_uart_microblaze_0_0_MB_LUT6_118
-- Loading module design_uart_microblaze_0_0_MB_FDR_119
-- Loading module design_uart_microblaze_0_0_MB_LUT6_120
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized2
-- Loading module design_uart_microblaze_0_0_MB_MUXF7
-- Loading module design_uart_microblaze_0_0_MB_FDR_121
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_122
-- Loading module design_uart_microblaze_0_0_MB_FDR_123
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_124
-- Loading module design_uart_microblaze_0_0_MB_FDR_125
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_126
-- Loading module design_uart_microblaze_0_0_MB_FDR_127
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_128
-- Loading module design_uart_microblaze_0_0_MB_FDR_129
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_130
-- Loading module design_uart_microblaze_0_0_MB_FDR_131
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_132
-- Loading module design_uart_microblaze_0_0_MB_FDR_133
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_134
-- Loading module design_uart_microblaze_0_0_MB_FDR_135
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_136
-- Loading module design_uart_microblaze_0_0_MB_FDR_137
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_138
-- Loading module design_uart_microblaze_0_0_MB_FDR_139
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_140
-- Loading module design_uart_microblaze_0_0_MB_FDR_141
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_142
-- Loading module design_uart_microblaze_0_0_MB_FDR_143
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_144
-- Loading module design_uart_microblaze_0_0_MB_FDR_145
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_146
-- Loading module design_uart_microblaze_0_0_MB_FDR_147
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_148
-- Loading module design_uart_microblaze_0_0_MB_FDR_149
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_150
-- Loading module design_uart_microblaze_0_0_MB_FDR_151
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_152
-- Loading module design_uart_microblaze_0_0_MB_FDR_153
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_154
-- Loading module design_uart_microblaze_0_0_MB_FDR_155
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_156
-- Loading module design_uart_microblaze_0_0_MB_FDR_157
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_158
-- Loading module design_uart_microblaze_0_0_MB_FDR_159
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_160
-- Loading module design_uart_microblaze_0_0_MB_FDR_161
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_162
-- Loading module design_uart_microblaze_0_0_MB_FDR_163
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_164
-- Loading module design_uart_microblaze_0_0_MB_FDR_165
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_166
-- Loading module design_uart_microblaze_0_0_MB_FDR_167
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_168
-- Loading module design_uart_microblaze_0_0_MB_FDR_169
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_170
-- Loading module design_uart_microblaze_0_0_MB_FDR_171
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_172
-- Loading module design_uart_microblaze_0_0_MB_FDR_173
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_174
-- Loading module design_uart_microblaze_0_0_MB_FDR_175
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_176
-- Loading module design_uart_microblaze_0_0_MB_FDR_177
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_178
-- Loading module design_uart_microblaze_0_0_MB_FDR_179
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_180
-- Loading module design_uart_microblaze_0_0_MB_FDR_181
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_182
-- Loading module design_uart_microblaze_0_0_MB_FDR_183
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_184
-- Loading module design_uart_microblaze_0_0_MB_FDR_185
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_186
-- Loading module design_uart_microblaze_0_0_MB_FDR_187
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_188
-- Loading module design_uart_microblaze_0_0_MB_FDR_189
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_190
-- Loading module design_uart_microblaze_0_0_MB_FDR_191
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_192
-- Loading module design_uart_microblaze_0_0_MB_FDR_193
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_194
-- Loading module design_uart_microblaze_0_0_MB_FDR_195
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_196
-- Loading module design_uart_microblaze_0_0_MB_FDR_197
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_198
-- Loading module design_uart_microblaze_0_0_MB_FDR_199
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_200
-- Loading module design_uart_microblaze_0_0_MB_FDR_201
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_202
-- Loading module design_uart_microblaze_0_0_MB_FDR_203
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_204
-- Loading module design_uart_microblaze_0_0_MB_FDR_205
-- Loading module design_uart_microblaze_0_0_MB_MUXF7_206
-- Loading module design_uart_microblaze_0_0_MB_FDS
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized4
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized6
-- Loading module design_uart_microblaze_0_0_MB_FDR_207
-- Loading module design_uart_microblaze_0_0_carry_and
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_113
-- Loading module design_uart_microblaze_0_0_carry_and_58
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_112
-- Loading module design_uart_microblaze_0_0_carry_and_59
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_111
-- Loading module design_uart_microblaze_0_0_carry_and_60
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_110
-- Loading module design_uart_microblaze_0_0_carry_and_61
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_109
-- Loading module design_uart_microblaze_0_0_carry_and_62
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_108
-- Loading module design_uart_microblaze_0_0_carry_and_63
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_107
-- Loading module design_uart_microblaze_0_0_carry_and_64
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_106
-- Loading module design_uart_microblaze_0_0_carry_and_65
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_105
-- Loading module design_uart_microblaze_0_0_carry_and_66
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_104
-- Loading module design_uart_microblaze_0_0_carry_and_67
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_103
-- Loading module design_uart_microblaze_0_0_MB_FDRE
-- Loading module design_uart_microblaze_0_0_MB_FDRE_68
-- Loading module design_uart_microblaze_0_0_MB_FDRE_69
-- Loading module design_uart_microblaze_0_0_MB_FDRE_70
-- Loading module design_uart_microblaze_0_0_MB_FDRE_71
-- Loading module design_uart_microblaze_0_0_MB_FDRE_72
-- Loading module design_uart_microblaze_0_0_MB_FDRE_73
-- Loading module design_uart_microblaze_0_0_MB_FDRE_74
-- Loading module design_uart_microblaze_0_0_MB_FDRE_75
-- Loading module design_uart_microblaze_0_0_MB_FDRE_76
-- Loading module design_uart_microblaze_0_0_MB_FDR
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_77
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_78
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_79
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_80
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_81
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_82
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_83
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_84
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized8_85
-- Loading module design_uart_microblaze_0_0_MB_LUT6__parameterized10_86
-- Loading module design_uart_microblaze_0_0_carry_and_87
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_102
-- Loading module design_uart_microblaze_0_0_carry_and_88
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_101
-- Loading module design_uart_microblaze_0_0_carry_and_89
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_100
-- Loading module design_uart_microblaze_0_0_jump_logic
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_94
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_95
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_96
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_97
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_98
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_99
-- Loading module design_uart_microblaze_0_0_carry_and_90
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_93
-- Loading module design_uart_microblaze_0_0_carry_or_91
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_92
-- Loading module design_uart_microblaze_0_0_DAXI_interface
-- Loading module design_uart_microblaze_0_0_MB_AND2B1L
-- Loading module unisims_ver.AND2B1L
-- Loading module design_uart_microblaze_0_0_Debug
-- Loading module design_uart_microblaze_0_0_MB_SRL16E
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized7
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized9
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_17
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_18
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized3
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized5
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_19
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_20
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized3_21
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized5_22
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_23
-- Loading module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_24
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2
-- Loading module design_uart_microblaze_0_0_mb_sync_vec
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_57
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized4
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_25
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_26
-- Loading module design_uart_microblaze_0_0_mb_sync_vec__parameterized1
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_47
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_48
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_49
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_50
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_51
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_52
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_53
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_54
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_55
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_56
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_27
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_28
-- Loading module design_uart_microblaze_0_0_address_hit
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_31
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E
-- Loading module unisims_ver.SRLC16E
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_32
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_33
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_34
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_35
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_36
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_37
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_38
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_39
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_40
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_41
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_42
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_43
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_44
-- Loading module design_uart_microblaze_0_0_MB_SRLC16E_45
-- Loading module design_uart_microblaze_0_0_MB_MUXCY_46
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_29
-- Loading module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_30
-- Loading module design_uart_microblaze_0_0_instr_mux
-- Loading module design_uart_microblaze_0_0_mux_bus
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_2
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_3
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_4
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_5
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_6
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_7
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_8
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_9
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_10
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_11
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_12
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_13
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_14
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_15
-- Loading module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_16
-- Loading module design_uart_microblaze_0_0_carry_or
-- Loading module design_uart_microblaze_0_0_MB_MUXCY
-- Loading module design_uart_microblaze_0_0_mb_sync_bit
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_0
-- Loading module design_uart_microblaze_0_0_mb_sync_bit_1
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading module design_uart_dlmb_bram_if_cntlr_0
-- Loading module design_uart_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Loading module design_uart_dlmb_v10_0
-- Loading module design_uart_dlmb_v10_0_lmb_v10
-- Loading module design_uart_ilmb_bram_if_cntlr_0
-- Loading module design_uart_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr
-- Loading module design_uart_ilmb_v10_0
-- Loading module design_uart_ilmb_v10_0__lmb_v10
-- Loading module design_uart_lmb_bram_0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1_synth
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_top
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_generic_cstr
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_mux
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_mux__parameterized0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper
-- Loading module unisims_ver.RAMB36E1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized9
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized10
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized11
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized12
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized13
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized14
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized15
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized15
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized16
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized16
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized17
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized17
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized18
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized18
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized19
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized19
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized20
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized20
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized21
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized21
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized22
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized22
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized23
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized23
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized24
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized24
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized25
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized25
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized26
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized26
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized27
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized27
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized28
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized28
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized29
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized29
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized30
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized30
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized31
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized31
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized32
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized32
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized33
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized33
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized34
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized34
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized35
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized35
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized36
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized36
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized37
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized37
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized38
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized38
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized2
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized39
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized39
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized40
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized40
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized41
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized41
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized42
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized42
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized43
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized43
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized44
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized44
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized45
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized45
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized46
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized46
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized47
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized47
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized48
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized48
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized3
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized49
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized49
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized50
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized50
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized51
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized51
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized52
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized52
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized53
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized53
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized54
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized54
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized55
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized55
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized56
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized56
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized57
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized57
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized58
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized58
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized4
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized59
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized59
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized60
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized60
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized61
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized61
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized62
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized62
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized5
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized6
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized7
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized8
-- Loading module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8
-- Loading module design_uart_rst_clk_wiz_1_100M_0
-- Loading module design_uart_rst_clk_wiz_1_100M_0_proc_sys_reset
-- Loading module design_uart_rst_clk_wiz_1_100M_0_lpf
-- Loading module design_uart_rst_clk_wiz_1_100M_0_cdc_sync
-- Loading module design_uart_rst_clk_wiz_1_100M_0_cdc_sync_0
-- Loading module design_uart_rst_clk_wiz_1_100M_0_sequence_psr
-- Loading module design_uart_rst_clk_wiz_1_100M_0_upcnt_n
-- Loading module unisims_ver.OBUF
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module unisims_ver.RB36_INTERNAL_VLOG
Optimizing 998 design-units (inlining 0/857 module instances, 0/5265 cell instances, 868/868 UDP instances):
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_539(fast)
-- Optimizing module design_uart_mdm_1_0_MB_BSCANE2(fast)
-- Optimizing module design_uart_dlmb_v10_0_lmb_v10(fast)
-- Optimizing module design_uart_ilmb_v10_0__lmb_v10(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_512(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_101(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_95(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_507(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_xuart(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_301(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized9(fast)
-- Inlining UDP unisims_ver.x_lut3_mux8
-- Optimizing module unisims_ver.LUT3(fast)
-- Optimizing module unisims_ver.LUT3(fast__1)
-- Optimizing module unisims_ver.LUT3(fast__2)
-- Optimizing module unisims_ver.LUT3(fast__3)
-- Optimizing module unisims_ver.LUT3(fast__4)
-- Optimizing module unisims_ver.LUT3(fast__5)
-- Optimizing module unisims_ver.LUT3(fast__6)
-- Optimizing module unisims_ver.LUT3(fast__7)
-- Optimizing module unisims_ver.LUT3(fast__8)
-- Optimizing module unisims_ver.LUT3(fast__9)
-- Optimizing module unisims_ver.LUT3(fast__10)
-- Optimizing module unisims_ver.LUT3(fast__11)
-- Optimizing module unisims_ver.LUT3(fast__12)
-- Optimizing module unisims_ver.LUT3(fast__13)
-- Optimizing module unisims_ver.LUT3(fast__14)
-- Optimizing module unisims_ver.LUT3(fast__15)
-- Optimizing module unisims_ver.LUT3(fast__16)
-- Optimizing module unisims_ver.LUT3(fast__17)
-- Optimizing module unisims_ver.LUT3(fast__18)
-- Optimizing module unisims_ver.LUT3(fast__19)
-- Optimizing module unisims_ver.LUT3(fast__20)
-- Optimizing module unisims_ver.LUT3(fast__21)
-- Optimizing module unisims_ver.LUT3(fast__22)
-- Optimizing module unisims_ver.LUT3(fast__23)
-- Optimizing module unisims_ver.LUT3(fast__24)
-- Optimizing module unisims_ver.LUT3(fast__25)
-- Optimizing module unisims_ver.LUT3(fast__26)
-- Optimizing module unisims_ver.LUT3(fast__27)
-- Optimizing module unisims_ver.LUT3(fast__28)
-- Optimizing module unisims_ver.LUT3(fast__29)
-- Optimizing module unisims_ver.LUT3(fast__30)
-- Optimizing module unisims_ver.LUT3(fast__31)
-- Optimizing module unisims_ver.LUT3(fast__32)
-- Optimizing module unisims_ver.LUT3(fast__33)
-- Optimizing module unisims_ver.LUT3(fast__34)
-- Optimizing module unisims_ver.LUT3(fast__35)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_510(fast)
-- Optimizing module unisims_ver.LUT3(fast__36)
-- Optimizing module unisims_ver.LUT3(fast__37)
-- Optimizing module unisims_ver.LUT3(fast__38)
-- Optimizing module unisims_ver.LUT3(fast__39)
-- Optimizing module unisims_ver.LUT3(fast__40)
-- Optimizing module unisims_ver.LUT3(fast__41)
-- Optimizing module unisims_ver.LUT3(fast__42)
-- Optimizing module design_uart_microblaze_0_0_carry_and_58(fast)
-- Optimizing module unisims_ver.LUT3(fast__43)
-- Optimizing module unisims_ver.LUT3(fast__44)
-- Optimizing module unisims_ver.LUT3(fast__45)
-- Optimizing module unisims_ver.LUT3(fast__46)
-- Optimizing module unisims_ver.LUT3(fast__47)
-- Optimizing module unisims_ver.LUT3(fast__48)
-- Optimizing module unisims_ver.LUT3(fast__49)
-- Optimizing module unisims_ver.LUT3(fast__50)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_46(fast)
-- Optimizing module unisims_ver.LUT3(fast__51)
-- Optimizing module unisims_ver.LUT3(fast__52)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module glbl(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_74(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_61(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_106(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_31(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_38(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_509(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_513(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_upcnt_n(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_cdc_sync(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit__parameterized2(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_cdc_sync_0(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_505(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_506(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_rx_fifo_control(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_slave_attachment(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_axi_uart16550(fast)
-- Optimizing module design_uart_microblaze_0_0_address_hit(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_dynshreg_f__parameterized0(fast)
-- Optimizing module design_uart_microblaze_0_0_mux_bus(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_rx_fifo_block(fast)
-- Optimizing module design_uart_dti_uart_0_0_transmitter(fast)
-- Optimizing module unisims_ver.RAM32M(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_xuart_tx_load_sm(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f_0(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_sequence_psr(fast)
-- Optimizing module design_uart_microblaze_0_0_MicroBlaze_Core(fast)
-- Optimizing module unisims_ver.LUT4(fast)
-- Optimizing module design_uart_dti_uart_0_0_dti_uart(fast)
-- Optimizing module design_uart_clk_wiz_1_0_design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module unisims_ver.BSCANE2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_121(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_lpf(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_135(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_181(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_189(fast)
-- Optimizing module design_uart_microblaze_0_0_msr_reg_gti(fast)
-- Optimizing module unisims_ver.FDCE(fast)
-- Optimizing module unisims_ver.FDPE(fast)
-- Optimizing module unisims_ver.FDCE(fast__1)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_345(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module design_uart_dti_uart_0_0_register_block(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_537(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_ipic_if(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_cntr_incr_decr_addn_f(fast)
-- Optimizing module design_uart_microblaze_0_0_Zero_Detect_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_330(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_547(fast)
-- Optimizing module unisims_ver.FDSE(fast)
-- Optimizing module unisims_ver.FDRE(fast)
-- Optimizing module unisims_ver.FDRE(fast__1)
-- Optimizing module unisims_ver.FDRE(fast__2)
-- Optimizing module unisims_ver.FDSE(fast__1)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_vec__parameterized1(fast)
-- Optimizing module unisims_ver.SRLC16E(fast)
-- Optimizing module unisims_ver.SRL16E(fast)
-- Optimizing module design_uart_axi_uart16550_0_0(fast)
-- Optimizing module unisims_ver.SRL16E(fast__1)
-- Optimizing module unisims_ver.SRL16E(fast__2)
-- Optimizing module unisims_ver.SRL16E(fast__3)
-- Optimizing module unisims_ver.SRL16E(fast__4)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_197(fast)
-- Optimizing module unisims_ver.SRL16E(fast__5)
-- Optimizing module unisims_ver.SRL16E(fast__6)
-- Optimizing module unisims_ver.SRL16E(fast__7)
-- Optimizing module unisims_ver.SRL16E(fast__8)
-- Optimizing module unisims_ver.SRL16E(fast__9)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_112(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_dynshreg_f(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_109(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized62(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_309(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_207(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_274(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_278(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_283(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_287(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_291(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_295(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_299(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_581(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_573(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_565(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_555(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_527(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_318(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_357(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_369(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_387(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_399(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_110(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0_proc_sys_reset(fast)
-- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast)
-- Optimizing module unisims_ver.RB36_INTERNAL_VLOG(fast__1)
-- Optimizing module design_uart_mdm_1_0_MDM(fast)
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module design_uart_microblaze_0_0_Decode_gti(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_srl_fifo_rbu_f__parameterized0(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized39(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized40(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized41(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized42(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized43(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized44(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized45(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized46(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized47(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized48(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized3(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized49(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized50(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized51(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized52(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized53(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized54(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized55(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized56(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized57(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized58(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized4(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized59(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized60(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized62(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized5(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized6(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized7(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized8(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
-- Optimizing module unisims_ver.LUT6_2(fast)
-- Optimizing module unisims_ver.LUT6_2(fast__1)
-- Optimizing module unisims_ver.LUT6_2(fast__2)
-- Optimizing module unisims_ver.LUT6_2(fast__3)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_183(fast)
-- Optimizing module design_uart_dti_uart_0_0_rb_regs(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1(fast)
-- Optimizing module design_uart_mdm_1_0_MDM_Core(fast)
-- Optimizing module design_uart(fast)
-- Optimizing module unisims_ver.LUT5(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_apb_mif(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_tx16550(fast)
-- Optimizing module unisims_ver.LUT6(fast)
-- Optimizing module design_uart_dti_uart_0_0_receiver(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_199(fast)
-- Optimizing module design_uart_microblaze_0_0_Data_Flow_Logic(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module design_uart_mdm_1_0_MB_FDC_1(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_axi_apb_bridge(fast)
-- Optimizing module design_uart_microblaze_0_0_jump_logic(fast)
-- Optimizing module design_uart_microblaze_0_0_Register_File_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDS(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_99(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_173(fast)
-- Optimizing module unisims_ver.ODDR(fast)
-- Optimizing module design_uart_dti_uart_0_0_baudrate_gen(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_143(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_119(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_mux(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_mux__parameterized0(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_175(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized61(fast)
-- Optimizing module design_uart_microblaze_0_0_Byte_Doublet_Handle_gti(fast)
-- Optimizing module design_uart_microblaze_0_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MicroBlaze(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast__22)
-- Optimizing module unisims_ver.RAMB36E1(fast__23)
-- Optimizing module unisims_ver.RAMB36E1(fast__24)
-- Optimizing module unisims_ver.RAMB36E1(fast__25)
-- Optimizing module unisims_ver.RAMB36E1(fast__26)
-- Optimizing module unisims_ver.RAMB36E1(fast__27)
-- Optimizing module unisims_ver.RAMB36E1(fast__28)
-- Optimizing module unisims_ver.RAMB36E1(fast__29)
-- Optimizing module unisims_ver.RAMB36E1(fast__30)
-- Optimizing module unisims_ver.RAMB36E1(fast__31)
-- Optimizing module unisims_ver.RAMB36E1(fast__32)
-- Optimizing module unisims_ver.RAMB36E1(fast__33)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_generic_cstr(fast)
-- Optimizing module design_uart_xbar_0_axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module design_uart_microblaze_0_0_exception_registers_gti(fast)
-- Optimizing module design_uart_mdm_1_0_JTAG_CONTROL(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized61(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module design_uart_microblaze_0_0_DAXI_interface(fast)
-- Optimizing module design_uart_dlmb_bram_if_cntlr_0_lmb_bram_if_cntlr(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU(fast)
-- Optimizing module design_uart_ilmb_bram_if_cntlr_0_lmb_bram_if_cntlr(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized9(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized10(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized11(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized12(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized13(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized14(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized15(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized16(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized17(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized18(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized0(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized19(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized20(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized21(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized22(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized23(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized24(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized25(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized26(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized27(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized28(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized1(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized29(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized30(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized31(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized32(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized33(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized34(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized35(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized36(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized37(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized38(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_wrapper__parameterized2(fast)
-- Optimizing module design_uart_mdm_1_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MicroBlaze_GTi(fast)
-- Optimizing module design_uart_microblaze_0_0_PreFetch_Buffer_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_Debug(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_uart16550(fast)
-- Optimizing module design_uart_microblaze_0_0_PC_Module_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_Operand_Select_gti(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0(fast)
-- Optimizing module design_uart_microblaze_0_0_Data_Flow_gti(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_axilite_sif(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_rx16550(fast)
-- Optimizing module design_uart_dlmb_bram_if_cntlr_0(fast)
-- Optimizing module design_uart_ilmb_bram_if_cntlr_0(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast)
-- Optimizing module unisims_ver.RAMB36E1(fast__1)
-- Optimizing module unisims_ver.RAMB36E1(fast__2)
-- Optimizing module unisims_ver.RAMB36E1(fast__3)
-- Optimizing module unisims_ver.RAMB36E1(fast__4)
-- Optimizing module unisims_ver.RAMB36E1(fast__5)
-- Optimizing module unisims_ver.RAMB36E1(fast__6)
-- Optimizing module unisims_ver.RAMB36E1(fast__7)
-- Optimizing module unisims_ver.RAMB36E1(fast__8)
-- Optimizing module unisims_ver.RAMB36E1(fast__9)
-- Optimizing module unisims_ver.RAMB36E1(fast__10)
-- Optimizing module unisims_ver.RAMB36E1(fast__11)
-- Optimizing module unisims_ver.RAMB36E1(fast__12)
-- Optimizing module unisims_ver.RAMB36E1(fast__13)
-- Optimizing module unisims_ver.RAMB36E1(fast__14)
-- Optimizing module unisims_ver.RAMB36E1(fast__15)
-- Optimizing module unisims_ver.RAMB36E1(fast__16)
-- Optimizing module unisims_ver.RAMB36E1(fast__17)
-- Optimizing module unisims_ver.RAMB36E1(fast__18)
-- Optimizing module unisims_ver.RAMB36E1(fast__19)
-- Optimizing module unisims_ver.RAMB36E1(fast__20)
-- Optimizing module unisims_ver.RAMB36E1(fast__21)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_157(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_163(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_82(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_426(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_442(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_443(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_444(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_445(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_446(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_447(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_449(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_450(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_311(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_314(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_317(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_320(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_323(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_326(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_329(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_332(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_335(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_338(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_341(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_344(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_347(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_350(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_353(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_356(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_359(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_362(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_365(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_368(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_374(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_377(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_380(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_383(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_386(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_389(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_392(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_395(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_398(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_401(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized5_371(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_272(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_273(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_275(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_276(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_277(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_279(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_280(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_281(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_282(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_284(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_285(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_230(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_232(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_234(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_236(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_238(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_240(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_242(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_244(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_246(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_252(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_256(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_258(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_260(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_262(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_264(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_266(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_268(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_270(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_137(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_149(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_72(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized5_22(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_201(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_76(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_80(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_29(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized4_30(fast)
-- Inlining UDP unisims_ver.x_lut1_mux2
-- Optimizing module unisims_ver.LUT1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_131(fast)
-- Optimizing module unisims_ver.LUT1(fast__1)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_97(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_92(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_or(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_179(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_96(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_203(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_70(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_52(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_56(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_205(fast)
-- Optimizing module design_uart_microblaze_0_0_instr_mux(fast)
-- Optimizing module design_uart_rst_clk_wiz_1_100M_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10(fast)
-- Optimizing module unisims_ver.OBUF(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_185(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_208(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_248(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_250(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_254(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_139(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_145(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_153(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized41(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized42(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized43(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized44(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized45(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized46(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized47(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized48(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized3(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized49(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized50(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized51(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized52(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized53(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized54(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized55(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized56(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized57(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized58(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized4(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized59(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized60(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized5(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized6(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized7(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized8(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_308(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_141(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_151(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_169(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_47(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_48(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_50(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_51(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_53(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_303(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_305(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_159(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E(fast)
-- Optimizing module design_uart_mdm_1_0_MB_FDRE_1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_129(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_193(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_64(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_88(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_210(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_212(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_214(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_216(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_218(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_220(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_222(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_224(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_226(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_228(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_top(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_v8_4_1_synth(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_551(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_549(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_545(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_306(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_307(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_147(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_161(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_167(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_155(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_90(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized4(fast)
-- Optimizing module design_uart_xbar_0_axi_crossbar_v2_1_17_splitter__parameterized0(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_304(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized5(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E__parameterized3(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_55(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized9(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized10(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized11(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized12(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized13(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized14(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized15(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized16(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized17(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized18(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized0(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized19(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized20(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized21(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized22(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized23(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized24(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized25(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized26(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized27(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized28(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized1(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized29(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized30(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized31(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized32(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized33(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized34(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized35(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized36(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized37(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized38(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized2(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized39(fast)
-- Optimizing module design_uart_lmb_bram_0_blk_mem_gen_prim_width__parameterized40(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_435(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_436(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_438(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_439(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_441(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_114(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_49(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit_54(fast)
-- Inlining UDP unisims_ver.x_lut2_mux4
-- Optimizing module unisims_ver.LUT2(fast)
-- Optimizing module unisims_ver.LUT2(fast__1)
-- Optimizing module unisims_ver.LUT2(fast__2)
-- Optimizing module unisims_ver.LUT2(fast__3)
-- Optimizing module unisims_ver.LUT2(fast__4)
-- Optimizing module unisims_ver.LUT2(fast__5)
-- Optimizing module unisims_ver.LUT2(fast__6)
-- Optimizing module unisims_ver.LUT2(fast__7)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_491(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_492(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_493(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_495(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_496(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_497(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_499(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_500(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_501(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_502(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_504(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_514(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_515(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_516(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_518(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_519(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_520(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_427(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_428(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_429(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_430(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_431(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_432(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_437(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_448(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_451(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_452(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_453(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_454(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_455(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_456(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_457(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_115(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_125(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_339(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_351(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_354(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_113(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_tx_fifo_block(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_508(fast)
-- Optimizing module design_uart_dlmb_v10_0(fast)
-- Optimizing module design_uart_ilmb_v10_0(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_address_decoder(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_195(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_404(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_71(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_408(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_187(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_494(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_498(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_503(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_517(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_333(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_336(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_348(fast)
-- Optimizing module design_uart_axi_uart16550_0_0_axi_lite_ipif(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E(fast)
-- Optimizing module design_uart_microblaze_0_0_ALU_Bit_511(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_93(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_123(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_541(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_433(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_440(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_75(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_171(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module unisims_ver.CARRY4(fast)
-- Optimizing module unisims_ver.IBUF(fast__1)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_10(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_535(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_411(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_412(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_413(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_414(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_415(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_416(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_417(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_418(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_419(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_420(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_421(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_422(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_423(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_424(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_RAM32M_425(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_69(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_73(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_60(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_543(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_434(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_286(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_288(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_289(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_290(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_292(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_293(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_294(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_296(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_297(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_298(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_300(fast)
-- Optimizing module unisims_ver.AND2B1L(fast)
-- Optimizing module unisims_ver.MUXF7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_302(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_111(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_98(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_or_91(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_25(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_310(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_580(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_578(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_576(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_574(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_572(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_570(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_568(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_566(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_564(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_562(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_560(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_558(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_556(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_554(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_552(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_550(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_548(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_546(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_544(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_542(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_540(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_538(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_536(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_534(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_532(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_530(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_528(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_526(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_524(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2_522(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_209(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_211(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_213(fast)
-- Optimizing module unisims_ver.GND(fast)
-- Optimizing module unisims_ver.VCC(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_215(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_217(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_219(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_221(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_223(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_225(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_227(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_229(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_231(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_233(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_235(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_237(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_239(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_241(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_243(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_245(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_247(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_249(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_251(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_253(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_255(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_257(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_259(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_261(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_263(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_265(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_267(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_269(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_271(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_68(fast)
-- Optimizing module design_uart_microblaze_0_0_Shift_Logic_Module_gti(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized4(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized6(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_33(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_35(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_37(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_39(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_41(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_43(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRLC16E_45(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E__parameterized1(fast)
-- Optimizing module design_uart_mdm_1_0_MB_SRL16E__parameterized5(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_17(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_18(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized3(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_19(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_20(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized3_21(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_23(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_SRL16E__parameterized1_24(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_490(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_583(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_405(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_406(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_407(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_409(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_410(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_122(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_124(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_126(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_128(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_130(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_132(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_134(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_136(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_138(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_140(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_142(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_144(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_146(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_148(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_150(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_152(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_154(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_156(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_158(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_160(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_162(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_164(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_166(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_168(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_170(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_172(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_174(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_176(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_178(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_180(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_182(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_184(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_186(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_188(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_190(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_192(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_194(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_196(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_198(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_200(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_202(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_204(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXF7_206(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_94(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_vec(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MULT_AND(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_AND2B1L(fast)
-- Optimizing module design_uart_mdm_1_0_MB_BUFG(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_177(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_191(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_57(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_26(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_27(fast)
-- Optimizing module design_uart_microblaze_0_0_mb_sync_bit__parameterized2_28(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT4(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_458(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_459(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_460(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_461(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_462(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_463(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_464(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_465(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_466(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_467(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_468(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_469(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_470(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_471(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_472(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_473(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_474(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_475(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_476(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_477(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_478(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_479(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_480(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_481(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_482(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_483(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_484(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_485(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_486(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_487(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_488(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDRE_489(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_59(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_62(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_63(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_65(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_66(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_67(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_79(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_85(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_87(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and_89(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_77(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_81(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized8_83(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_42(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_44(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_84(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_3(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_4(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_5(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_6(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_7(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_8(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_9(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_11(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_12(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_13(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_14(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_15(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_2__parameterized3_16(fast)
-- Optimizing module design_uart_axi_apb_bridge_0_0_multiplexor(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_313(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_316(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_319(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_322(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_325(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_328(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_331(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_334(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_337(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_340(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_343(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_346(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_349(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_352(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_355(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_358(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_361(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_364(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_367(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_370(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_373(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_376(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_379(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_382(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_385(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_388(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_391(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_394(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_397(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_400(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDE_403(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_117(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_127(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_133(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_FDR_165(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized12(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_582(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_579(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_577(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_575(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_571(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_569(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_567(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_563(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_561(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_559(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_557(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_553(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_533(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_531(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_529(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_525(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_523(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_521(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_312(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_315(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_321(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_324(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_327(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_342(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_360(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_363(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_366(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_372(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_375(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_378(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_381(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_384(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_390(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_393(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_396(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_XORCY_402(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_116(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_118(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6_120(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized2(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_78(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_LUT6__parameterized10_86(fast)
-- Optimizing module design_uart_microblaze_0_0_carry_and(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_108(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_107(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_105(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_104(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_103(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_102(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_100(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_32(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_34(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_36(fast)
-- Optimizing module design_uart_microblaze_0_0_MB_MUXCY_40(fast)
Optimized design name is dti_uart_top_opt
End time: 17:02:53 on Apr 24,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 5
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/synth/func/questa'
Program launched (PID=4323)
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 9169.133 ; gain = 0.000 ; free physical = 200838 ; free virtual = 249399
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-10.7d/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:49 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 17:09:50 on Apr 24,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:50 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 17:09:50 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:50 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 17:09:50 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:50 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 17:09:50 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:50 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 17:09:50 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:50 on Apr 24,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 17:09:51 on Apr 24,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:51 on Apr 24,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 17:09:51 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:51 on Apr 24,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 17:09:51 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:51 on Apr 24,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:09:51 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 17:09:52 on Apr 24,2024
vopt "+acc=npr" -L xil_defaultlib -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_18 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_uart_top xil_defaultlib.glbl -o dti_uart_top_opt 

Top level modules:
	dti_uart_top
	glbl

Analyzing design...
-- Loading module dti_uart_top
-- Loading module design_uart_wrapper
-- Loading module design_uart
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_uart_axi_apb_bridge_0_0
-- Loading architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading architecture RTL of axi_apb_bridge
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading module design_uart_axi_interconnect_0_0
-- Loading module m00_couplers_imp_1Y546N3
-- Loading module m01_couplers_imp_RHKBGH
-- Loading module s00_couplers_imp_4NPLLB
-- Loading module design_uart_xbar_0
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Loading entity design_uart_axi_uart16550_0_0
-- Loading architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Loading package body ipif_pkg
-- Loading architecture rtl of axi_uart16550
-- Loading architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
-- Loading architecture imp of slave_attachment
-- Loading entity address_decoder
-- Loading architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading architecture imp of xuart
-- Loading entity cdc_sync
-- Loading architecture implementation of uart16550
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity ODDR
-- Loading entity ODDRE1
-- Loading architecture implementation of xuart_tx_load_sm
-- Loading architecture implementation of rx16550
-- Loading architecture implementation of tx16550
-- Loading architecture imp of ipic_if
-- Loading module design_uart_clk_wiz_1_0
-- Loading module design_uart_clk_wiz_1_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_uart_dti_uart_0_0
-- Loading module dti_uart
-- Loading module transmitter
-- Loading module receiver
-- Loading module register_block
-- Loading module rb_regs
-- Loading module rb_apb_bridge
-- Loading module baudrate_gen
-- Loading entity MDM
-- Loading entity design_uart_mdm_1_0
-- Loading architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading entity design_uart_microblaze_0_0
-- Loading architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_UXHIJP
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_uart_dlmb_bram_if_cntlr_0
-- Loading architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading entity lmb_v10
-- Loading entity design_uart_dlmb_v10_0
-- Loading architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Loading architecture IMP of lmb_v10
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading entity design_uart_ilmb_bram_if_cntlr_0
-- Loading architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Loading entity design_uart_ilmb_v10_0
-- Loading architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading module design_uart_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading module uart_tx
-- Loading module uart_rx
-- Loading module glbl
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc
-- Loading module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice
-- Loading architecture imp of pselect_f
-- Loading architecture ODDR_V of ODDR
-- Loading architecture ODDRE1_V of ODDRE1
-- Loading architecture implementation of tx_fifo_block
-- Loading architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Loading architecture imp of cntr_incr_decr_addn_f
-- Loading architecture behavioral of dynshreg_f
-- Loading architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Loading architecture implementation of rx_fifo_control
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture imp of pselect_mask
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture implementation of cdc_sync
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder
-- Loading module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static
-- Loading architecture XORCY_V of XORCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture FDE_V of FDE
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 205 design-units (inlining 0/57 module instances, 0/5 cell instances, 0/1622 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_axi_crossbar(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
** Warning: /new_tools/tools/Xilinx/Vivado/2018.1/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v(2420): (vopt-2576) [BSOB] - Bit-select into 'current_contents' is out of bounds.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_crossbar_sasd(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module axi_register_slice_v2_1_16.axi_register_slice_v2_1_16_axic_register_slice(fast)
-- Optimizing module microblaze_0_local_memory_imp_UXHIJP(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(1308): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_arbiter_sasd(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__1)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__2)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_enc(fast__3)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_uart_axi_interconnect_0_0(fast)
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2685) [TFMPC] - Too few port connections for 'xbar'.  Expected 40, found 38.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_arprot'.
** Warning: ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v(793): (vopt-2718) [TFMPC] - Missing connection for port 'm_axi_awprot'.
-- Optimizing module design_uart(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_addr_decoder(fast)
-- Optimizing module rb_regs(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_decerr_slave(fast)
-- Optimizing module uart_rx(fast)
-- Optimizing module uart_tx(fast)
-- Optimizing module s00_couplers_imp_4NPLLB(fast)
-- Optimizing module transmitter(fast)
-- Optimizing module receiver(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comparator_static(fast__1)
-- Optimizing module m00_couplers_imp_1Y546N3(fast)
-- Optimizing module design_uart_xbar_0(fast)
-- Optimizing module m01_couplers_imp_RHKBGH(fast)
-- Optimizing module design_uart_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_uart_clk_wiz_1_0_clk_wiz(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module register_block(fast)
-- Optimizing module rb_apb_bridge(fast)
-- Optimizing module dti_uart_top(fast)
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2685) [TFMPC] - Too few port connections for 'design_uart_wrapper'.  Expected 10, found 6.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_txd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rxd'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_rtsn'.
** Warning: ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv(58): (vopt-2718) [TFMPC] - Missing connection for port 'usb_uart_ctsn'.
-- Optimizing module glbl(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast)
-- Optimizing module axi_crossbar_v2_1_17.axi_crossbar_v2_1_17_splitter(fast__1)
-- Optimizing module baudrate_gen(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_uart_dti_uart_0_0(fast)
-- Optimizing module design_uart_wrapper(fast)
-- Optimizing module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_and(fast)
-- Optimizing module design_uart_clk_wiz_1_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture implementation of rx_fifo_control
-- Optimizing architecture implementation of xuart_tx_load_sm
-- Optimizing architecture implementation of rx_fifo_block
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture ODDRE1_V of ODDRE1
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture behavioral of dynshreg_f
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of ipic_if
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture imp of cntr_incr_decr_addn_f
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture implementation of tx_fifo_block
-- Optimizing architecture imp of pselect_f
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Optimizing architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
-- Optimizing architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
-- Optimizing architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Optimizing architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Optimizing architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
-- Optimizing architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Optimizing architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture implementation of uart16550
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture implementation of rx16550
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture imp of slave_attachment
-- Optimizing architecture implementation of tx16550
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture IMP of address_decoder
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing architecture rtl of axi_uart16550
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture ODDR_V of ODDR
-- Optimizing architecture imp of xuart
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture imp of axi_lite_ipif
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture imp of srl_fifo_rbu_f
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing package VPKG
-- Optimizing package body VPKG
Optimized design name is dti_uart_top_opt
End time: 17:09:54 on Apr 24,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 12
INFO: [USF-Questa-69] 'elaborate' step finished in '3' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
Program launched (PID=6698)
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9169.133 ; gain = 0.000 ; free physical = 200785 ; free virtual = 249425
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 17:10:44 2024...
