
stm32_h7_reto_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b540  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f4  0800b7e0  0800b7e0  0000c7e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bed4  0800bed4  0000d278  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bed4  0800bed4  0000ced4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bedc  0800bedc  0000d278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bedc  0800bedc  0000cedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bee0  0800bee0  0000cee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  24000000  0800bee4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  24000278  0800c15c  0000d278  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2400069c  0800c15c  0000d69c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d278  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d57  00000000  00000000  0000d2a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bff  00000000  00000000  00026ffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  00029c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff2  00000000  00000000  0002b050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c80e  00000000  00000000  0002c042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a327  00000000  00000000  00068850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00191e79  00000000  00000000  00082b77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002149f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065fc  00000000  00000000  00214a34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0021b030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000278 	.word	0x24000278
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b7c8 	.word	0x0800b7c8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400027c 	.word	0x2400027c
 80002dc:	0800b7c8 	.word	0x0800b7c8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <dlc_to_bytes>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline uint8_t dlc_to_bytes(uint32_t dlc) {
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    static const uint8_t map[16] = {0,1,2,3,4,5,6,7,8,12,16,20,24,32,48,64};
    return (dlc < 16) ? map[dlc] : 0;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2b0f      	cmp	r3, #15
 8000854:	d804      	bhi.n	8000860 <dlc_to_bytes+0x18>
 8000856:	4a06      	ldr	r2, [pc, #24]	@ (8000870 <dlc_to_bytes+0x28>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4413      	add	r3, r2
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	e000      	b.n	8000862 <dlc_to_bytes+0x1a>
 8000860:	2300      	movs	r3, #0
}
 8000862:	4618      	mov	r0, r3
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	0800bb14 	.word	0x0800bb14

08000874 <drainAndUpdateCANMessages>:
/**
 * @brief Drain FIFO and update all tracked CAN messages in latestMsgs[]
 * @return Number of messages read from FIFO (total, not unique IDs)
 */
int drainAndUpdateCANMessages(void)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b09f      	sub	sp, #124	@ 0x7c
 8000878:	af00      	add	r7, sp, #0
    FDCAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[64];
    HAL_StatusTypeDef status;
    int totalFramesRead = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	677b      	str	r3, [r7, #116]	@ 0x74

    // Drain entire FIFO, update matching IDs
    do {
        status = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData);
 800087e:	463b      	mov	r3, r7
 8000880:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000884:	2140      	movs	r1, #64	@ 0x40
 8000886:	4852      	ldr	r0, [pc, #328]	@ (80009d0 <drainAndUpdateCANMessages+0x15c>)
 8000888:	f002 fb70 	bl	8002f6c <HAL_FDCAN_GetRxMessage>
 800088c:	4603      	mov	r3, r0
 800088e:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
        if (status == HAL_OK) {
 8000892:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8000896:	2b00      	cmp	r3, #0
 8000898:	f040 808f 	bne.w	80009ba <drainAndUpdateCANMessages+0x146>
            totalFramesRead++;
 800089c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800089e:	3301      	adds	r3, #1
 80008a0:	677b      	str	r3, [r7, #116]	@ 0x74

            // Check if this ID is in our tracking list
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 80008a2:	2300      	movs	r3, #0
 80008a4:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80008a8:	e082      	b.n	80009b0 <drainAndUpdateCANMessages+0x13c>
                bool idMatches = (RxHeader.Identifier == latestMsgs[i].id);
 80008aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80008ac:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 80008b0:	4848      	ldr	r0, [pc, #288]	@ (80009d4 <drainAndUpdateCANMessages+0x160>)
 80008b2:	4613      	mov	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4413      	add	r3, r2
 80008b8:	011b      	lsls	r3, r3, #4
 80008ba:	4403      	add	r3, r0
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4299      	cmp	r1, r3
 80008c0:	bf0c      	ite	eq
 80008c2:	2301      	moveq	r3, #1
 80008c4:	2300      	movne	r3, #0
 80008c6:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 80008ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d10e      	bne.n	80008ee <drainAndUpdateCANMessages+0x7a>
 80008d0:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 80008d4:	493f      	ldr	r1, [pc, #252]	@ (80009d4 <drainAndUpdateCANMessages+0x160>)
 80008d6:	4613      	mov	r3, r2
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	4413      	add	r3, r2
 80008dc:	011b      	lsls	r3, r3, #4
 80008de:	440b      	add	r3, r1
 80008e0:	334c      	adds	r3, #76	@ 0x4c
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	f083 0301 	eor.w	r3, r3, #1
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d10f      	bne.n	800090e <drainAndUpdateCANMessages+0x9a>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 80008ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 80008f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008f4:	d10d      	bne.n	8000912 <drainAndUpdateCANMessages+0x9e>
                                   ((RxHeader.IdType == FDCAN_EXTENDED_ID) && latestMsgs[i].isExtended);
 80008f6:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 80008fa:	4936      	ldr	r1, [pc, #216]	@ (80009d4 <drainAndUpdateCANMessages+0x160>)
 80008fc:	4613      	mov	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	4413      	add	r3, r2
 8000902:	011b      	lsls	r3, r3, #4
 8000904:	440b      	add	r3, r1
 8000906:	334c      	adds	r3, #76	@ 0x4c
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <drainAndUpdateCANMessages+0x9e>
                bool typeMatches = ((RxHeader.IdType == FDCAN_STANDARD_ID) && !latestMsgs[i].isExtended) ||
 800090e:	2301      	movs	r3, #1
 8000910:	e000      	b.n	8000914 <drainAndUpdateCANMessages+0xa0>
 8000912:	2300      	movs	r3, #0
 8000914:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
 8000918:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 800091c:	f003 0301 	and.w	r3, r3, #1
 8000920:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

                if (idMatches && typeMatches) {
 8000924:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8000928:	2b00      	cmp	r3, #0
 800092a:	d03c      	beq.n	80009a6 <drainAndUpdateCANMessages+0x132>
 800092c:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8000930:	2b00      	cmp	r3, #0
 8000932:	d038      	beq.n	80009a6 <drainAndUpdateCANMessages+0x132>
                    // Update this message slot
                    uint32_t raw = RxHeader.DataLength;
 8000934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000936:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    uint8_t len = (raw <= 64) ? (uint8_t)raw : dlc_to_bytes(raw >> 16);
 8000938:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800093a:	2b40      	cmp	r3, #64	@ 0x40
 800093c:	d802      	bhi.n	8000944 <drainAndUpdateCANMessages+0xd0>
 800093e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000940:	b2db      	uxtb	r3, r3
 8000942:	e005      	b.n	8000950 <drainAndUpdateCANMessages+0xdc>
 8000944:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000946:	0c1b      	lsrs	r3, r3, #16
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff ff7d 	bl	8000848 <dlc_to_bytes>
 800094e:	4603      	mov	r3, r0
 8000950:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                    latestMsgs[i].length = len;
 8000954:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 8000958:	491e      	ldr	r1, [pc, #120]	@ (80009d4 <drainAndUpdateCANMessages+0x160>)
 800095a:	4613      	mov	r3, r2
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	4413      	add	r3, r2
 8000960:	011b      	lsls	r3, r3, #4
 8000962:	440b      	add	r3, r1
 8000964:	3344      	adds	r3, #68	@ 0x44
 8000966:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800096a:	701a      	strb	r2, [r3, #0]
                    latestMsgs[i].timestamp = HAL_GetTick();
 800096c:	f897 4073 	ldrb.w	r4, [r7, #115]	@ 0x73
 8000970:	f001 f9a0 	bl	8001cb4 <HAL_GetTick>
 8000974:	4602      	mov	r2, r0
 8000976:	4917      	ldr	r1, [pc, #92]	@ (80009d4 <drainAndUpdateCANMessages+0x160>)
 8000978:	4623      	mov	r3, r4
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	4423      	add	r3, r4
 800097e:	011b      	lsls	r3, r3, #4
 8000980:	440b      	add	r3, r1
 8000982:	3348      	adds	r3, #72	@ 0x48
 8000984:	601a      	str	r2, [r3, #0]
                    memcpy(latestMsgs[i].data, RxData, len);
 8000986:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 800098a:	4613      	mov	r3, r2
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	4413      	add	r3, r2
 8000990:	011b      	lsls	r3, r3, #4
 8000992:	4a10      	ldr	r2, [pc, #64]	@ (80009d4 <drainAndUpdateCANMessages+0x160>)
 8000994:	4413      	add	r3, r2
 8000996:	3304      	adds	r3, #4
 8000998:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800099c:	4639      	mov	r1, r7
 800099e:	4618      	mov	r0, r3
 80009a0:	f009 f8af 	bl	8009b02 <memcpy>
                    break;  // Found match, no need to check other slots
 80009a4:	e009      	b.n	80009ba <drainAndUpdateCANMessages+0x146>
            for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 80009a6:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80009aa:	3301      	adds	r3, #1
 80009ac:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80009b0:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	f67f af78 	bls.w	80008aa <drainAndUpdateCANMessages+0x36>
                }
            }
        }
    } while (status == HAL_OK);
 80009ba:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80009be:	2b00      	cmp	r3, #0
 80009c0:	f43f af5d 	beq.w	800087e <drainAndUpdateCANMessages+0xa>

    return totalFramesRead;
 80009c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	377c      	adds	r7, #124	@ 0x7c
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd90      	pop	{r4, r7, pc}
 80009ce:	bf00      	nop
 80009d0:	24000294 	.word	0x24000294
 80009d4:	24000008 	.word	0x24000008

080009d8 <getCANMessageByID>:
 * @brief Get latest CAN message for a specific ID
 * @param id CAN identifier to retrieve
 * @return Pointer to CANMessage or NULL if not found
 */
CANMessage* getCANMessageByID(uint32_t id)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 80009e0:	2300      	movs	r3, #0
 80009e2:	73fb      	strb	r3, [r7, #15]
 80009e4:	e015      	b.n	8000a12 <getCANMessageByID+0x3a>
        if (latestMsgs[i].id == id) {
 80009e6:	7bfa      	ldrb	r2, [r7, #15]
 80009e8:	490f      	ldr	r1, [pc, #60]	@ (8000a28 <getCANMessageByID+0x50>)
 80009ea:	4613      	mov	r3, r2
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	4413      	add	r3, r2
 80009f0:	011b      	lsls	r3, r3, #4
 80009f2:	440b      	add	r3, r1
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d107      	bne.n	8000a0c <getCANMessageByID+0x34>
            return &latestMsgs[i];
 80009fc:	7bfa      	ldrb	r2, [r7, #15]
 80009fe:	4613      	mov	r3, r2
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	4413      	add	r3, r2
 8000a04:	011b      	lsls	r3, r3, #4
 8000a06:	4a08      	ldr	r2, [pc, #32]	@ (8000a28 <getCANMessageByID+0x50>)
 8000a08:	4413      	add	r3, r2
 8000a0a:	e006      	b.n	8000a1a <getCANMessageByID+0x42>
    for (uint8_t i = 0; i < NUM_CAN_IDS; i++) {
 8000a0c:	7bfb      	ldrb	r3, [r7, #15]
 8000a0e:	3301      	adds	r3, #1
 8000a10:	73fb      	strb	r3, [r7, #15]
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d9e6      	bls.n	80009e6 <getCANMessageByID+0xe>
        }
    }
    return NULL;  // ID not tracked
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	24000008 	.word	0x24000008

08000a2c <readEncoder>:
        HAL_Delay(1);
    }
}

int32_t readEncoder(int32_t timeoutMs /* = -1 */)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
    static int32_t lastPosition = 0;

    if (timeoutMs == -1)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a3a:	d101      	bne.n	8000a40 <readEncoder+0x14>
        timeoutMs = 200;  // Default wait time
 8000a3c:	23c8      	movs	r3, #200	@ 0xc8
 8000a3e:	607b      	str	r3, [r7, #4]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000a40:	4b28      	ldr	r3, [pc, #160]	@ (8000ae4 <readEncoder+0xb8>)
 8000a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a44:	61fb      	str	r3, [r7, #28]

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000a46:	f7ff ff15 	bl	8000874 <drainAndUpdateCANMessages>
 8000a4a:	61b8      	str	r0, [r7, #24]

    // 2) Get the encoder message
    CANMessage* encoderMsg = getCANMessageByID(0x123);
 8000a4c:	f240 1023 	movw	r0, #291	@ 0x123
 8000a50:	f7ff ffc2 	bl	80009d8 <getCANMessageByID>
 8000a54:	6178      	str	r0, [r7, #20]
    if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d00a      	beq.n	8000a72 <readEncoder+0x46>
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	d905      	bls.n	8000a72 <readEncoder+0x46>
        memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	3304      	adds	r3, #4
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae8 <readEncoder+0xbc>)
 8000a70:	601a      	str	r2, [r3, #0]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000a72:	69ba      	ldr	r2, [r7, #24]
 8000a74:	69fb      	ldr	r3, [r7, #28]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	db2e      	blt.n	8000ad8 <readEncoder+0xac>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	dd2b      	ble.n	8000ad8 <readEncoder+0xac>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000a80:	f001 f918 	bl	8001cb4 <HAL_GetTick>
 8000a84:	4602      	mov	r2, r0
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4413      	add	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        while (HAL_GetTick() < timeout) {
 8000a8c:	e01c      	b.n	8000ac8 <readEncoder+0x9c>
            int newFrames = drainAndUpdateCANMessages();
 8000a8e:	f7ff fef1 	bl	8000874 <drainAndUpdateCANMessages>
 8000a92:	60f8      	str	r0, [r7, #12]
            if (newFrames > 0) {
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	dd13      	ble.n	8000ac2 <readEncoder+0x96>
                // Fresh data arrived, update encoder value
                encoderMsg = getCANMessageByID(0x123);
 8000a9a:	f240 1023 	movw	r0, #291	@ 0x123
 8000a9e:	f7ff ff9b 	bl	80009d8 <getCANMessageByID>
 8000aa2:	6178      	str	r0, [r7, #20]
                if (encoderMsg != NULL && encoderMsg->length >= 4) {
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d015      	beq.n	8000ad6 <readEncoder+0xaa>
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000ab0:	2b03      	cmp	r3, #3
 8000ab2:	d910      	bls.n	8000ad6 <readEncoder+0xaa>
                    memcpy(&lastPosition, encoderMsg->data, sizeof(lastPosition));
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	3304      	adds	r3, #4
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	461a      	mov	r2, r3
 8000abc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <readEncoder+0xbc>)
 8000abe:	601a      	str	r2, [r3, #0]
                }
                break;
 8000ac0:	e009      	b.n	8000ad6 <readEncoder+0xaa>
            }
            HAL_Delay(1);
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f001 f902 	bl	8001ccc <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000ac8:	f001 f8f4 	bl	8001cb4 <HAL_GetTick>
 8000acc:	4602      	mov	r2, r0
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d8dc      	bhi.n	8000a8e <readEncoder+0x62>
 8000ad4:	e000      	b.n	8000ad8 <readEncoder+0xac>
                break;
 8000ad6:	bf00      	nop
        }
    }

    return lastPosition;
 8000ad8:	4b03      	ldr	r3, [pc, #12]	@ (8000ae8 <readEncoder+0xbc>)
 8000ada:	681b      	ldr	r3, [r3, #0]
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	24000294 	.word	0x24000294
 8000ae8:	24000538 	.word	0x24000538

08000aec <readOrientation>:
 * @param orientation Pointer to Orientation struct to fill with decoded values
 * @param timeoutMs Timeout in milliseconds (-1 for default 200ms, 0 for non-blocking)
 * @return true if valid data was retrieved, false otherwise
 */
bool readOrientation(Orientation* orientation, int32_t timeoutMs /* = -1 */)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08c      	sub	sp, #48	@ 0x30
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
    static Orientation lastOrientation = {0.0f, 0.0f, 0.0f};

    if (orientation == NULL) {
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d101      	bne.n	8000b00 <readOrientation+0x14>
        return false;  // Invalid pointer
 8000afc:	2300      	movs	r3, #0
 8000afe:	e0e1      	b.n	8000cc4 <readOrientation+0x1d8>
    }

    if (timeoutMs == -1)
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b06:	d101      	bne.n	8000b0c <readOrientation+0x20>
        timeoutMs = 200;  // Default wait time
 8000b08:	23c8      	movs	r3, #200	@ 0xc8
 8000b0a:	603b      	str	r3, [r7, #0]

    int fifoCapacity = hfdcan1.Init.RxFifo0ElmtsNbr;
 8000b0c:	4b6f      	ldr	r3, [pc, #444]	@ (8000ccc <readOrientation+0x1e0>)
 8000b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b10:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 1) Drain FIFO and update all tracked messages
    int framesRead = drainAndUpdateCANMessages();
 8000b12:	f7ff feaf 	bl	8000874 <drainAndUpdateCANMessages>
 8000b16:	6278      	str	r0, [r7, #36]	@ 0x24

    // 2) Get the orientation message
    CANMessage* orientMsg = getCANMessageByID(0x124);
 8000b18:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8000b1c:	f7ff ff5c 	bl	80009d8 <getCANMessageByID>
 8000b20:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (orientMsg != NULL && orientMsg->length >= 6) {
 8000b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d049      	beq.n	8000bbc <readOrientation+0xd0>
 8000b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b2a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000b2e:	2b05      	cmp	r3, #5
 8000b30:	d944      	bls.n	8000bbc <readOrientation+0xd0>
        // Decode roll (bytes 0-1), pitch (bytes 2-3), yaw (bytes 4-5)
        uint16_t rollRaw   = (uint16_t)orientMsg->data[0] | ((uint16_t)orientMsg->data[1] << 8);
 8000b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b34:	791b      	ldrb	r3, [r3, #4]
 8000b36:	b21a      	sxth	r2, r3
 8000b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b3a:	795b      	ldrb	r3, [r3, #5]
 8000b3c:	b21b      	sxth	r3, r3
 8000b3e:	021b      	lsls	r3, r3, #8
 8000b40:	b21b      	sxth	r3, r3
 8000b42:	4313      	orrs	r3, r2
 8000b44:	b21b      	sxth	r3, r3
 8000b46:	847b      	strh	r3, [r7, #34]	@ 0x22
        uint16_t pitchRaw  = (uint16_t)orientMsg->data[2] | ((uint16_t)orientMsg->data[3] << 8);
 8000b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b4a:	799b      	ldrb	r3, [r3, #6]
 8000b4c:	b21a      	sxth	r2, r3
 8000b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b50:	79db      	ldrb	r3, [r3, #7]
 8000b52:	b21b      	sxth	r3, r3
 8000b54:	021b      	lsls	r3, r3, #8
 8000b56:	b21b      	sxth	r3, r3
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	b21b      	sxth	r3, r3
 8000b5c:	843b      	strh	r3, [r7, #32]
        uint16_t yawRaw    = (uint16_t)orientMsg->data[4] | ((uint16_t)orientMsg->data[5] << 8);
 8000b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b60:	7a1b      	ldrb	r3, [r3, #8]
 8000b62:	b21a      	sxth	r2, r3
 8000b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b66:	7a5b      	ldrb	r3, [r3, #9]
 8000b68:	b21b      	sxth	r3, r3
 8000b6a:	021b      	lsls	r3, r3, #8
 8000b6c:	b21b      	sxth	r3, r3
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	b21b      	sxth	r3, r3
 8000b72:	83fb      	strh	r3, [r7, #30]

        // Convert to degrees (0.01Â° resolution)
        lastOrientation.roll  = rollRaw / 100.0f;
 8000b74:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000b76:	ee07 3a90 	vmov	s15, r3
 8000b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b7e:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8000cd0 <readOrientation+0x1e4>
 8000b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b86:	4b53      	ldr	r3, [pc, #332]	@ (8000cd4 <readOrientation+0x1e8>)
 8000b88:	edc3 7a00 	vstr	s15, [r3]
        lastOrientation.pitch = pitchRaw / 100.0f;
 8000b8c:	8c3b      	ldrh	r3, [r7, #32]
 8000b8e:	ee07 3a90 	vmov	s15, r3
 8000b92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b96:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8000cd0 <readOrientation+0x1e4>
 8000b9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b9e:	4b4d      	ldr	r3, [pc, #308]	@ (8000cd4 <readOrientation+0x1e8>)
 8000ba0:	edc3 7a01 	vstr	s15, [r3, #4]
        lastOrientation.yaw   = yawRaw / 100.0f;
 8000ba4:	8bfb      	ldrh	r3, [r7, #30]
 8000ba6:	ee07 3a90 	vmov	s15, r3
 8000baa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8000cd0 <readOrientation+0x1e4>
 8000bb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bb6:	4b47      	ldr	r3, [pc, #284]	@ (8000cd4 <readOrientation+0x1e8>)
 8000bb8:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    // 3) If FIFO was full, wait for a fresh frame to ensure data isn't stale
    if (framesRead >= fifoCapacity && timeoutMs > 0) {
 8000bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	db6d      	blt.n	8000ca0 <readOrientation+0x1b4>
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	dd6a      	ble.n	8000ca0 <readOrientation+0x1b4>
        uint32_t timeout = HAL_GetTick() + (uint32_t)timeoutMs;
 8000bca:	f001 f873 	bl	8001cb4 <HAL_GetTick>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	61bb      	str	r3, [r7, #24]
        while (HAL_GetTick() < timeout) {
 8000bd6:	e05b      	b.n	8000c90 <readOrientation+0x1a4>
            int newFrames = drainAndUpdateCANMessages();
 8000bd8:	f7ff fe4c 	bl	8000874 <drainAndUpdateCANMessages>
 8000bdc:	6178      	str	r0, [r7, #20]
            if (newFrames > 0) {
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	dd52      	ble.n	8000c8a <readOrientation+0x19e>
                // Fresh data arrived, update orientation
                orientMsg = getCANMessageByID(0x124);
 8000be4:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8000be8:	f7ff fef6 	bl	80009d8 <getCANMessageByID>
 8000bec:	62f8      	str	r0, [r7, #44]	@ 0x2c
                if (orientMsg != NULL && orientMsg->length >= 6) {
 8000bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d054      	beq.n	8000c9e <readOrientation+0x1b2>
 8000bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bf6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000bfa:	2b05      	cmp	r3, #5
 8000bfc:	d94f      	bls.n	8000c9e <readOrientation+0x1b2>
                    uint16_t rollRaw   = (uint16_t)orientMsg->data[0] | ((uint16_t)orientMsg->data[1] << 8);
 8000bfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c00:	791b      	ldrb	r3, [r3, #4]
 8000c02:	b21a      	sxth	r2, r3
 8000c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c06:	795b      	ldrb	r3, [r3, #5]
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	021b      	lsls	r3, r3, #8
 8000c0c:	b21b      	sxth	r3, r3
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	827b      	strh	r3, [r7, #18]
                    uint16_t pitchRaw  = (uint16_t)orientMsg->data[2] | ((uint16_t)orientMsg->data[3] << 8);
 8000c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c16:	799b      	ldrb	r3, [r3, #6]
 8000c18:	b21a      	sxth	r2, r3
 8000c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c1c:	79db      	ldrb	r3, [r3, #7]
 8000c1e:	b21b      	sxth	r3, r3
 8000c20:	021b      	lsls	r3, r3, #8
 8000c22:	b21b      	sxth	r3, r3
 8000c24:	4313      	orrs	r3, r2
 8000c26:	b21b      	sxth	r3, r3
 8000c28:	823b      	strh	r3, [r7, #16]
                    uint16_t yawRaw    = (uint16_t)orientMsg->data[4] | ((uint16_t)orientMsg->data[5] << 8);
 8000c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c2c:	7a1b      	ldrb	r3, [r3, #8]
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c32:	7a5b      	ldrb	r3, [r3, #9]
 8000c34:	b21b      	sxth	r3, r3
 8000c36:	021b      	lsls	r3, r3, #8
 8000c38:	b21b      	sxth	r3, r3
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	b21b      	sxth	r3, r3
 8000c3e:	81fb      	strh	r3, [r7, #14]

                    lastOrientation.roll  = rollRaw / 100.0f;
 8000c40:	8a7b      	ldrh	r3, [r7, #18]
 8000c42:	ee07 3a90 	vmov	s15, r3
 8000c46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c4a:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8000cd0 <readOrientation+0x1e4>
 8000c4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c52:	4b20      	ldr	r3, [pc, #128]	@ (8000cd4 <readOrientation+0x1e8>)
 8000c54:	edc3 7a00 	vstr	s15, [r3]
                    lastOrientation.pitch = pitchRaw / 100.0f;
 8000c58:	8a3b      	ldrh	r3, [r7, #16]
 8000c5a:	ee07 3a90 	vmov	s15, r3
 8000c5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c62:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8000cd0 <readOrientation+0x1e4>
 8000c66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd4 <readOrientation+0x1e8>)
 8000c6c:	edc3 7a01 	vstr	s15, [r3, #4]
                    lastOrientation.yaw   = yawRaw / 100.0f;
 8000c70:	89fb      	ldrh	r3, [r7, #14]
 8000c72:	ee07 3a90 	vmov	s15, r3
 8000c76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c7a:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8000cd0 <readOrientation+0x1e4>
 8000c7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c82:	4b14      	ldr	r3, [pc, #80]	@ (8000cd4 <readOrientation+0x1e8>)
 8000c84:	edc3 7a02 	vstr	s15, [r3, #8]
                }
                break;
 8000c88:	e009      	b.n	8000c9e <readOrientation+0x1b2>
            }
            HAL_Delay(1);
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	f001 f81e 	bl	8001ccc <HAL_Delay>
        while (HAL_GetTick() < timeout) {
 8000c90:	f001 f810 	bl	8001cb4 <HAL_GetTick>
 8000c94:	4602      	mov	r2, r0
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d89d      	bhi.n	8000bd8 <readOrientation+0xec>
 8000c9c:	e000      	b.n	8000ca0 <readOrientation+0x1b4>
                break;
 8000c9e:	bf00      	nop
        }
    }

    // Copy to output
    *orientation = lastOrientation;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8000cd4 <readOrientation+0x1e8>)
 8000ca4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ca6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Return true if we have valid data (timestamp > 0 means we received at least one message)
    return (orientMsg != NULL && orientMsg->timestamp > 0);
 8000caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d005      	beq.n	8000cbc <readOrientation+0x1d0>
 8000cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <readOrientation+0x1d0>
 8000cb8:	2301      	movs	r3, #1
 8000cba:	e000      	b.n	8000cbe <readOrientation+0x1d2>
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	b2db      	uxtb	r3, r3
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3730      	adds	r7, #48	@ 0x30
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	24000294 	.word	0x24000294
 8000cd0:	42c80000 	.word	0x42c80000
 8000cd4:	2400053c 	.word	0x2400053c

08000cd8 <loopPrintBoth>:

        HAL_Delay(1);
    }
}

void loopPrintBoth(void) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08e      	sub	sp, #56	@ 0x38
 8000cdc:	af04      	add	r7, sp, #16
    const uint32_t printIntervalMs = 100;      // print every 100 ms
 8000cde:	2364      	movs	r3, #100	@ 0x64
 8000ce0:	61fb      	str	r3, [r7, #28]
    const uint32_t heartbeatIntervalMs = 1000; // heartbeat every 1 s
 8000ce2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ce6:	61bb      	str	r3, [r7, #24]
    uint32_t lastPrint = HAL_GetTick();
 8000ce8:	f000 ffe4 	bl	8001cb4 <HAL_GetTick>
 8000cec:	6278      	str	r0, [r7, #36]	@ 0x24
    uint32_t lastHeartbeat = HAL_GetTick();
 8000cee:	f000 ffe1 	bl	8001cb4 <HAL_GetTick>
 8000cf2:	6238      	str	r0, [r7, #32]

    printf("\n\r[Combined Monitor] Starting...\n\r");
 8000cf4:	4826      	ldr	r0, [pc, #152]	@ (8000d90 <loopPrintBoth+0xb8>)
 8000cf6:	f008 fe2f 	bl	8009958 <iprintf>
    printf("ââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ\n\r");
 8000cfa:	4826      	ldr	r0, [pc, #152]	@ (8000d94 <loopPrintBoth+0xbc>)
 8000cfc:	f008 fe2c 	bl	8009958 <iprintf>

    while (1)
    {
        uint32_t now = HAL_GetTick();
 8000d00:	f000 ffd8 	bl	8001cb4 <HAL_GetTick>
 8000d04:	6178      	str	r0, [r7, #20]

        // 1) Periodically read and display both values
        if (now - lastPrint >= printIntervalMs)
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	69fa      	ldr	r2, [r7, #28]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d82e      	bhi.n	8000d70 <loopPrintBoth+0x98>
        {
            // Single FIFO drain updates both messages
            drainAndUpdateCANMessages();
 8000d12:	f7ff fdaf 	bl	8000874 <drainAndUpdateCANMessages>

            // Read encoder
            int32_t encoderCount = readEncoder(0);  // Non-blocking (already drained)
 8000d16:	2000      	movs	r0, #0
 8000d18:	f7ff fe88 	bl	8000a2c <readEncoder>
 8000d1c:	6138      	str	r0, [r7, #16]

            // Read orientation
            Orientation orient;
            bool hasOrientation = readOrientation(&orient, 0);  // Non-blocking
 8000d1e:	463b      	mov	r3, r7
 8000d20:	2100      	movs	r1, #0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff fee2 	bl	8000aec <readOrientation>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	73fb      	strb	r3, [r7, #15]

            // Display combined output on one line
            printf("Enc: %8ld | ", (long)encoderCount);
 8000d2c:	6939      	ldr	r1, [r7, #16]
 8000d2e:	481a      	ldr	r0, [pc, #104]	@ (8000d98 <loopPrintBoth+0xc0>)
 8000d30:	f008 fe12 	bl	8009958 <iprintf>
            
            if (hasOrientation) {
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d015      	beq.n	8000d66 <loopPrintBoth+0x8e>
                printf("R:%6.2fÂ° P:%6.2fÂ° Y:%6.2fÂ°\n\r", 
                       orient.roll, orient.pitch, orient.yaw);
 8000d3a:	edd7 7a00 	vldr	s15, [r7]
                printf("R:%6.2fÂ° P:%6.2fÂ° Y:%6.2fÂ°\n\r", 
 8000d3e:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                       orient.roll, orient.pitch, orient.yaw);
 8000d42:	edd7 7a01 	vldr	s15, [r7, #4]
                printf("R:%6.2fÂ° P:%6.2fÂ° Y:%6.2fÂ°\n\r", 
 8000d46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                       orient.roll, orient.pitch, orient.yaw);
 8000d4a:	edd7 6a02 	vldr	s13, [r7, #8]
                printf("R:%6.2fÂ° P:%6.2fÂ° Y:%6.2fÂ°\n\r", 
 8000d4e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000d52:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000d56:	ed8d 7b00 	vstr	d7, [sp]
 8000d5a:	ec53 2b15 	vmov	r2, r3, d5
 8000d5e:	480f      	ldr	r0, [pc, #60]	@ (8000d9c <loopPrintBoth+0xc4>)
 8000d60:	f008 fdfa 	bl	8009958 <iprintf>
 8000d64:	e002      	b.n	8000d6c <loopPrintBoth+0x94>
            } else {
                printf("Orientation: [No data]\n\r");
 8000d66:	480e      	ldr	r0, [pc, #56]	@ (8000da0 <loopPrintBoth+0xc8>)
 8000d68:	f008 fdf6 	bl	8009958 <iprintf>
            }

            lastPrint = now;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        // 2) Heartbeat every second
        if (now - lastHeartbeat >= heartbeatIntervalMs)
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	6a3b      	ldr	r3, [r7, #32]
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d805      	bhi.n	8000d88 <loopPrintBoth+0xb0>
        {
            printf("[Combined Monitor] Alive (%lu ms)\n\r", (unsigned long)now);
 8000d7c:	6979      	ldr	r1, [r7, #20]
 8000d7e:	4809      	ldr	r0, [pc, #36]	@ (8000da4 <loopPrintBoth+0xcc>)
 8000d80:	f008 fdea 	bl	8009958 <iprintf>
            lastHeartbeat = now;
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	623b      	str	r3, [r7, #32]
        }

        HAL_Delay(1);
 8000d88:	2001      	movs	r0, #1
 8000d8a:	f000 ff9f 	bl	8001ccc <HAL_Delay>
    {
 8000d8e:	e7b7      	b.n	8000d00 <loopPrintBoth+0x28>
 8000d90:	0800b974 	.word	0x0800b974
 8000d94:	0800b998 	.word	0x0800b998
 8000d98:	0800ba64 	.word	0x0800ba64
 8000d9c:	0800ba74 	.word	0x0800ba74
 8000da0:	0800b930 	.word	0x0800b930
 8000da4:	0800ba94 	.word	0x0800ba94

08000da8 <Turning_SetAngle>:
    }
}

void Turning_SetAngle(float steer)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) â (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000db2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000db6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000e48 <Turning_SetAngle+0xa0>
 8000dba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dbe:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000dc2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dc6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000e4c <Turning_SetAngle+0xa4>
 8000dca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd2:	d501      	bpl.n	8000dd8 <Turning_SetAngle+0x30>
 8000dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8000e50 <Turning_SetAngle+0xa8>)
 8000dd6:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000dd8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ddc:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000e48 <Turning_SetAngle+0xa0>
 8000de0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000de8:	dd01      	ble.n	8000dee <Turning_SetAngle+0x46>
 8000dea:	4b1a      	ldr	r3, [pc, #104]	@ (8000e54 <Turning_SetAngle+0xac>)
 8000dec:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 8000dee:	edd7 7a05 	vldr	s15, [r7, #20]
 8000df2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000e58 <Turning_SetAngle+0xb0>
 8000df6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000dfa:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000e5c <Turning_SetAngle+0xb4>
 8000dfe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e02:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000e58 <Turning_SetAngle+0xb0>
 8000e06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e0a:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 8000e0e:	4b14      	ldr	r3, [pc, #80]	@ (8000e60 <Turning_SetAngle+0xb8>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e14:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 8000e16:	ed97 0a03 	vldr	s0, [r7, #12]
 8000e1a:	f00a fca7 	bl	800b76c <lroundf>
 8000e1e:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	da01      	bge.n	8000e2a <Turning_SetAngle+0x82>
 8000e26:	2300      	movs	r3, #0
 8000e28:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	68ba      	ldr	r2, [r7, #8]
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d201      	bcs.n	8000e36 <Turning_SetAngle+0x8e>
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 8000e36:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <Turning_SetAngle+0xb8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000e3e:	bf00      	nop
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	42b40000 	.word	0x42b40000
 8000e4c:	c2b40000 	.word	0xc2b40000
 8000e50:	c2b40000 	.word	0xc2b40000
 8000e54:	42b40000 	.word	0x42b40000
 8000e58:	447a0000 	.word	0x447a0000
 8000e5c:	43340000 	.word	0x43340000
 8000e60:	24000334 	.word	0x24000334

08000e64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000e6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e6e:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	da01      	bge.n	8000e7a <main+0x16>
  {
  Error_Handler();
 8000e76:	f000 fb49 	bl	800150c <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e7a:	f000 fe95 	bl	8001ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e7e:	f000 f84f 	bl	8000f20 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000e82:	4b23      	ldr	r3, [pc, #140]	@ (8000f10 <main+0xac>)
 8000e84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e88:	4a21      	ldr	r2, [pc, #132]	@ (8000f10 <main+0xac>)
 8000e8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e92:	4b1f      	ldr	r3, [pc, #124]	@ (8000f10 <main+0xac>)
 8000e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e9c:	603b      	str	r3, [r7, #0]
 8000e9e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	f002 fd99 	bl	80039d8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f002 fdaf 	bl	8003a0c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000eae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000eb2:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000eb4:	bf00      	nop
 8000eb6:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <main+0xac>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d104      	bne.n	8000ecc <main+0x68>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	1e5a      	subs	r2, r3, #1
 8000ec6:	607a      	str	r2, [r7, #4]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	dcf4      	bgt.n	8000eb6 <main+0x52>
if ( timeout < 0 )
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	da01      	bge.n	8000ed6 <main+0x72>
{
Error_Handler();
 8000ed2:	f000 fb1b 	bl	800150c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed6:	f000 fa87 	bl	80013e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000eda:	f000 fa39 	bl	8001350 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000ede:	f000 f89b 	bl	8001018 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000ee2:	f000 f94d 	bl	8001180 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000ee6:	f000 f999 	bl	800121c <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000eea:	f000 f9e5 	bl	80012b8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4808      	ldr	r0, [pc, #32]	@ (8000f14 <main+0xb0>)
 8000ef2:	f005 fcc3 	bl	800687c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <main+0xb4>)
 8000efa:	f005 fcbf 	bl	800687c <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8000efe:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8000f1c <main+0xb8>
 8000f02:	f7ff ff51 	bl	8000da8 <Turning_SetAngle>
//  loopPrintAllCAN();
  loopPrintBoth();
 8000f06:	f7ff fee7 	bl	8000cd8 <loopPrintBoth>
//  loopPrintOrientation();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f0a:	bf00      	nop
 8000f0c:	e7fd      	b.n	8000f0a <main+0xa6>
 8000f0e:	bf00      	nop
 8000f10:	58024400 	.word	0x58024400
 8000f14:	24000334 	.word	0x24000334
 8000f18:	24000380 	.word	0x24000380
 8000f1c:	00000000 	.word	0x00000000

08000f20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b09c      	sub	sp, #112	@ 0x70
 8000f24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2a:	224c      	movs	r2, #76	@ 0x4c
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f008 fd67 	bl	8009a02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	2220      	movs	r2, #32
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f008 fd61 	bl	8009a02 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000f40:	2004      	movs	r0, #4
 8000f42:	f002 fd77 	bl	8003a34 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f46:	2300      	movs	r3, #0
 8000f48:	603b      	str	r3, [r7, #0]
 8000f4a:	4b31      	ldr	r3, [pc, #196]	@ (8001010 <SystemClock_Config+0xf0>)
 8000f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f4e:	4a30      	ldr	r2, [pc, #192]	@ (8001010 <SystemClock_Config+0xf0>)
 8000f50:	f023 0301 	bic.w	r3, r3, #1
 8000f54:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000f56:	4b2e      	ldr	r3, [pc, #184]	@ (8001010 <SystemClock_Config+0xf0>)
 8000f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	603b      	str	r3, [r7, #0]
 8000f60:	4b2c      	ldr	r3, [pc, #176]	@ (8001014 <SystemClock_Config+0xf4>)
 8000f62:	699b      	ldr	r3, [r3, #24]
 8000f64:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f68:	4a2a      	ldr	r2, [pc, #168]	@ (8001014 <SystemClock_Config+0xf4>)
 8000f6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f6e:	6193      	str	r3, [r2, #24]
 8000f70:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <SystemClock_Config+0xf4>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f78:	603b      	str	r3, [r7, #0]
 8000f7a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f7c:	bf00      	nop
 8000f7e:	4b25      	ldr	r3, [pc, #148]	@ (8001014 <SystemClock_Config+0xf4>)
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f8a:	d1f8      	bne.n	8000f7e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000f90:	2301      	movs	r3, #1
 8000f92:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f94:	2340      	movs	r3, #64	@ 0x40
 8000f96:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fa0:	2304      	movs	r3, #4
 8000fa2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fa4:	230a      	movs	r3, #10
 8000fa6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fac:	2304      	movs	r3, #4
 8000fae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000fb4:	230c      	movs	r3, #12
 8000fb6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f002 fd8f 	bl	8003ae8 <HAL_RCC_OscConfig>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000fd0:	f000 fa9c 	bl	800150c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd4:	233f      	movs	r3, #63	@ 0x3f
 8000fd6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000fe8:	2340      	movs	r3, #64	@ 0x40
 8000fea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f003 f9cf 	bl	800439c <HAL_RCC_ClockConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001004:	f000 fa82 	bl	800150c <Error_Handler>
  }
}
 8001008:	bf00      	nop
 800100a:	3770      	adds	r7, #112	@ 0x70
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	58000400 	.word	0x58000400
 8001014:	58024800 	.word	0x58024800

08001018 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800101e:	4b54      	ldr	r3, [pc, #336]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001020:	4a54      	ldr	r2, [pc, #336]	@ (8001174 <MX_FDCAN1_Init+0x15c>)
 8001022:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001024:	4b52      	ldr	r3, [pc, #328]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800102a:	4b51      	ldr	r3, [pc, #324]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800102c:	2200      	movs	r2, #0
 800102e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001030:	4b4f      	ldr	r3, [pc, #316]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001032:	2200      	movs	r2, #0
 8001034:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001036:	4b4e      	ldr	r3, [pc, #312]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001038:	2200      	movs	r2, #0
 800103a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800103c:	4b4c      	ldr	r3, [pc, #304]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800103e:	2201      	movs	r2, #1
 8001040:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001042:	4b4b      	ldr	r3, [pc, #300]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001044:	2202      	movs	r2, #2
 8001046:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8001048:	4b49      	ldr	r3, [pc, #292]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800104a:	2208      	movs	r2, #8
 800104c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 800104e:	4b48      	ldr	r3, [pc, #288]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001050:	221f      	movs	r2, #31
 8001052:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8001054:	4b46      	ldr	r3, [pc, #280]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001056:	2208      	movs	r2, #8
 8001058:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800105a:	4b45      	ldr	r3, [pc, #276]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800105c:	2201      	movs	r2, #1
 800105e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001060:	4b43      	ldr	r3, [pc, #268]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001062:	2201      	movs	r2, #1
 8001064:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001066:	4b42      	ldr	r3, [pc, #264]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001068:	2201      	movs	r2, #1
 800106a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800106c:	4b40      	ldr	r3, [pc, #256]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800106e:	2201      	movs	r2, #1
 8001070:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001072:	4b3f      	ldr	r3, [pc, #252]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001074:	2200      	movs	r2, #0
 8001076:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8001078:	4b3d      	ldr	r3, [pc, #244]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800107a:	2201      	movs	r2, #1
 800107c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800107e:	4b3c      	ldr	r3, [pc, #240]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001080:	2200      	movs	r2, #0
 8001082:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8001084:	4b3a      	ldr	r3, [pc, #232]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001086:	2232      	movs	r2, #50	@ 0x32
 8001088:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800108a:	4b39      	ldr	r3, [pc, #228]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800108c:	2204      	movs	r2, #4
 800108e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001090:	4b37      	ldr	r3, [pc, #220]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001092:	2200      	movs	r2, #0
 8001094:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001096:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001098:	2204      	movs	r2, #4
 800109a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 800109c:	4b34      	ldr	r3, [pc, #208]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800109e:	2200      	movs	r2, #0
 80010a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80010a2:	4b33      	ldr	r3, [pc, #204]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 80010a4:	2204      	movs	r2, #4
 80010a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80010a8:	4b31      	ldr	r3, [pc, #196]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80010ae:	4b30      	ldr	r3, [pc, #192]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 80010b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80010ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 80010bc:	2200      	movs	r2, #0
 80010be:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80010c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 80010c2:	2204      	movs	r2, #4
 80010c4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80010c6:	482a      	ldr	r0, [pc, #168]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 80010c8:	f001 fca4 	bl	8002a14 <HAL_FDCAN_Init>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80010d2:	f000 fa1b 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  /*AAO+*/
          sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80010d6:	4b28      	ldr	r3, [pc, #160]	@ (8001178 <MX_FDCAN1_Init+0x160>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
          sFilterConfig.FilterIndex = 0;
 80010dc:	4b26      	ldr	r3, [pc, #152]	@ (8001178 <MX_FDCAN1_Init+0x160>)
 80010de:	2200      	movs	r2, #0
 80010e0:	605a      	str	r2, [r3, #4]
          sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80010e2:	4b25      	ldr	r3, [pc, #148]	@ (8001178 <MX_FDCAN1_Init+0x160>)
 80010e4:	2202      	movs	r2, #2
 80010e6:	609a      	str	r2, [r3, #8]
          sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80010e8:	4b23      	ldr	r3, [pc, #140]	@ (8001178 <MX_FDCAN1_Init+0x160>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	60da      	str	r2, [r3, #12]
          sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 80010ee:	4b22      	ldr	r3, [pc, #136]	@ (8001178 <MX_FDCAN1_Init+0x160>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
          sFilterConfig.FilterID2 = 0x000;   // mask = 0 â accept all messages
 80010f4:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <MX_FDCAN1_Init+0x160>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	615a      	str	r2, [r3, #20]

          /* Configure global filter to reject all non-matching frames */
          HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 80010fa:	2301      	movs	r3, #1
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2301      	movs	r3, #1
 8001100:	2202      	movs	r2, #2
 8001102:	2102      	movs	r1, #2
 8001104:	481a      	ldr	r0, [pc, #104]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001106:	f001 fed9 	bl	8002ebc <HAL_FDCAN_ConfigGlobalFilter>
                                       FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

          if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 800110a:	491b      	ldr	r1, [pc, #108]	@ (8001178 <MX_FDCAN1_Init+0x160>)
 800110c:	4818      	ldr	r0, [pc, #96]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800110e:	f001 fe5f 	bl	8002dd0 <HAL_FDCAN_ConfigFilter>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_FDCAN1_Init+0x104>
            {
               /* Filter configuration Error */
               Error_Handler();
 8001118:	f000 f9f8 	bl	800150c <Error_Handler>
            }
           /* Start the FDCAN module */
          if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 800111c:	4814      	ldr	r0, [pc, #80]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 800111e:	f001 fefa 	bl	8002f16 <HAL_FDCAN_Start>
            }
               /* Start Error */
          if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8001122:	2200      	movs	r2, #0
 8001124:	2101      	movs	r1, #1
 8001126:	4812      	ldr	r0, [pc, #72]	@ (8001170 <MX_FDCAN1_Init+0x158>)
 8001128:	f002 f88c 	bl	8003244 <HAL_FDCAN_ActivateNotification>
            }
               /* Notification Error */

           /* Configure Tx buffer message */
          TxHeader.Identifier = 0x111;
 800112c:	4b13      	ldr	r3, [pc, #76]	@ (800117c <MX_FDCAN1_Init+0x164>)
 800112e:	f240 1211 	movw	r2, #273	@ 0x111
 8001132:	601a      	str	r2, [r3, #0]
          TxHeader.IdType = FDCAN_STANDARD_ID;
 8001134:	4b11      	ldr	r3, [pc, #68]	@ (800117c <MX_FDCAN1_Init+0x164>)
 8001136:	2200      	movs	r2, #0
 8001138:	605a      	str	r2, [r3, #4]
          TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800113a:	4b10      	ldr	r3, [pc, #64]	@ (800117c <MX_FDCAN1_Init+0x164>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
          TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001140:	4b0e      	ldr	r3, [pc, #56]	@ (800117c <MX_FDCAN1_Init+0x164>)
 8001142:	2209      	movs	r2, #9
 8001144:	60da      	str	r2, [r3, #12]
          TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001146:	4b0d      	ldr	r3, [pc, #52]	@ (800117c <MX_FDCAN1_Init+0x164>)
 8001148:	2200      	movs	r2, #0
 800114a:	611a      	str	r2, [r3, #16]
          TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800114c:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <MX_FDCAN1_Init+0x164>)
 800114e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001152:	615a      	str	r2, [r3, #20]
          TxHeader.FDFormat = FDCAN_FD_CAN;
 8001154:	4b09      	ldr	r3, [pc, #36]	@ (800117c <MX_FDCAN1_Init+0x164>)
 8001156:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800115a:	619a      	str	r2, [r3, #24]
          TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800115c:	4b07      	ldr	r3, [pc, #28]	@ (800117c <MX_FDCAN1_Init+0x164>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
          TxHeader.MessageMarker = 0x00;
 8001162:	4b06      	ldr	r3, [pc, #24]	@ (800117c <MX_FDCAN1_Init+0x164>)
 8001164:	2200      	movs	r2, #0
 8001166:	621a      	str	r2, [r3, #32]
         /*AAO-*/
  /* USER CODE END FDCAN1_Init 2 */

}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	24000294 	.word	0x24000294
 8001174:	4000a000 	.word	0x4000a000
 8001178:	240004f4 	.word	0x240004f4
 800117c:	24000514 	.word	0x24000514

08001180 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	609a      	str	r2, [r3, #8]
 8001190:	60da      	str	r2, [r3, #12]
 8001192:	611a      	str	r2, [r3, #16]
 8001194:	615a      	str	r2, [r3, #20]
 8001196:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001198:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <MX_TIM13_Init+0x94>)
 800119a:	4a1f      	ldr	r2, [pc, #124]	@ (8001218 <MX_TIM13_Init+0x98>)
 800119c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 800119e:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011a0:	224f      	movs	r2, #79	@ 0x4f
 80011a2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 80011aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011ac:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80011b0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b2:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b8:	4b16      	ldr	r3, [pc, #88]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80011be:	4815      	ldr	r0, [pc, #84]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011c0:	f005 faa4 	bl	800670c <HAL_TIM_Base_Init>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80011ca:	f000 f99f 	bl	800150c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80011ce:	4811      	ldr	r0, [pc, #68]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011d0:	f005 faf3 	bl	80067ba <HAL_TIM_PWM_Init>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80011da:	f000 f997 	bl	800150c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011de:	2360      	movs	r3, #96	@ 0x60
 80011e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80011e2:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80011e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	2200      	movs	r2, #0
 80011f4:	4619      	mov	r1, r3
 80011f6:	4807      	ldr	r0, [pc, #28]	@ (8001214 <MX_TIM13_Init+0x94>)
 80011f8:	f005 fc4e 	bl	8006a98 <HAL_TIM_PWM_ConfigChannel>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8001202:	f000 f983 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001206:	4803      	ldr	r0, [pc, #12]	@ (8001214 <MX_TIM13_Init+0x94>)
 8001208:	f000 fa6a 	bl	80016e0 <HAL_TIM_MspPostInit>

}
 800120c:	bf00      	nop
 800120e:	3720      	adds	r7, #32
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	24000334 	.word	0x24000334
 8001218:	40001c00 	.word	0x40001c00

0800121c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
 8001230:	615a      	str	r2, [r3, #20]
 8001232:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001234:	4b1e      	ldr	r3, [pc, #120]	@ (80012b0 <MX_TIM14_Init+0x94>)
 8001236:	4a1f      	ldr	r2, [pc, #124]	@ (80012b4 <MX_TIM14_Init+0x98>)
 8001238:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 800123a:	4b1d      	ldr	r3, [pc, #116]	@ (80012b0 <MX_TIM14_Init+0x94>)
 800123c:	224f      	movs	r2, #79	@ 0x4f
 800123e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001240:	4b1b      	ldr	r3, [pc, #108]	@ (80012b0 <MX_TIM14_Init+0x94>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8001246:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <MX_TIM14_Init+0x94>)
 8001248:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800124c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124e:	4b18      	ldr	r3, [pc, #96]	@ (80012b0 <MX_TIM14_Init+0x94>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001254:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <MX_TIM14_Init+0x94>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800125a:	4815      	ldr	r0, [pc, #84]	@ (80012b0 <MX_TIM14_Init+0x94>)
 800125c:	f005 fa56 	bl	800670c <HAL_TIM_Base_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001266:	f000 f951 	bl	800150c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800126a:	4811      	ldr	r0, [pc, #68]	@ (80012b0 <MX_TIM14_Init+0x94>)
 800126c:	f005 faa5 	bl	80067ba <HAL_TIM_PWM_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001276:	f000 f949 	bl	800150c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800127a:	2360      	movs	r3, #96	@ 0x60
 800127c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 800127e:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001282:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001284:	2300      	movs	r3, #0
 8001286:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800128c:	1d3b      	adds	r3, r7, #4
 800128e:	2200      	movs	r2, #0
 8001290:	4619      	mov	r1, r3
 8001292:	4807      	ldr	r0, [pc, #28]	@ (80012b0 <MX_TIM14_Init+0x94>)
 8001294:	f005 fc00 	bl	8006a98 <HAL_TIM_PWM_ConfigChannel>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 800129e:	f000 f935 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 80012a2:	4803      	ldr	r0, [pc, #12]	@ (80012b0 <MX_TIM14_Init+0x94>)
 80012a4:	f000 fa1c 	bl	80016e0 <HAL_TIM_MspPostInit>

}
 80012a8:	bf00      	nop
 80012aa:	3720      	adds	r7, #32
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	24000380 	.word	0x24000380
 80012b4:	40002000 	.word	0x40002000

080012b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012bc:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012be:	4a23      	ldr	r2, [pc, #140]	@ (800134c <MX_USART2_UART_Init+0x94>)
 80012c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80012c2:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012c4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80012c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012de:	220c      	movs	r2, #12
 80012e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012e2:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e8:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ee:	4b16      	ldr	r3, [pc, #88]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012f4:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012fa:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001300:	4811      	ldr	r0, [pc, #68]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 8001302:	f006 f878 	bl	80073f6 <HAL_UART_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800130c:	f000 f8fe 	bl	800150c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001310:	2100      	movs	r1, #0
 8001312:	480d      	ldr	r0, [pc, #52]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 8001314:	f007 fd60 	bl	8008dd8 <HAL_UARTEx_SetTxFifoThreshold>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800131e:	f000 f8f5 	bl	800150c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001322:	2100      	movs	r1, #0
 8001324:	4808      	ldr	r0, [pc, #32]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 8001326:	f007 fd95 	bl	8008e54 <HAL_UARTEx_SetRxFifoThreshold>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001330:	f000 f8ec 	bl	800150c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001334:	4804      	ldr	r0, [pc, #16]	@ (8001348 <MX_USART2_UART_Init+0x90>)
 8001336:	f007 fd16 	bl	8008d66 <HAL_UARTEx_DisableFifoMode>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001340:	f000 f8e4 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}
 8001348:	240003cc 	.word	0x240003cc
 800134c:	40004400 	.word	0x40004400

08001350 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001354:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 8001356:	4a23      	ldr	r2, [pc, #140]	@ (80013e4 <MX_USART3_UART_Init+0x94>)
 8001358:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 800135c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001360:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001362:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001368:	4b1d      	ldr	r3, [pc, #116]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800136e:	4b1c      	ldr	r3, [pc, #112]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001374:	4b1a      	ldr	r3, [pc, #104]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 8001376:	220c      	movs	r2, #12
 8001378:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137a:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001380:	4b17      	ldr	r3, [pc, #92]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001386:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 8001388:	2200      	movs	r2, #0
 800138a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800138c:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 800138e:	2200      	movs	r2, #0
 8001390:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001392:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 8001394:	2200      	movs	r2, #0
 8001396:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001398:	4811      	ldr	r0, [pc, #68]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 800139a:	f006 f82c 	bl	80073f6 <HAL_UART_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80013a4:	f000 f8b2 	bl	800150c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013a8:	2100      	movs	r1, #0
 80013aa:	480d      	ldr	r0, [pc, #52]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 80013ac:	f007 fd14 	bl	8008dd8 <HAL_UARTEx_SetTxFifoThreshold>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80013b6:	f000 f8a9 	bl	800150c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ba:	2100      	movs	r1, #0
 80013bc:	4808      	ldr	r0, [pc, #32]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 80013be:	f007 fd49 	bl	8008e54 <HAL_UARTEx_SetRxFifoThreshold>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80013c8:	f000 f8a0 	bl	800150c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80013cc:	4804      	ldr	r0, [pc, #16]	@ (80013e0 <MX_USART3_UART_Init+0x90>)
 80013ce:	f007 fcca 	bl	8008d66 <HAL_UARTEx_DisableFifoMode>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80013d8:	f000 f898 	bl	800150c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	24000460 	.word	0x24000460
 80013e4:	40004800 	.word	0x40004800

080013e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08c      	sub	sp, #48	@ 0x30
 80013ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ee:	f107 031c 	add.w	r3, r7, #28
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	4b40      	ldr	r3, [pc, #256]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001404:	4a3e      	ldr	r2, [pc, #248]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001406:	f043 0304 	orr.w	r3, r3, #4
 800140a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800140e:	4b3c      	ldr	r3, [pc, #240]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	61bb      	str	r3, [r7, #24]
 800141a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800141c:	4b38      	ldr	r3, [pc, #224]	@ (8001500 <MX_GPIO_Init+0x118>)
 800141e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001422:	4a37      	ldr	r2, [pc, #220]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001424:	f043 0320 	orr.w	r3, r3, #32
 8001428:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800142c:	4b34      	ldr	r3, [pc, #208]	@ (8001500 <MX_GPIO_Init+0x118>)
 800142e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001432:	f003 0320 	and.w	r3, r3, #32
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800143a:	4b31      	ldr	r3, [pc, #196]	@ (8001500 <MX_GPIO_Init+0x118>)
 800143c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001440:	4a2f      	ldr	r2, [pc, #188]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800144a:	4b2d      	ldr	r3, [pc, #180]	@ (8001500 <MX_GPIO_Init+0x118>)
 800144c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001458:	4b29      	ldr	r3, [pc, #164]	@ (8001500 <MX_GPIO_Init+0x118>)
 800145a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800145e:	4a28      	ldr	r2, [pc, #160]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001468:	4b25      	ldr	r3, [pc, #148]	@ (8001500 <MX_GPIO_Init+0x118>)
 800146a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	4b22      	ldr	r3, [pc, #136]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001478:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147c:	4a20      	ldr	r2, [pc, #128]	@ (8001500 <MX_GPIO_Init+0x118>)
 800147e:	f043 0302 	orr.w	r3, r3, #2
 8001482:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001486:	4b1e      	ldr	r3, [pc, #120]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001488:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001494:	4b1a      	ldr	r3, [pc, #104]	@ (8001500 <MX_GPIO_Init+0x118>)
 8001496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149a:	4a19      	ldr	r2, [pc, #100]	@ (8001500 <MX_GPIO_Init+0x118>)
 800149c:	f043 0308 	orr.w	r3, r3, #8
 80014a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014a4:	4b16      	ldr	r3, [pc, #88]	@ (8001500 <MX_GPIO_Init+0x118>)
 80014a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f244 0101 	movw	r1, #16385	@ 0x4001
 80014b8:	4812      	ldr	r0, [pc, #72]	@ (8001504 <MX_GPIO_Init+0x11c>)
 80014ba:	f002 fa73 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c4:	2300      	movs	r3, #0
 80014c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 031c 	add.w	r3, r7, #28
 80014d0:	4619      	mov	r1, r3
 80014d2:	480d      	ldr	r0, [pc, #52]	@ (8001508 <MX_GPIO_Init+0x120>)
 80014d4:	f002 f8b6 	bl	8003644 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 80014d8:	f244 0301 	movw	r3, #16385	@ 0x4001
 80014dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014de:	2301      	movs	r3, #1
 80014e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	2300      	movs	r3, #0
 80014e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ea:	f107 031c 	add.w	r3, r7, #28
 80014ee:	4619      	mov	r1, r3
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <MX_GPIO_Init+0x11c>)
 80014f2:	f002 f8a7 	bl	8003644 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014f6:	bf00      	nop
 80014f8:	3730      	adds	r7, #48	@ 0x30
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	58024400 	.word	0x58024400
 8001504:	58020400 	.word	0x58020400
 8001508:	58020800 	.word	0x58020800

0800150c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001510:	b672      	cpsid	i
}
 8001512:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <Error_Handler+0x8>

08001518 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001520:	1d39      	adds	r1, r7, #4
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
 8001526:	2201      	movs	r2, #1
 8001528:	4803      	ldr	r0, [pc, #12]	@ (8001538 <__io_putchar+0x20>)
 800152a:	f005 ffb4 	bl	8007496 <HAL_UART_Transmit>
  return ch;
 800152e:	687b      	ldr	r3, [r7, #4]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	24000460 	.word	0x24000460

0800153c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001542:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <HAL_MspInit+0x30>)
 8001544:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001548:	4a08      	ldr	r2, [pc, #32]	@ (800156c <HAL_MspInit+0x30>)
 800154a:	f043 0302 	orr.w	r3, r3, #2
 800154e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001552:	4b06      	ldr	r3, [pc, #24]	@ (800156c <HAL_MspInit+0x30>)
 8001554:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	58024400 	.word	0x58024400

08001570 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b0ba      	sub	sp, #232	@ 0xe8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	22c0      	movs	r2, #192	@ 0xc0
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f008 fa36 	bl	8009a02 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a31      	ldr	r2, [pc, #196]	@ (8001660 <HAL_FDCAN_MspInit+0xf0>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d15b      	bne.n	8001658 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80015a0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015a4:	f04f 0300 	mov.w	r3, #0
 80015a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80015ac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80015b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015b4:	f107 0310 	add.w	r3, r7, #16
 80015b8:	4618      	mov	r0, r3
 80015ba:	f003 fa7b 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80015c4:	f7ff ffa2 	bl	800150c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80015c8:	4b26      	ldr	r3, [pc, #152]	@ (8001664 <HAL_FDCAN_MspInit+0xf4>)
 80015ca:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80015ce:	4a25      	ldr	r2, [pc, #148]	@ (8001664 <HAL_FDCAN_MspInit+0xf4>)
 80015d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015d4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80015d8:	4b22      	ldr	r3, [pc, #136]	@ (8001664 <HAL_FDCAN_MspInit+0xf4>)
 80015da:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80015de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001664 <HAL_FDCAN_MspInit+0xf4>)
 80015e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001664 <HAL_FDCAN_MspInit+0xf4>)
 80015ee:	f043 0308 	orr.w	r3, r3, #8
 80015f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001664 <HAL_FDCAN_MspInit+0xf4>)
 80015f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015fc:	f003 0308 	and.w	r3, r3, #8
 8001600:	60bb      	str	r3, [r7, #8]
 8001602:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001604:	2301      	movs	r3, #1
 8001606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160a:	2302      	movs	r3, #2
 800160c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001616:	2303      	movs	r3, #3
 8001618:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800161c:	2309      	movs	r3, #9
 800161e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001622:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001626:	4619      	mov	r1, r3
 8001628:	480f      	ldr	r0, [pc, #60]	@ (8001668 <HAL_FDCAN_MspInit+0xf8>)
 800162a:	f002 f80b 	bl	8003644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 800162e:	2302      	movs	r3, #2
 8001630:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800163a:	2301      	movs	r3, #1
 800163c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001640:	2303      	movs	r3, #3
 8001642:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001646:	2309      	movs	r3, #9
 8001648:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 800164c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001650:	4619      	mov	r1, r3
 8001652:	4805      	ldr	r0, [pc, #20]	@ (8001668 <HAL_FDCAN_MspInit+0xf8>)
 8001654:	f001 fff6 	bl	8003644 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001658:	bf00      	nop
 800165a:	37e8      	adds	r7, #232	@ 0xe8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	4000a000 	.word	0x4000a000
 8001664:	58024400 	.word	0x58024400
 8001668:	58020c00 	.word	0x58020c00

0800166c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a16      	ldr	r2, [pc, #88]	@ (80016d4 <HAL_TIM_Base_MspInit+0x68>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d10f      	bne.n	800169e <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800167e:	4b16      	ldr	r3, [pc, #88]	@ (80016d8 <HAL_TIM_Base_MspInit+0x6c>)
 8001680:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001684:	4a14      	ldr	r2, [pc, #80]	@ (80016d8 <HAL_TIM_Base_MspInit+0x6c>)
 8001686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800168a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800168e:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <HAL_TIM_Base_MspInit+0x6c>)
 8001690:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 800169c:	e013      	b.n	80016c6 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a0e      	ldr	r2, [pc, #56]	@ (80016dc <HAL_TIM_Base_MspInit+0x70>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d10e      	bne.n	80016c6 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <HAL_TIM_Base_MspInit+0x6c>)
 80016aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016ae:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <HAL_TIM_Base_MspInit+0x6c>)
 80016b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <HAL_TIM_Base_MspInit+0x6c>)
 80016ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
}
 80016c6:	bf00      	nop
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40001c00 	.word	0x40001c00
 80016d8:	58024400 	.word	0x58024400
 80016dc:	40002000 	.word	0x40002000

080016e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	@ 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a26      	ldr	r2, [pc, #152]	@ (8001798 <HAL_TIM_MspPostInit+0xb8>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d120      	bne.n	8001744 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001702:	4b26      	ldr	r3, [pc, #152]	@ (800179c <HAL_TIM_MspPostInit+0xbc>)
 8001704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001708:	4a24      	ldr	r2, [pc, #144]	@ (800179c <HAL_TIM_MspPostInit+0xbc>)
 800170a:	f043 0320 	orr.w	r3, r3, #32
 800170e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001712:	4b22      	ldr	r3, [pc, #136]	@ (800179c <HAL_TIM_MspPostInit+0xbc>)
 8001714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001718:	f003 0320 	and.w	r3, r3, #32
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001720:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001726:	2302      	movs	r3, #2
 8001728:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172e:	2300      	movs	r3, #0
 8001730:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001732:	2309      	movs	r3, #9
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001736:	f107 0314 	add.w	r3, r7, #20
 800173a:	4619      	mov	r1, r3
 800173c:	4818      	ldr	r0, [pc, #96]	@ (80017a0 <HAL_TIM_MspPostInit+0xc0>)
 800173e:	f001 ff81 	bl	8003644 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001742:	e024      	b.n	800178e <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a16      	ldr	r2, [pc, #88]	@ (80017a4 <HAL_TIM_MspPostInit+0xc4>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d11f      	bne.n	800178e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <HAL_TIM_MspPostInit+0xbc>)
 8001750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001754:	4a11      	ldr	r2, [pc, #68]	@ (800179c <HAL_TIM_MspPostInit+0xbc>)
 8001756:	f043 0320 	orr.w	r3, r3, #32
 800175a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800175e:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <HAL_TIM_MspPostInit+0xbc>)
 8001760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001764:	f003 0320 	and.w	r3, r3, #32
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800176c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800177e:	2309      	movs	r3, #9
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	4805      	ldr	r0, [pc, #20]	@ (80017a0 <HAL_TIM_MspPostInit+0xc0>)
 800178a:	f001 ff5b 	bl	8003644 <HAL_GPIO_Init>
}
 800178e:	bf00      	nop
 8001790:	3728      	adds	r7, #40	@ 0x28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40001c00 	.word	0x40001c00
 800179c:	58024400 	.word	0x58024400
 80017a0:	58021400 	.word	0x58021400
 80017a4:	40002000 	.word	0x40002000

080017a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b0bc      	sub	sp, #240	@ 0xf0
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017c0:	f107 0318 	add.w	r3, r7, #24
 80017c4:	22c0      	movs	r2, #192	@ 0xc0
 80017c6:	2100      	movs	r1, #0
 80017c8:	4618      	mov	r0, r3
 80017ca:	f008 f91a 	bl	8009a02 <memset>
  if(huart->Instance==USART2)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a55      	ldr	r2, [pc, #340]	@ (8001928 <HAL_UART_MspInit+0x180>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d14e      	bne.n	8001876 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80017d8:	f04f 0202 	mov.w	r2, #2
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80017e4:	2300      	movs	r3, #0
 80017e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017ea:	f107 0318 	add.w	r3, r7, #24
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 f960 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80017fa:	f7ff fe87 	bl	800150c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017fe:	4b4b      	ldr	r3, [pc, #300]	@ (800192c <HAL_UART_MspInit+0x184>)
 8001800:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001804:	4a49      	ldr	r2, [pc, #292]	@ (800192c <HAL_UART_MspInit+0x184>)
 8001806:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800180a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800180e:	4b47      	ldr	r3, [pc, #284]	@ (800192c <HAL_UART_MspInit+0x184>)
 8001810:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001818:	617b      	str	r3, [r7, #20]
 800181a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181c:	4b43      	ldr	r3, [pc, #268]	@ (800192c <HAL_UART_MspInit+0x184>)
 800181e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001822:	4a42      	ldr	r2, [pc, #264]	@ (800192c <HAL_UART_MspInit+0x184>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800182c:	4b3f      	ldr	r3, [pc, #252]	@ (800192c <HAL_UART_MspInit+0x184>)
 800182e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800183a:	230c      	movs	r3, #12
 800183c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2302      	movs	r3, #2
 8001842:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184c:	2300      	movs	r3, #0
 800184e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001852:	2307      	movs	r3, #7
 8001854:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001858:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800185c:	4619      	mov	r1, r3
 800185e:	4834      	ldr	r0, [pc, #208]	@ (8001930 <HAL_UART_MspInit+0x188>)
 8001860:	f001 fef0 	bl	8003644 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001864:	2200      	movs	r2, #0
 8001866:	2100      	movs	r1, #0
 8001868:	2026      	movs	r0, #38	@ 0x26
 800186a:	f000 fb3a 	bl	8001ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800186e:	2026      	movs	r0, #38	@ 0x26
 8001870:	f000 fb51 	bl	8001f16 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001874:	e053      	b.n	800191e <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a2e      	ldr	r2, [pc, #184]	@ (8001934 <HAL_UART_MspInit+0x18c>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d14e      	bne.n	800191e <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001880:	f04f 0202 	mov.w	r2, #2
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800188c:	2300      	movs	r3, #0
 800188e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001892:	f107 0318 	add.w	r3, r7, #24
 8001896:	4618      	mov	r0, r3
 8001898:	f003 f90c 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80018a2:	f7ff fe33 	bl	800150c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018a6:	4b21      	ldr	r3, [pc, #132]	@ (800192c <HAL_UART_MspInit+0x184>)
 80018a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018ac:	4a1f      	ldr	r2, [pc, #124]	@ (800192c <HAL_UART_MspInit+0x184>)
 80018ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018b2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80018b6:	4b1d      	ldr	r3, [pc, #116]	@ (800192c <HAL_UART_MspInit+0x184>)
 80018b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018c4:	4b19      	ldr	r3, [pc, #100]	@ (800192c <HAL_UART_MspInit+0x184>)
 80018c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ca:	4a18      	ldr	r2, [pc, #96]	@ (800192c <HAL_UART_MspInit+0x184>)
 80018cc:	f043 0308 	orr.w	r3, r3, #8
 80018d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018d4:	4b15      	ldr	r3, [pc, #84]	@ (800192c <HAL_UART_MspInit+0x184>)
 80018d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80018e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ea:	2302      	movs	r3, #2
 80018ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	2300      	movs	r3, #0
 80018f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018fc:	2307      	movs	r3, #7
 80018fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001902:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001906:	4619      	mov	r1, r3
 8001908:	480b      	ldr	r0, [pc, #44]	@ (8001938 <HAL_UART_MspInit+0x190>)
 800190a:	f001 fe9b 	bl	8003644 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	2027      	movs	r0, #39	@ 0x27
 8001914:	f000 fae5 	bl	8001ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001918:	2027      	movs	r0, #39	@ 0x27
 800191a:	f000 fafc 	bl	8001f16 <HAL_NVIC_EnableIRQ>
}
 800191e:	bf00      	nop
 8001920:	37f0      	adds	r7, #240	@ 0xf0
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40004400 	.word	0x40004400
 800192c:	58024400 	.word	0x58024400
 8001930:	58020000 	.word	0x58020000
 8001934:	40004800 	.word	0x40004800
 8001938:	58020c00 	.word	0x58020c00

0800193c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <NMI_Handler+0x4>

08001944 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <HardFault_Handler+0x4>

0800194c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <MemManage_Handler+0x4>

08001954 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <BusFault_Handler+0x4>

0800195c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <UsageFault_Handler+0x4>

08001964 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr

08001972 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001992:	f000 f97b 	bl	8001c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
	...

0800199c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019a0:	4802      	ldr	r0, [pc, #8]	@ (80019ac <USART2_IRQHandler+0x10>)
 80019a2:	f005 fe07 	bl	80075b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	240003cc 	.word	0x240003cc

080019b0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80019b4:	4802      	ldr	r0, [pc, #8]	@ (80019c0 <USART3_IRQHandler+0x10>)
 80019b6:	f005 fdfd 	bl	80075b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	24000460 	.word	0x24000460

080019c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return 1;
 80019c8:	2301      	movs	r3, #1
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <_kill>:

int _kill(int pid, int sig)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019de:	f008 f863 	bl	8009aa8 <__errno>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2216      	movs	r2, #22
 80019e6:	601a      	str	r2, [r3, #0]
  return -1;
 80019e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <_exit>:

void _exit (int status)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	f7ff ffe7 	bl	80019d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a06:	bf00      	nop
 8001a08:	e7fd      	b.n	8001a06 <_exit+0x12>

08001a0a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b086      	sub	sp, #24
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	60f8      	str	r0, [r7, #12]
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a16:	2300      	movs	r3, #0
 8001a18:	617b      	str	r3, [r7, #20]
 8001a1a:	e00a      	b.n	8001a32 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a1c:	f3af 8000 	nop.w
 8001a20:	4601      	mov	r1, r0
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	1c5a      	adds	r2, r3, #1
 8001a26:	60ba      	str	r2, [r7, #8]
 8001a28:	b2ca      	uxtb	r2, r1
 8001a2a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	617b      	str	r3, [r7, #20]
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	dbf0      	blt.n	8001a1c <_read+0x12>
  }

  return len;
 8001a3a:	687b      	ldr	r3, [r7, #4]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	e009      	b.n	8001a6a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	1c5a      	adds	r2, r3, #1
 8001a5a:	60ba      	str	r2, [r7, #8]
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fd5a 	bl	8001518 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	3301      	adds	r3, #1
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	dbf1      	blt.n	8001a56 <_write+0x12>
  }
  return len;
 8001a72:	687b      	ldr	r3, [r7, #4]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <_close>:

int _close(int file)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aa4:	605a      	str	r2, [r3, #4]
  return 0;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <_isatty>:

int _isatty(int file)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001abc:	2301      	movs	r3, #1
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b085      	sub	sp, #20
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	60f8      	str	r0, [r7, #12]
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aec:	4a14      	ldr	r2, [pc, #80]	@ (8001b40 <_sbrk+0x5c>)
 8001aee:	4b15      	ldr	r3, [pc, #84]	@ (8001b44 <_sbrk+0x60>)
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001af8:	4b13      	ldr	r3, [pc, #76]	@ (8001b48 <_sbrk+0x64>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d102      	bne.n	8001b06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b00:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <_sbrk+0x64>)
 8001b02:	4a12      	ldr	r2, [pc, #72]	@ (8001b4c <_sbrk+0x68>)
 8001b04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b06:	4b10      	ldr	r3, [pc, #64]	@ (8001b48 <_sbrk+0x64>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d207      	bcs.n	8001b24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b14:	f007 ffc8 	bl	8009aa8 <__errno>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	220c      	movs	r2, #12
 8001b1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b22:	e009      	b.n	8001b38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b24:	4b08      	ldr	r3, [pc, #32]	@ (8001b48 <_sbrk+0x64>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b2a:	4b07      	ldr	r3, [pc, #28]	@ (8001b48 <_sbrk+0x64>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	4a05      	ldr	r2, [pc, #20]	@ (8001b48 <_sbrk+0x64>)
 8001b34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b36:	68fb      	ldr	r3, [r7, #12]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	24080000 	.word	0x24080000
 8001b44:	00000400 	.word	0x00000400
 8001b48:	24000548 	.word	0x24000548
 8001b4c:	240006a0 	.word	0x240006a0

08001b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b50:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b8c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001b54:	f7fe fe60 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b58:	f7fe fdb0 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b5c:	480c      	ldr	r0, [pc, #48]	@ (8001b90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b5e:	490d      	ldr	r1, [pc, #52]	@ (8001b94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b60:	4a0d      	ldr	r2, [pc, #52]	@ (8001b98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b64:	e002      	b.n	8001b6c <LoopCopyDataInit>

08001b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6a:	3304      	adds	r3, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b70:	d3f9      	bcc.n	8001b66 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b72:	4a0a      	ldr	r2, [pc, #40]	@ (8001b9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b74:	4c0a      	ldr	r4, [pc, #40]	@ (8001ba0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b78:	e001      	b.n	8001b7e <LoopFillZerobss>

08001b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b7c:	3204      	adds	r2, #4

08001b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b80:	d3fb      	bcc.n	8001b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b82:	f007 ff97 	bl	8009ab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b86:	f7ff f96d 	bl	8000e64 <main>
  bx  lr
 8001b8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b8c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b90:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b94:	24000278 	.word	0x24000278
  ldr r2, =_sidata
 8001b98:	0800bee4 	.word	0x0800bee4
  ldr r2, =_sbss
 8001b9c:	24000278 	.word	0x24000278
  ldr r4, =_ebss
 8001ba0:	2400069c 	.word	0x2400069c

08001ba4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC3_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bae:	2003      	movs	r0, #3
 8001bb0:	f000 f98c 	bl	8001ecc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001bb4:	f002 fda8 	bl	8004708 <HAL_RCC_GetSysClockFreq>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	4b15      	ldr	r3, [pc, #84]	@ (8001c10 <HAL_Init+0x68>)
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	0a1b      	lsrs	r3, r3, #8
 8001bc0:	f003 030f 	and.w	r3, r3, #15
 8001bc4:	4913      	ldr	r1, [pc, #76]	@ (8001c14 <HAL_Init+0x6c>)
 8001bc6:	5ccb      	ldrb	r3, [r1, r3]
 8001bc8:	f003 031f 	and.w	r3, r3, #31
 8001bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <HAL_Init+0x68>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	4a0e      	ldr	r2, [pc, #56]	@ (8001c14 <HAL_Init+0x6c>)
 8001bdc:	5cd3      	ldrb	r3, [r2, r3]
 8001bde:	f003 031f 	and.w	r3, r3, #31
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	fa22 f303 	lsr.w	r3, r2, r3
 8001be8:	4a0b      	ldr	r2, [pc, #44]	@ (8001c18 <HAL_Init+0x70>)
 8001bea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001bec:	4a0b      	ldr	r2, [pc, #44]	@ (8001c1c <HAL_Init+0x74>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bf2:	200f      	movs	r0, #15
 8001bf4:	f000 f814 	bl	8001c20 <HAL_InitTick>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e002      	b.n	8001c08 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c02:	f7ff fc9b 	bl	800153c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	58024400 	.word	0x58024400
 8001c14:	0800bb04 	.word	0x0800bb04
 8001c18:	24000004 	.word	0x24000004
 8001c1c:	24000000 	.word	0x24000000

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001c28:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_InitTick+0x60>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e021      	b.n	8001c78 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001c34:	4b13      	ldr	r3, [pc, #76]	@ (8001c84 <HAL_InitTick+0x64>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <HAL_InitTick+0x60>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f971 	bl	8001f32 <HAL_SYSTICK_Config>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00e      	b.n	8001c78 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	d80a      	bhi.n	8001c76 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c60:	2200      	movs	r2, #0
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f000 f93b 	bl	8001ee2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	@ (8001c88 <HAL_InitTick+0x68>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	e000      	b.n	8001c78 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	240000ac 	.word	0x240000ac
 8001c84:	24000000 	.word	0x24000000
 8001c88:	240000a8 	.word	0x240000a8

08001c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <HAL_IncTick+0x20>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_IncTick+0x24>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4a04      	ldr	r2, [pc, #16]	@ (8001cb0 <HAL_IncTick+0x24>)
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	240000ac 	.word	0x240000ac
 8001cb0:	2400054c 	.word	0x2400054c

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b03      	ldr	r3, [pc, #12]	@ (8001cc8 <HAL_GetTick+0x14>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	2400054c 	.word	0x2400054c

08001ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff ffee 	bl	8001cb4 <HAL_GetTick>
 8001cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce4:	d005      	beq.n	8001cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d10 <HAL_Delay+0x44>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4413      	add	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cf2:	bf00      	nop
 8001cf4:	f7ff ffde 	bl	8001cb4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d8f7      	bhi.n	8001cf4 <HAL_Delay+0x28>
  {
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	240000ac 	.word	0x240000ac

08001d14 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001d18:	4b03      	ldr	r3, [pc, #12]	@ (8001d28 <HAL_GetREVID+0x14>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	0c1b      	lsrs	r3, r3, #16
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr
 8001d28:	5c001000 	.word	0x5c001000

08001d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d6c <__NVIC_SetPriorityGrouping+0x40>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d48:	4013      	ands	r3, r2
 8001d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d54:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <__NVIC_SetPriorityGrouping+0x44>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d5a:	4a04      	ldr	r2, [pc, #16]	@ (8001d6c <__NVIC_SetPriorityGrouping+0x40>)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	60d3      	str	r3, [r2, #12]
}
 8001d60:	bf00      	nop
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	e000ed00 	.word	0xe000ed00
 8001d70:	05fa0000 	.word	0x05fa0000

08001d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d78:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <__NVIC_GetPriorityGrouping+0x18>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	0a1b      	lsrs	r3, r3, #8
 8001d7e:	f003 0307 	and.w	r3, r3, #7
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	db0b      	blt.n	8001dba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001da2:	88fb      	ldrh	r3, [r7, #6]
 8001da4:	f003 021f 	and.w	r2, r3, #31
 8001da8:	4907      	ldr	r1, [pc, #28]	@ (8001dc8 <__NVIC_EnableIRQ+0x38>)
 8001daa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	2001      	movs	r0, #1
 8001db2:	fa00 f202 	lsl.w	r2, r0, r2
 8001db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000e100 	.word	0xe000e100

08001dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001dd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db0a      	blt.n	8001df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	@ (8001e18 <__NVIC_SetPriority+0x4c>)
 8001de6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df4:	e00a      	b.n	8001e0c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4908      	ldr	r1, [pc, #32]	@ (8001e1c <__NVIC_SetPriority+0x50>)
 8001dfc:	88fb      	ldrh	r3, [r7, #6]
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3b04      	subs	r3, #4
 8001e04:	0112      	lsls	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	440b      	add	r3, r1
 8001e0a:	761a      	strb	r2, [r3, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b089      	sub	sp, #36	@ 0x24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f1c3 0307 	rsb	r3, r3, #7
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	bf28      	it	cs
 8001e3e:	2304      	movcs	r3, #4
 8001e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3304      	adds	r3, #4
 8001e46:	2b06      	cmp	r3, #6
 8001e48:	d902      	bls.n	8001e50 <NVIC_EncodePriority+0x30>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3b03      	subs	r3, #3
 8001e4e:	e000      	b.n	8001e52 <NVIC_EncodePriority+0x32>
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	f04f 32ff 	mov.w	r2, #4294967295
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	401a      	ands	r2, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e68:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e72:	43d9      	mvns	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	4313      	orrs	r3, r2
         );
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3724      	adds	r7, #36	@ 0x24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e98:	d301      	bcc.n	8001e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e00f      	b.n	8001ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <SysTick_Config+0x40>)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ea6:	210f      	movs	r1, #15
 8001ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8001eac:	f7ff ff8e 	bl	8001dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <SysTick_Config+0x40>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eb6:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <SysTick_Config+0x40>)
 8001eb8:	2207      	movs	r2, #7
 8001eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	e000e010 	.word	0xe000e010

08001ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff29 	bl	8001d2c <__NVIC_SetPriorityGrouping>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b086      	sub	sp, #24
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
 8001eee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef0:	f7ff ff40 	bl	8001d74 <__NVIC_GetPriorityGrouping>
 8001ef4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	6978      	ldr	r0, [r7, #20]
 8001efc:	f7ff ff90 	bl	8001e20 <NVIC_EncodePriority>
 8001f00:	4602      	mov	r2, r0
 8001f02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f06:	4611      	mov	r1, r2
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff5f 	bl	8001dcc <__NVIC_SetPriority>
}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b082      	sub	sp, #8
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff33 	bl	8001d90 <__NVIC_EnableIRQ>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b082      	sub	sp, #8
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7ff ffa4 	bl	8001e88 <SysTick_Config>
 8001f40:	4603      	mov	r3, r0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001f54:	f7ff feae 	bl	8001cb4 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d101      	bne.n	8001f64 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e2dc      	b.n	800251e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d008      	beq.n	8001f82 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2280      	movs	r2, #128	@ 0x80
 8001f74:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e2cd      	b.n	800251e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a76      	ldr	r2, [pc, #472]	@ (8002160 <HAL_DMA_Abort+0x214>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d04a      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a74      	ldr	r2, [pc, #464]	@ (8002164 <HAL_DMA_Abort+0x218>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d045      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a73      	ldr	r2, [pc, #460]	@ (8002168 <HAL_DMA_Abort+0x21c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d040      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a71      	ldr	r2, [pc, #452]	@ (800216c <HAL_DMA_Abort+0x220>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d03b      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a70      	ldr	r2, [pc, #448]	@ (8002170 <HAL_DMA_Abort+0x224>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d036      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a6e      	ldr	r2, [pc, #440]	@ (8002174 <HAL_DMA_Abort+0x228>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d031      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a6d      	ldr	r2, [pc, #436]	@ (8002178 <HAL_DMA_Abort+0x22c>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d02c      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a6b      	ldr	r2, [pc, #428]	@ (800217c <HAL_DMA_Abort+0x230>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d027      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a6a      	ldr	r2, [pc, #424]	@ (8002180 <HAL_DMA_Abort+0x234>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d022      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a68      	ldr	r2, [pc, #416]	@ (8002184 <HAL_DMA_Abort+0x238>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d01d      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a67      	ldr	r2, [pc, #412]	@ (8002188 <HAL_DMA_Abort+0x23c>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d018      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a65      	ldr	r2, [pc, #404]	@ (800218c <HAL_DMA_Abort+0x240>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d013      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a64      	ldr	r2, [pc, #400]	@ (8002190 <HAL_DMA_Abort+0x244>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d00e      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a62      	ldr	r2, [pc, #392]	@ (8002194 <HAL_DMA_Abort+0x248>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d009      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a61      	ldr	r2, [pc, #388]	@ (8002198 <HAL_DMA_Abort+0x24c>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d004      	beq.n	8002022 <HAL_DMA_Abort+0xd6>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a5f      	ldr	r2, [pc, #380]	@ (800219c <HAL_DMA_Abort+0x250>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d101      	bne.n	8002026 <HAL_DMA_Abort+0xda>
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <HAL_DMA_Abort+0xdc>
 8002026:	2300      	movs	r3, #0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d013      	beq.n	8002054 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 021e 	bic.w	r2, r2, #30
 800203a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	695a      	ldr	r2, [r3, #20]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800204a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	617b      	str	r3, [r7, #20]
 8002052:	e00a      	b.n	800206a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 020e 	bic.w	r2, r2, #14
 8002062:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a3c      	ldr	r2, [pc, #240]	@ (8002160 <HAL_DMA_Abort+0x214>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d072      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a3a      	ldr	r2, [pc, #232]	@ (8002164 <HAL_DMA_Abort+0x218>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d06d      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a39      	ldr	r2, [pc, #228]	@ (8002168 <HAL_DMA_Abort+0x21c>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d068      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a37      	ldr	r2, [pc, #220]	@ (800216c <HAL_DMA_Abort+0x220>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d063      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a36      	ldr	r2, [pc, #216]	@ (8002170 <HAL_DMA_Abort+0x224>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d05e      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a34      	ldr	r2, [pc, #208]	@ (8002174 <HAL_DMA_Abort+0x228>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d059      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a33      	ldr	r2, [pc, #204]	@ (8002178 <HAL_DMA_Abort+0x22c>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d054      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a31      	ldr	r2, [pc, #196]	@ (800217c <HAL_DMA_Abort+0x230>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d04f      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a30      	ldr	r2, [pc, #192]	@ (8002180 <HAL_DMA_Abort+0x234>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d04a      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a2e      	ldr	r2, [pc, #184]	@ (8002184 <HAL_DMA_Abort+0x238>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d045      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a2d      	ldr	r2, [pc, #180]	@ (8002188 <HAL_DMA_Abort+0x23c>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d040      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a2b      	ldr	r2, [pc, #172]	@ (800218c <HAL_DMA_Abort+0x240>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d03b      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002190 <HAL_DMA_Abort+0x244>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d036      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a28      	ldr	r2, [pc, #160]	@ (8002194 <HAL_DMA_Abort+0x248>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d031      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a27      	ldr	r2, [pc, #156]	@ (8002198 <HAL_DMA_Abort+0x24c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d02c      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a25      	ldr	r2, [pc, #148]	@ (800219c <HAL_DMA_Abort+0x250>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d027      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a24      	ldr	r2, [pc, #144]	@ (80021a0 <HAL_DMA_Abort+0x254>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d022      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a22      	ldr	r2, [pc, #136]	@ (80021a4 <HAL_DMA_Abort+0x258>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d01d      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a21      	ldr	r2, [pc, #132]	@ (80021a8 <HAL_DMA_Abort+0x25c>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d018      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a1f      	ldr	r2, [pc, #124]	@ (80021ac <HAL_DMA_Abort+0x260>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d013      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a1e      	ldr	r2, [pc, #120]	@ (80021b0 <HAL_DMA_Abort+0x264>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d00e      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1c      	ldr	r2, [pc, #112]	@ (80021b4 <HAL_DMA_Abort+0x268>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d009      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a1b      	ldr	r2, [pc, #108]	@ (80021b8 <HAL_DMA_Abort+0x26c>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d004      	beq.n	800215a <HAL_DMA_Abort+0x20e>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a19      	ldr	r2, [pc, #100]	@ (80021bc <HAL_DMA_Abort+0x270>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d132      	bne.n	80021c0 <HAL_DMA_Abort+0x274>
 800215a:	2301      	movs	r3, #1
 800215c:	e031      	b.n	80021c2 <HAL_DMA_Abort+0x276>
 800215e:	bf00      	nop
 8002160:	40020010 	.word	0x40020010
 8002164:	40020028 	.word	0x40020028
 8002168:	40020040 	.word	0x40020040
 800216c:	40020058 	.word	0x40020058
 8002170:	40020070 	.word	0x40020070
 8002174:	40020088 	.word	0x40020088
 8002178:	400200a0 	.word	0x400200a0
 800217c:	400200b8 	.word	0x400200b8
 8002180:	40020410 	.word	0x40020410
 8002184:	40020428 	.word	0x40020428
 8002188:	40020440 	.word	0x40020440
 800218c:	40020458 	.word	0x40020458
 8002190:	40020470 	.word	0x40020470
 8002194:	40020488 	.word	0x40020488
 8002198:	400204a0 	.word	0x400204a0
 800219c:	400204b8 	.word	0x400204b8
 80021a0:	58025408 	.word	0x58025408
 80021a4:	5802541c 	.word	0x5802541c
 80021a8:	58025430 	.word	0x58025430
 80021ac:	58025444 	.word	0x58025444
 80021b0:	58025458 	.word	0x58025458
 80021b4:	5802546c 	.word	0x5802546c
 80021b8:	58025480 	.word	0x58025480
 80021bc:	58025494 	.word	0x58025494
 80021c0:	2300      	movs	r3, #0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d007      	beq.n	80021d6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a6d      	ldr	r2, [pc, #436]	@ (8002390 <HAL_DMA_Abort+0x444>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d04a      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a6b      	ldr	r2, [pc, #428]	@ (8002394 <HAL_DMA_Abort+0x448>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d045      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a6a      	ldr	r2, [pc, #424]	@ (8002398 <HAL_DMA_Abort+0x44c>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d040      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a68      	ldr	r2, [pc, #416]	@ (800239c <HAL_DMA_Abort+0x450>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d03b      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a67      	ldr	r2, [pc, #412]	@ (80023a0 <HAL_DMA_Abort+0x454>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d036      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a65      	ldr	r2, [pc, #404]	@ (80023a4 <HAL_DMA_Abort+0x458>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d031      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a64      	ldr	r2, [pc, #400]	@ (80023a8 <HAL_DMA_Abort+0x45c>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d02c      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a62      	ldr	r2, [pc, #392]	@ (80023ac <HAL_DMA_Abort+0x460>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d027      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a61      	ldr	r2, [pc, #388]	@ (80023b0 <HAL_DMA_Abort+0x464>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d022      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a5f      	ldr	r2, [pc, #380]	@ (80023b4 <HAL_DMA_Abort+0x468>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01d      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a5e      	ldr	r2, [pc, #376]	@ (80023b8 <HAL_DMA_Abort+0x46c>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d018      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a5c      	ldr	r2, [pc, #368]	@ (80023bc <HAL_DMA_Abort+0x470>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d013      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a5b      	ldr	r2, [pc, #364]	@ (80023c0 <HAL_DMA_Abort+0x474>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d00e      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a59      	ldr	r2, [pc, #356]	@ (80023c4 <HAL_DMA_Abort+0x478>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d009      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a58      	ldr	r2, [pc, #352]	@ (80023c8 <HAL_DMA_Abort+0x47c>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d004      	beq.n	8002276 <HAL_DMA_Abort+0x32a>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a56      	ldr	r2, [pc, #344]	@ (80023cc <HAL_DMA_Abort+0x480>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d108      	bne.n	8002288 <HAL_DMA_Abort+0x33c>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	e007      	b.n	8002298 <HAL_DMA_Abort+0x34c>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0201 	bic.w	r2, r2, #1
 8002296:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002298:	e013      	b.n	80022c2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800229a:	f7ff fd0b 	bl	8001cb4 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b05      	cmp	r3, #5
 80022a6:	d90c      	bls.n	80022c2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2220      	movs	r2, #32
 80022ac:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2203      	movs	r2, #3
 80022b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e12d      	b.n	800251e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1e5      	bne.n	800229a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a2f      	ldr	r2, [pc, #188]	@ (8002390 <HAL_DMA_Abort+0x444>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d04a      	beq.n	800236e <HAL_DMA_Abort+0x422>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a2d      	ldr	r2, [pc, #180]	@ (8002394 <HAL_DMA_Abort+0x448>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d045      	beq.n	800236e <HAL_DMA_Abort+0x422>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a2c      	ldr	r2, [pc, #176]	@ (8002398 <HAL_DMA_Abort+0x44c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d040      	beq.n	800236e <HAL_DMA_Abort+0x422>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a2a      	ldr	r2, [pc, #168]	@ (800239c <HAL_DMA_Abort+0x450>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d03b      	beq.n	800236e <HAL_DMA_Abort+0x422>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a29      	ldr	r2, [pc, #164]	@ (80023a0 <HAL_DMA_Abort+0x454>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d036      	beq.n	800236e <HAL_DMA_Abort+0x422>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a27      	ldr	r2, [pc, #156]	@ (80023a4 <HAL_DMA_Abort+0x458>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d031      	beq.n	800236e <HAL_DMA_Abort+0x422>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a26      	ldr	r2, [pc, #152]	@ (80023a8 <HAL_DMA_Abort+0x45c>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d02c      	beq.n	800236e <HAL_DMA_Abort+0x422>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a24      	ldr	r2, [pc, #144]	@ (80023ac <HAL_DMA_Abort+0x460>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d027      	beq.n	800236e <HAL_DMA_Abort+0x422>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a23      	ldr	r2, [pc, #140]	@ (80023b0 <HAL_DMA_Abort+0x464>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d022      	beq.n	800236e <HAL_DMA_Abort+0x422>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a21      	ldr	r2, [pc, #132]	@ (80023b4 <HAL_DMA_Abort+0x468>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d01d      	beq.n	800236e <HAL_DMA_Abort+0x422>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a20      	ldr	r2, [pc, #128]	@ (80023b8 <HAL_DMA_Abort+0x46c>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d018      	beq.n	800236e <HAL_DMA_Abort+0x422>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a1e      	ldr	r2, [pc, #120]	@ (80023bc <HAL_DMA_Abort+0x470>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d013      	beq.n	800236e <HAL_DMA_Abort+0x422>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a1d      	ldr	r2, [pc, #116]	@ (80023c0 <HAL_DMA_Abort+0x474>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d00e      	beq.n	800236e <HAL_DMA_Abort+0x422>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a1b      	ldr	r2, [pc, #108]	@ (80023c4 <HAL_DMA_Abort+0x478>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d009      	beq.n	800236e <HAL_DMA_Abort+0x422>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a1a      	ldr	r2, [pc, #104]	@ (80023c8 <HAL_DMA_Abort+0x47c>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d004      	beq.n	800236e <HAL_DMA_Abort+0x422>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a18      	ldr	r2, [pc, #96]	@ (80023cc <HAL_DMA_Abort+0x480>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d101      	bne.n	8002372 <HAL_DMA_Abort+0x426>
 800236e:	2301      	movs	r3, #1
 8002370:	e000      	b.n	8002374 <HAL_DMA_Abort+0x428>
 8002372:	2300      	movs	r3, #0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d02b      	beq.n	80023d0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002382:	f003 031f 	and.w	r3, r3, #31
 8002386:	223f      	movs	r2, #63	@ 0x3f
 8002388:	409a      	lsls	r2, r3
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	609a      	str	r2, [r3, #8]
 800238e:	e02a      	b.n	80023e6 <HAL_DMA_Abort+0x49a>
 8002390:	40020010 	.word	0x40020010
 8002394:	40020028 	.word	0x40020028
 8002398:	40020040 	.word	0x40020040
 800239c:	40020058 	.word	0x40020058
 80023a0:	40020070 	.word	0x40020070
 80023a4:	40020088 	.word	0x40020088
 80023a8:	400200a0 	.word	0x400200a0
 80023ac:	400200b8 	.word	0x400200b8
 80023b0:	40020410 	.word	0x40020410
 80023b4:	40020428 	.word	0x40020428
 80023b8:	40020440 	.word	0x40020440
 80023bc:	40020458 	.word	0x40020458
 80023c0:	40020470 	.word	0x40020470
 80023c4:	40020488 	.word	0x40020488
 80023c8:	400204a0 	.word	0x400204a0
 80023cc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023da:	f003 031f 	and.w	r3, r3, #31
 80023de:	2201      	movs	r2, #1
 80023e0:	409a      	lsls	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a4f      	ldr	r2, [pc, #316]	@ (8002528 <HAL_DMA_Abort+0x5dc>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d072      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a4d      	ldr	r2, [pc, #308]	@ (800252c <HAL_DMA_Abort+0x5e0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d06d      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002530 <HAL_DMA_Abort+0x5e4>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d068      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a4a      	ldr	r2, [pc, #296]	@ (8002534 <HAL_DMA_Abort+0x5e8>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d063      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a49      	ldr	r2, [pc, #292]	@ (8002538 <HAL_DMA_Abort+0x5ec>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d05e      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a47      	ldr	r2, [pc, #284]	@ (800253c <HAL_DMA_Abort+0x5f0>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d059      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a46      	ldr	r2, [pc, #280]	@ (8002540 <HAL_DMA_Abort+0x5f4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d054      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a44      	ldr	r2, [pc, #272]	@ (8002544 <HAL_DMA_Abort+0x5f8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d04f      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a43      	ldr	r2, [pc, #268]	@ (8002548 <HAL_DMA_Abort+0x5fc>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d04a      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a41      	ldr	r2, [pc, #260]	@ (800254c <HAL_DMA_Abort+0x600>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d045      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a40      	ldr	r2, [pc, #256]	@ (8002550 <HAL_DMA_Abort+0x604>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d040      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a3e      	ldr	r2, [pc, #248]	@ (8002554 <HAL_DMA_Abort+0x608>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d03b      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a3d      	ldr	r2, [pc, #244]	@ (8002558 <HAL_DMA_Abort+0x60c>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d036      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a3b      	ldr	r2, [pc, #236]	@ (800255c <HAL_DMA_Abort+0x610>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d031      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a3a      	ldr	r2, [pc, #232]	@ (8002560 <HAL_DMA_Abort+0x614>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d02c      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a38      	ldr	r2, [pc, #224]	@ (8002564 <HAL_DMA_Abort+0x618>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d027      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a37      	ldr	r2, [pc, #220]	@ (8002568 <HAL_DMA_Abort+0x61c>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d022      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a35      	ldr	r2, [pc, #212]	@ (800256c <HAL_DMA_Abort+0x620>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d01d      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a34      	ldr	r2, [pc, #208]	@ (8002570 <HAL_DMA_Abort+0x624>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d018      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a32      	ldr	r2, [pc, #200]	@ (8002574 <HAL_DMA_Abort+0x628>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d013      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a31      	ldr	r2, [pc, #196]	@ (8002578 <HAL_DMA_Abort+0x62c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d00e      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a2f      	ldr	r2, [pc, #188]	@ (800257c <HAL_DMA_Abort+0x630>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d009      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a2e      	ldr	r2, [pc, #184]	@ (8002580 <HAL_DMA_Abort+0x634>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d004      	beq.n	80024d6 <HAL_DMA_Abort+0x58a>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a2c      	ldr	r2, [pc, #176]	@ (8002584 <HAL_DMA_Abort+0x638>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d101      	bne.n	80024da <HAL_DMA_Abort+0x58e>
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <HAL_DMA_Abort+0x590>
 80024da:	2300      	movs	r3, #0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d015      	beq.n	800250c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80024e8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d00c      	beq.n	800250c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002500:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800250a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3718      	adds	r7, #24
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	40020010 	.word	0x40020010
 800252c:	40020028 	.word	0x40020028
 8002530:	40020040 	.word	0x40020040
 8002534:	40020058 	.word	0x40020058
 8002538:	40020070 	.word	0x40020070
 800253c:	40020088 	.word	0x40020088
 8002540:	400200a0 	.word	0x400200a0
 8002544:	400200b8 	.word	0x400200b8
 8002548:	40020410 	.word	0x40020410
 800254c:	40020428 	.word	0x40020428
 8002550:	40020440 	.word	0x40020440
 8002554:	40020458 	.word	0x40020458
 8002558:	40020470 	.word	0x40020470
 800255c:	40020488 	.word	0x40020488
 8002560:	400204a0 	.word	0x400204a0
 8002564:	400204b8 	.word	0x400204b8
 8002568:	58025408 	.word	0x58025408
 800256c:	5802541c 	.word	0x5802541c
 8002570:	58025430 	.word	0x58025430
 8002574:	58025444 	.word	0x58025444
 8002578:	58025458 	.word	0x58025458
 800257c:	5802546c 	.word	0x5802546c
 8002580:	58025480 	.word	0x58025480
 8002584:	58025494 	.word	0x58025494

08002588 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e237      	b.n	8002a0a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d004      	beq.n	80025b0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2280      	movs	r2, #128	@ 0x80
 80025aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e22c      	b.n	8002a0a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a5c      	ldr	r2, [pc, #368]	@ (8002728 <HAL_DMA_Abort_IT+0x1a0>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d04a      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a5b      	ldr	r2, [pc, #364]	@ (800272c <HAL_DMA_Abort_IT+0x1a4>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d045      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a59      	ldr	r2, [pc, #356]	@ (8002730 <HAL_DMA_Abort_IT+0x1a8>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d040      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a58      	ldr	r2, [pc, #352]	@ (8002734 <HAL_DMA_Abort_IT+0x1ac>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d03b      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a56      	ldr	r2, [pc, #344]	@ (8002738 <HAL_DMA_Abort_IT+0x1b0>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d036      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a55      	ldr	r2, [pc, #340]	@ (800273c <HAL_DMA_Abort_IT+0x1b4>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d031      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a53      	ldr	r2, [pc, #332]	@ (8002740 <HAL_DMA_Abort_IT+0x1b8>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d02c      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a52      	ldr	r2, [pc, #328]	@ (8002744 <HAL_DMA_Abort_IT+0x1bc>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d027      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a50      	ldr	r2, [pc, #320]	@ (8002748 <HAL_DMA_Abort_IT+0x1c0>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d022      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a4f      	ldr	r2, [pc, #316]	@ (800274c <HAL_DMA_Abort_IT+0x1c4>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d01d      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a4d      	ldr	r2, [pc, #308]	@ (8002750 <HAL_DMA_Abort_IT+0x1c8>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d018      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a4c      	ldr	r2, [pc, #304]	@ (8002754 <HAL_DMA_Abort_IT+0x1cc>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d013      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a4a      	ldr	r2, [pc, #296]	@ (8002758 <HAL_DMA_Abort_IT+0x1d0>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d00e      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a49      	ldr	r2, [pc, #292]	@ (800275c <HAL_DMA_Abort_IT+0x1d4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d009      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a47      	ldr	r2, [pc, #284]	@ (8002760 <HAL_DMA_Abort_IT+0x1d8>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d004      	beq.n	8002650 <HAL_DMA_Abort_IT+0xc8>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a46      	ldr	r2, [pc, #280]	@ (8002764 <HAL_DMA_Abort_IT+0x1dc>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d101      	bne.n	8002654 <HAL_DMA_Abort_IT+0xcc>
 8002650:	2301      	movs	r3, #1
 8002652:	e000      	b.n	8002656 <HAL_DMA_Abort_IT+0xce>
 8002654:	2300      	movs	r3, #0
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8086 	beq.w	8002768 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2204      	movs	r2, #4
 8002660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a2f      	ldr	r2, [pc, #188]	@ (8002728 <HAL_DMA_Abort_IT+0x1a0>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d04a      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a2e      	ldr	r2, [pc, #184]	@ (800272c <HAL_DMA_Abort_IT+0x1a4>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d045      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a2c      	ldr	r2, [pc, #176]	@ (8002730 <HAL_DMA_Abort_IT+0x1a8>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d040      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a2b      	ldr	r2, [pc, #172]	@ (8002734 <HAL_DMA_Abort_IT+0x1ac>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d03b      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a29      	ldr	r2, [pc, #164]	@ (8002738 <HAL_DMA_Abort_IT+0x1b0>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d036      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a28      	ldr	r2, [pc, #160]	@ (800273c <HAL_DMA_Abort_IT+0x1b4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d031      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a26      	ldr	r2, [pc, #152]	@ (8002740 <HAL_DMA_Abort_IT+0x1b8>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d02c      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a25      	ldr	r2, [pc, #148]	@ (8002744 <HAL_DMA_Abort_IT+0x1bc>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d027      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a23      	ldr	r2, [pc, #140]	@ (8002748 <HAL_DMA_Abort_IT+0x1c0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d022      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a22      	ldr	r2, [pc, #136]	@ (800274c <HAL_DMA_Abort_IT+0x1c4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d01d      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a20      	ldr	r2, [pc, #128]	@ (8002750 <HAL_DMA_Abort_IT+0x1c8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d018      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002754 <HAL_DMA_Abort_IT+0x1cc>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d013      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002758 <HAL_DMA_Abort_IT+0x1d0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d00e      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1c      	ldr	r2, [pc, #112]	@ (800275c <HAL_DMA_Abort_IT+0x1d4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d009      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1a      	ldr	r2, [pc, #104]	@ (8002760 <HAL_DMA_Abort_IT+0x1d8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d004      	beq.n	8002704 <HAL_DMA_Abort_IT+0x17c>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a19      	ldr	r2, [pc, #100]	@ (8002764 <HAL_DMA_Abort_IT+0x1dc>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d108      	bne.n	8002716 <HAL_DMA_Abort_IT+0x18e>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0201 	bic.w	r2, r2, #1
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	e178      	b.n	8002a08 <HAL_DMA_Abort_IT+0x480>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 0201 	bic.w	r2, r2, #1
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	e16f      	b.n	8002a08 <HAL_DMA_Abort_IT+0x480>
 8002728:	40020010 	.word	0x40020010
 800272c:	40020028 	.word	0x40020028
 8002730:	40020040 	.word	0x40020040
 8002734:	40020058 	.word	0x40020058
 8002738:	40020070 	.word	0x40020070
 800273c:	40020088 	.word	0x40020088
 8002740:	400200a0 	.word	0x400200a0
 8002744:	400200b8 	.word	0x400200b8
 8002748:	40020410 	.word	0x40020410
 800274c:	40020428 	.word	0x40020428
 8002750:	40020440 	.word	0x40020440
 8002754:	40020458 	.word	0x40020458
 8002758:	40020470 	.word	0x40020470
 800275c:	40020488 	.word	0x40020488
 8002760:	400204a0 	.word	0x400204a0
 8002764:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f022 020e 	bic.w	r2, r2, #14
 8002776:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a6c      	ldr	r2, [pc, #432]	@ (8002930 <HAL_DMA_Abort_IT+0x3a8>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d04a      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a6b      	ldr	r2, [pc, #428]	@ (8002934 <HAL_DMA_Abort_IT+0x3ac>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d045      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a69      	ldr	r2, [pc, #420]	@ (8002938 <HAL_DMA_Abort_IT+0x3b0>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d040      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a68      	ldr	r2, [pc, #416]	@ (800293c <HAL_DMA_Abort_IT+0x3b4>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d03b      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a66      	ldr	r2, [pc, #408]	@ (8002940 <HAL_DMA_Abort_IT+0x3b8>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d036      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a65      	ldr	r2, [pc, #404]	@ (8002944 <HAL_DMA_Abort_IT+0x3bc>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d031      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a63      	ldr	r2, [pc, #396]	@ (8002948 <HAL_DMA_Abort_IT+0x3c0>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d02c      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a62      	ldr	r2, [pc, #392]	@ (800294c <HAL_DMA_Abort_IT+0x3c4>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d027      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a60      	ldr	r2, [pc, #384]	@ (8002950 <HAL_DMA_Abort_IT+0x3c8>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d022      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a5f      	ldr	r2, [pc, #380]	@ (8002954 <HAL_DMA_Abort_IT+0x3cc>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d01d      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a5d      	ldr	r2, [pc, #372]	@ (8002958 <HAL_DMA_Abort_IT+0x3d0>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d018      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a5c      	ldr	r2, [pc, #368]	@ (800295c <HAL_DMA_Abort_IT+0x3d4>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d013      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a5a      	ldr	r2, [pc, #360]	@ (8002960 <HAL_DMA_Abort_IT+0x3d8>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d00e      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a59      	ldr	r2, [pc, #356]	@ (8002964 <HAL_DMA_Abort_IT+0x3dc>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d009      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a57      	ldr	r2, [pc, #348]	@ (8002968 <HAL_DMA_Abort_IT+0x3e0>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d004      	beq.n	8002818 <HAL_DMA_Abort_IT+0x290>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a56      	ldr	r2, [pc, #344]	@ (800296c <HAL_DMA_Abort_IT+0x3e4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d108      	bne.n	800282a <HAL_DMA_Abort_IT+0x2a2>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	e007      	b.n	800283a <HAL_DMA_Abort_IT+0x2b2>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0201 	bic.w	r2, r2, #1
 8002838:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a3c      	ldr	r2, [pc, #240]	@ (8002930 <HAL_DMA_Abort_IT+0x3a8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d072      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a3a      	ldr	r2, [pc, #232]	@ (8002934 <HAL_DMA_Abort_IT+0x3ac>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d06d      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a39      	ldr	r2, [pc, #228]	@ (8002938 <HAL_DMA_Abort_IT+0x3b0>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d068      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a37      	ldr	r2, [pc, #220]	@ (800293c <HAL_DMA_Abort_IT+0x3b4>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d063      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a36      	ldr	r2, [pc, #216]	@ (8002940 <HAL_DMA_Abort_IT+0x3b8>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d05e      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a34      	ldr	r2, [pc, #208]	@ (8002944 <HAL_DMA_Abort_IT+0x3bc>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d059      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a33      	ldr	r2, [pc, #204]	@ (8002948 <HAL_DMA_Abort_IT+0x3c0>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d054      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a31      	ldr	r2, [pc, #196]	@ (800294c <HAL_DMA_Abort_IT+0x3c4>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d04f      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a30      	ldr	r2, [pc, #192]	@ (8002950 <HAL_DMA_Abort_IT+0x3c8>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d04a      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a2e      	ldr	r2, [pc, #184]	@ (8002954 <HAL_DMA_Abort_IT+0x3cc>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d045      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002958 <HAL_DMA_Abort_IT+0x3d0>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d040      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a2b      	ldr	r2, [pc, #172]	@ (800295c <HAL_DMA_Abort_IT+0x3d4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d03b      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002960 <HAL_DMA_Abort_IT+0x3d8>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d036      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a28      	ldr	r2, [pc, #160]	@ (8002964 <HAL_DMA_Abort_IT+0x3dc>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d031      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a27      	ldr	r2, [pc, #156]	@ (8002968 <HAL_DMA_Abort_IT+0x3e0>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d02c      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a25      	ldr	r2, [pc, #148]	@ (800296c <HAL_DMA_Abort_IT+0x3e4>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d027      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a24      	ldr	r2, [pc, #144]	@ (8002970 <HAL_DMA_Abort_IT+0x3e8>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d022      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a22      	ldr	r2, [pc, #136]	@ (8002974 <HAL_DMA_Abort_IT+0x3ec>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d01d      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a21      	ldr	r2, [pc, #132]	@ (8002978 <HAL_DMA_Abort_IT+0x3f0>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d018      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a1f      	ldr	r2, [pc, #124]	@ (800297c <HAL_DMA_Abort_IT+0x3f4>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d013      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a1e      	ldr	r2, [pc, #120]	@ (8002980 <HAL_DMA_Abort_IT+0x3f8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d00e      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a1c      	ldr	r2, [pc, #112]	@ (8002984 <HAL_DMA_Abort_IT+0x3fc>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d009      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a1b      	ldr	r2, [pc, #108]	@ (8002988 <HAL_DMA_Abort_IT+0x400>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d004      	beq.n	800292a <HAL_DMA_Abort_IT+0x3a2>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a19      	ldr	r2, [pc, #100]	@ (800298c <HAL_DMA_Abort_IT+0x404>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d132      	bne.n	8002990 <HAL_DMA_Abort_IT+0x408>
 800292a:	2301      	movs	r3, #1
 800292c:	e031      	b.n	8002992 <HAL_DMA_Abort_IT+0x40a>
 800292e:	bf00      	nop
 8002930:	40020010 	.word	0x40020010
 8002934:	40020028 	.word	0x40020028
 8002938:	40020040 	.word	0x40020040
 800293c:	40020058 	.word	0x40020058
 8002940:	40020070 	.word	0x40020070
 8002944:	40020088 	.word	0x40020088
 8002948:	400200a0 	.word	0x400200a0
 800294c:	400200b8 	.word	0x400200b8
 8002950:	40020410 	.word	0x40020410
 8002954:	40020428 	.word	0x40020428
 8002958:	40020440 	.word	0x40020440
 800295c:	40020458 	.word	0x40020458
 8002960:	40020470 	.word	0x40020470
 8002964:	40020488 	.word	0x40020488
 8002968:	400204a0 	.word	0x400204a0
 800296c:	400204b8 	.word	0x400204b8
 8002970:	58025408 	.word	0x58025408
 8002974:	5802541c 	.word	0x5802541c
 8002978:	58025430 	.word	0x58025430
 800297c:	58025444 	.word	0x58025444
 8002980:	58025458 	.word	0x58025458
 8002984:	5802546c 	.word	0x5802546c
 8002988:	58025480 	.word	0x58025480
 800298c:	58025494 	.word	0x58025494
 8002990:	2300      	movs	r3, #0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d028      	beq.n	80029e8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029a4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029aa:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	f003 031f 	and.w	r3, r3, #31
 80029b4:	2201      	movs	r2, #1
 80029b6:	409a      	lsls	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80029c4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00c      	beq.n	80029e8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029dc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80029e6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop

08002a14 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b098      	sub	sp, #96	@ 0x60
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002a1c:	4a84      	ldr	r2, [pc, #528]	@ (8002c30 <HAL_FDCAN_Init+0x21c>)
 8002a1e:	f107 030c 	add.w	r3, r7, #12
 8002a22:	4611      	mov	r1, r2
 8002a24:	224c      	movs	r2, #76	@ 0x4c
 8002a26:	4618      	mov	r0, r3
 8002a28:	f007 f86b 	bl	8009b02 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e1c6      	b.n	8002dc4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a7e      	ldr	r2, [pc, #504]	@ (8002c34 <HAL_FDCAN_Init+0x220>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d106      	bne.n	8002a4e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002a48:	461a      	mov	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d106      	bne.n	8002a68 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7fe fd84 	bl	8001570 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699a      	ldr	r2, [r3, #24]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 0210 	bic.w	r2, r2, #16
 8002a76:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a78:	f7ff f91c 	bl	8001cb4 <HAL_GetTick>
 8002a7c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002a7e:	e014      	b.n	8002aaa <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002a80:	f7ff f918 	bl	8001cb4 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b0a      	cmp	r3, #10
 8002a8c:	d90d      	bls.n	8002aaa <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a94:	f043 0201 	orr.w	r2, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e18c      	b.n	8002dc4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d0e3      	beq.n	8002a80 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699a      	ldr	r2, [r3, #24]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f042 0201 	orr.w	r2, r2, #1
 8002ac6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ac8:	f7ff f8f4 	bl	8001cb4 <HAL_GetTick>
 8002acc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002ace:	e014      	b.n	8002afa <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002ad0:	f7ff f8f0 	bl	8001cb4 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b0a      	cmp	r3, #10
 8002adc:	d90d      	bls.n	8002afa <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ae4:	f043 0201 	orr.w	r2, r3, #1
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2203      	movs	r2, #3
 8002af2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e164      	b.n	8002dc4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d0e3      	beq.n	8002ad0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	699a      	ldr	r2, [r3, #24]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f042 0202 	orr.w	r2, r2, #2
 8002b16:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	7c1b      	ldrb	r3, [r3, #16]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d108      	bne.n	8002b32 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	699a      	ldr	r2, [r3, #24]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b2e:	619a      	str	r2, [r3, #24]
 8002b30:	e007      	b.n	8002b42 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	699a      	ldr	r2, [r3, #24]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b40:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	7c5b      	ldrb	r3, [r3, #17]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d108      	bne.n	8002b5c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	699a      	ldr	r2, [r3, #24]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b58:	619a      	str	r2, [r3, #24]
 8002b5a:	e007      	b.n	8002b6c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699a      	ldr	r2, [r3, #24]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002b6a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	7c9b      	ldrb	r3, [r3, #18]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d108      	bne.n	8002b86 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	699a      	ldr	r2, [r3, #24]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b82:	619a      	str	r2, [r3, #24]
 8002b84:	e007      	b.n	8002b96 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	699a      	ldr	r2, [r3, #24]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002b94:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	699a      	ldr	r2, [r3, #24]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002bba:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691a      	ldr	r2, [r3, #16]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f022 0210 	bic.w	r2, r2, #16
 8002bca:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d108      	bne.n	8002be6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	699a      	ldr	r2, [r3, #24]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f042 0204 	orr.w	r2, r2, #4
 8002be2:	619a      	str	r2, [r3, #24]
 8002be4:	e030      	b.n	8002c48 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d02c      	beq.n	8002c48 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d020      	beq.n	8002c38 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699a      	ldr	r2, [r3, #24]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c04:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	691a      	ldr	r2, [r3, #16]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f042 0210 	orr.w	r2, r2, #16
 8002c14:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d114      	bne.n	8002c48 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	699a      	ldr	r2, [r3, #24]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 0220 	orr.w	r2, r2, #32
 8002c2c:	619a      	str	r2, [r3, #24]
 8002c2e:	e00b      	b.n	8002c48 <HAL_FDCAN_Init+0x234>
 8002c30:	0800bab8 	.word	0x0800bab8
 8002c34:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	699a      	ldr	r2, [r3, #24]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f042 0220 	orr.w	r2, r2, #32
 8002c46:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	3b01      	subs	r3, #1
 8002c56:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002c58:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002c60:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002c70:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002c72:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c7c:	d115      	bne.n	8002caa <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c82:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002c8c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c92:	3b01      	subs	r3, #1
 8002c94:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002c96:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002ca6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ca8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00a      	beq.n	8002cc8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd0:	4413      	add	r3, r2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d011      	beq.n	8002cfa <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002cde:	f023 0107 	bic.w	r1, r3, #7
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	3360      	adds	r3, #96	@ 0x60
 8002cea:	443b      	add	r3, r7
 8002cec:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d011      	beq.n	8002d26 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002d0a:	f023 0107 	bic.w	r1, r3, #7
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	3360      	adds	r3, #96	@ 0x60
 8002d16:	443b      	add	r3, r7
 8002d18:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	430a      	orrs	r2, r1
 8002d22:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d012      	beq.n	8002d54 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002d36:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	3360      	adds	r3, #96	@ 0x60
 8002d42:	443b      	add	r3, r7
 8002d44:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002d48:	011a      	lsls	r2, r3, #4
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d012      	beq.n	8002d82 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002d64:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	3360      	adds	r3, #96	@ 0x60
 8002d70:	443b      	add	r3, r7
 8002d72:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002d76:	021a      	lsls	r2, r3, #8
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a11      	ldr	r2, [pc, #68]	@ (8002dcc <HAL_FDCAN_Init+0x3b8>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d107      	bne.n	8002d9c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f022 0203 	bic.w	r2, r2, #3
 8002d9a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 fabf 	bl	8003338 <FDCAN_CalcultateRamBlockAddresses>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002dc0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3760      	adds	r7, #96	@ 0x60
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	4000a000 	.word	0x4000a000

08002dd0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b087      	sub	sp, #28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002de0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d002      	beq.n	8002dee <HAL_FDCAN_ConfigFilter+0x1e>
 8002de8:	7bfb      	ldrb	r3, [r7, #15]
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d157      	bne.n	8002e9e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d12b      	bne.n	8002e4e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68db      	ldr	r3, [r3, #12]
 8002dfa:	2b07      	cmp	r3, #7
 8002dfc:	d10d      	bne.n	8002e1a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8002e0a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002e10:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002e12:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8002e16:	617b      	str	r3, [r7, #20]
 8002e18:	e00e      	b.n	8002e38 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e26:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002e2e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e34:	4313      	orrs	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4413      	add	r3, r2
 8002e44:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	e025      	b.n	8002e9a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	075a      	lsls	r2, r3, #29
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	2b07      	cmp	r3, #7
 8002e62:	d103      	bne.n	8002e6c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	613b      	str	r3, [r7, #16]
 8002e6a:	e006      	b.n	8002e7a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	079a      	lsls	r2, r3, #30
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	4413      	add	r3, r2
 8002e86:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	3304      	adds	r3, #4
 8002e92:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e008      	b.n	8002eb0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ea4:	f043 0202 	orr.w	r2, r3, #2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
  }
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	371c      	adds	r7, #28
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
 8002ec8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d110      	bne.n	8002ef8 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002ede:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8002ee4:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002ef0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	e008      	b.n	8002f0a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002efe:	f043 0204 	orr.w	r2, r3, #4
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
  }
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3714      	adds	r7, #20
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d111      	bne.n	8002f4e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699a      	ldr	r2, [r3, #24]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0201 	bic.w	r2, r2, #1
 8002f40:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	e008      	b.n	8002f60 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f54:	f043 0204 	orr.w	r2, r3, #4
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
  }
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b08b      	sub	sp, #44	@ 0x2c
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
 8002f78:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002f84:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8002f86:	7efb      	ldrb	r3, [r7, #27]
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	f040 8149 	bne.w	8003220 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	2b40      	cmp	r3, #64	@ 0x40
 8002f92:	d14c      	bne.n	800302e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002f9c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d109      	bne.n	8002fb8 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002faa:	f043 0220 	orr.w	r2, r3, #32
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e13c      	b.n	8003232 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002fc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d109      	bne.n	8002fdc <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e12a      	b.n	8003232 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002fe4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fe8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fec:	d10a      	bne.n	8003004 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002ff6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ffa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ffe:	d101      	bne.n	8003004 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003000:	2301      	movs	r3, #1
 8003002:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800300c:	0a1b      	lsrs	r3, r3, #8
 800300e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003012:	69fa      	ldr	r2, [r7, #28]
 8003014:	4413      	add	r3, r2
 8003016:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003020:	69f9      	ldr	r1, [r7, #28]
 8003022:	fb01 f303 	mul.w	r3, r1, r3
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	627b      	str	r3, [r7, #36]	@ 0x24
 800302c:	e068      	b.n	8003100 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	2b41      	cmp	r3, #65	@ 0x41
 8003032:	d14c      	bne.n	80030ce <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800303c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d109      	bne.n	8003058 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800304a:	f043 0220 	orr.w	r2, r3, #32
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0ec      	b.n	8003232 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003060:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003064:	2b00      	cmp	r3, #0
 8003066:	d109      	bne.n	800307c <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800306e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0da      	b.n	8003232 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003084:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003088:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800308c:	d10a      	bne.n	80030a4 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003096:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800309a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800309e:	d101      	bne.n	80030a4 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80030a0:	2301      	movs	r3, #1
 80030a2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80030ac:	0a1b      	lsrs	r3, r3, #8
 80030ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030b2:	69fa      	ldr	r2, [r7, #28]
 80030b4:	4413      	add	r3, r2
 80030b6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030c0:	69f9      	ldr	r1, [r7, #28]
 80030c2:	fb01 f303 	mul.w	r3, r1, r3
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4413      	add	r3, r2
 80030ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80030cc:	e018      	b.n	8003100 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d309      	bcc.n	80030ec <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030de:	f043 0220 	orr.w	r2, r3, #32
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e0a2      	b.n	8003232 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f4:	68b9      	ldr	r1, [r7, #8]
 80030f6:	fb01 f303 	mul.w	r3, r1, r3
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	4413      	add	r3, r2
 80030fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d107      	bne.n	8003124 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	0c9b      	lsrs	r3, r3, #18
 800311a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	e005      	b.n	8003130 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800313c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	3304      	adds	r3, #4
 800314c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800314e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	b29a      	uxth	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	0c1b      	lsrs	r3, r3, #16
 800315e:	f003 020f 	and.w	r2, r3, #15
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	0e1b      	lsrs	r3, r3, #24
 8003184:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800318c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	0fda      	lsrs	r2, r3, #31
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003198:	3304      	adds	r3, #4
 800319a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800319c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031a0:	2300      	movs	r3, #0
 80031a2:	623b      	str	r3, [r7, #32]
 80031a4:	e00a      	b.n	80031bc <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	6a3b      	ldr	r3, [r7, #32]
 80031aa:	441a      	add	r2, r3
 80031ac:	6839      	ldr	r1, [r7, #0]
 80031ae:	6a3b      	ldr	r3, [r7, #32]
 80031b0:	440b      	add	r3, r1
 80031b2:	7812      	ldrb	r2, [r2, #0]
 80031b4:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	3301      	adds	r3, #1
 80031ba:	623b      	str	r3, [r7, #32]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003240 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80031c2:	5cd3      	ldrb	r3, [r2, r3]
 80031c4:	461a      	mov	r2, r3
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d3ec      	bcc.n	80031a6 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2b40      	cmp	r3, #64	@ 0x40
 80031d0:	d105      	bne.n	80031de <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	69fa      	ldr	r2, [r7, #28]
 80031d8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80031dc:	e01e      	b.n	800321c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2b41      	cmp	r3, #65	@ 0x41
 80031e2:	d105      	bne.n	80031f0 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	69fa      	ldr	r2, [r7, #28]
 80031ea:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80031ee:	e015      	b.n	800321c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	2b1f      	cmp	r3, #31
 80031f4:	d808      	bhi.n	8003208 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2101      	movs	r1, #1
 80031fc:	68ba      	ldr	r2, [r7, #8]
 80031fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003202:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8003206:	e009      	b.n	800321c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	f003 021f 	and.w	r2, r3, #31
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2101      	movs	r1, #1
 8003214:	fa01 f202 	lsl.w	r2, r1, r2
 8003218:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800321c:	2300      	movs	r3, #0
 800321e:	e008      	b.n	8003232 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003226:	f043 0208 	orr.w	r2, r3, #8
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
  }
}
 8003232:	4618      	mov	r0, r3
 8003234:	372c      	adds	r7, #44	@ 0x2c
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	0800bb24 	.word	0x0800bb24

08003244 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003244:	b480      	push	{r7}
 8003246:	b087      	sub	sp, #28
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003256:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003258:	7dfb      	ldrb	r3, [r7, #23]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d002      	beq.n	8003264 <HAL_FDCAN_ActivateNotification+0x20>
 800325e:	7dfb      	ldrb	r3, [r7, #23]
 8003260:	2b02      	cmp	r3, #2
 8003262:	d155      	bne.n	8003310 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	4013      	ands	r3, r2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d108      	bne.n	8003284 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f042 0201 	orr.w	r2, r2, #1
 8003280:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003282:	e014      	b.n	80032ae <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	4013      	ands	r3, r2
 800328e:	68ba      	ldr	r2, [r7, #8]
 8003290:	429a      	cmp	r2, r3
 8003292:	d108      	bne.n	80032a6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 0202 	orr.w	r2, r2, #2
 80032a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80032a4:	e003      	b.n	80032ae <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2203      	movs	r2, #3
 80032ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d009      	beq.n	80032cc <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d009      	beq.n	80032ea <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003330 <HAL_FDCAN_ActivateNotification+0xec>)
 80032f4:	4013      	ands	r3, r2
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	430b      	orrs	r3, r1
 80032fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80032fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003334 <HAL_FDCAN_ActivateNotification+0xf0>)
 8003300:	695a      	ldr	r2, [r3, #20]
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	0f9b      	lsrs	r3, r3, #30
 8003306:	490b      	ldr	r1, [pc, #44]	@ (8003334 <HAL_FDCAN_ActivateNotification+0xf0>)
 8003308:	4313      	orrs	r3, r2
 800330a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	e008      	b.n	8003322 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003316:	f043 0202 	orr.w	r2, r3, #2
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
  }
}
 8003322:	4618      	mov	r0, r3
 8003324:	371c      	adds	r7, #28
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	3fcfffff 	.word	0x3fcfffff
 8003334:	4000a800 	.word	0x4000a800

08003338 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003344:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800334e:	4ba7      	ldr	r3, [pc, #668]	@ (80035ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003350:	4013      	ands	r3, r2
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	0091      	lsls	r1, r2, #2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6812      	ldr	r2, [r2, #0]
 800335a:	430b      	orrs	r3, r1
 800335c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003368:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003370:	041a      	lsls	r2, r3, #16
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003380:	68ba      	ldr	r2, [r7, #8]
 8003382:	4413      	add	r3, r2
 8003384:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800338e:	4b97      	ldr	r3, [pc, #604]	@ (80035ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003390:	4013      	ands	r3, r2
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	0091      	lsls	r1, r2, #2
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6812      	ldr	r2, [r2, #0]
 800339a:	430b      	orrs	r3, r1
 800339c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a8:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b0:	041a      	lsls	r2, r3, #16
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	4413      	add	r3, r2
 80033c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80033d0:	4b86      	ldr	r3, [pc, #536]	@ (80035ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	68ba      	ldr	r2, [r7, #8]
 80033d6:	0091      	lsls	r1, r2, #2
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6812      	ldr	r2, [r2, #0]
 80033dc:	430b      	orrs	r3, r1
 80033de:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80033ea:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	041a      	lsls	r2, r3, #16
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003406:	fb02 f303 	mul.w	r3, r2, r3
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	4413      	add	r3, r2
 800340e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003418:	4b74      	ldr	r3, [pc, #464]	@ (80035ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800341a:	4013      	ands	r3, r2
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	0091      	lsls	r1, r2, #2
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6812      	ldr	r2, [r2, #0]
 8003424:	430b      	orrs	r3, r1
 8003426:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003432:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800343a:	041a      	lsls	r2, r3, #16
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800344e:	fb02 f303 	mul.w	r3, r2, r3
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	4413      	add	r3, r2
 8003456:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003460:	4b62      	ldr	r3, [pc, #392]	@ (80035ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003462:	4013      	ands	r3, r2
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	0091      	lsls	r1, r2, #2
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6812      	ldr	r2, [r2, #0]
 800346c:	430b      	orrs	r3, r1
 800346e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800347a:	fb02 f303 	mul.w	r3, r2, r3
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	4413      	add	r3, r2
 8003482:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800348c:	4b57      	ldr	r3, [pc, #348]	@ (80035ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800348e:	4013      	ands	r3, r2
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	0091      	lsls	r1, r2, #2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6812      	ldr	r2, [r2, #0]
 8003498:	430b      	orrs	r3, r1
 800349a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034a6:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ae:	041a      	lsls	r2, r3, #16
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	4413      	add	r3, r2
 80034c4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80034ce:	4b47      	ldr	r3, [pc, #284]	@ (80035ec <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	0091      	lsls	r1, r2, #2
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	6812      	ldr	r2, [r2, #0]
 80034da:	430b      	orrs	r3, r1
 80034dc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80034e8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f0:	041a      	lsls	r2, r3, #16
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003504:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800350c:	061a      	lsls	r2, r3, #24
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800351c:	4b34      	ldr	r3, [pc, #208]	@ (80035f0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800351e:	4413      	add	r3, r2
 8003520:	009a      	lsls	r2, r3, #2
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	441a      	add	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	441a      	add	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354e:	6879      	ldr	r1, [r7, #4]
 8003550:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003552:	fb01 f303 	mul.w	r3, r1, r3
 8003556:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003558:	441a      	add	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800356a:	fb01 f303 	mul.w	r3, r1, r3
 800356e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003570:	441a      	add	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003582:	fb01 f303 	mul.w	r3, r1, r3
 8003586:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003588:	441a      	add	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	441a      	add	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80035b2:	fb01 f303 	mul.w	r3, r1, r3
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	441a      	add	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ca:	6879      	ldr	r1, [r7, #4]
 80035cc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80035ce:	fb01 f303 	mul.w	r3, r1, r3
 80035d2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80035d4:	441a      	add	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e2:	4a04      	ldr	r2, [pc, #16]	@ (80035f4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d915      	bls.n	8003614 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80035e8:	e006      	b.n	80035f8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80035ea:	bf00      	nop
 80035ec:	ffff0003 	.word	0xffff0003
 80035f0:	10002b00 	.word	0x10002b00
 80035f4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035fe:	f043 0220 	orr.w	r2, r3, #32
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2203      	movs	r2, #3
 800360c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e010      	b.n	8003636 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	e005      	b.n	8003628 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	3304      	adds	r3, #4
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	429a      	cmp	r2, r3
 8003632:	d3f3      	bcc.n	800361c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop

08003644 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003644:	b480      	push	{r7}
 8003646:	b089      	sub	sp, #36	@ 0x24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800364e:	2300      	movs	r3, #0
 8003650:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003652:	4b89      	ldr	r3, [pc, #548]	@ (8003878 <HAL_GPIO_Init+0x234>)
 8003654:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003656:	e194      	b.n	8003982 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	2101      	movs	r1, #1
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	fa01 f303 	lsl.w	r3, r1, r3
 8003664:	4013      	ands	r3, r2
 8003666:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	2b00      	cmp	r3, #0
 800366c:	f000 8186 	beq.w	800397c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f003 0303 	and.w	r3, r3, #3
 8003678:	2b01      	cmp	r3, #1
 800367a:	d005      	beq.n	8003688 <HAL_GPIO_Init+0x44>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d130      	bne.n	80036ea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	2203      	movs	r2, #3
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4013      	ands	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	68da      	ldr	r2, [r3, #12]
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036be:	2201      	movs	r2, #1
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	091b      	lsrs	r3, r3, #4
 80036d4:	f003 0201 	and.w	r2, r3, #1
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f003 0303 	and.w	r3, r3, #3
 80036f2:	2b03      	cmp	r3, #3
 80036f4:	d017      	beq.n	8003726 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	2203      	movs	r2, #3
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43db      	mvns	r3, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	4013      	ands	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f003 0303 	and.w	r3, r3, #3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d123      	bne.n	800377a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	08da      	lsrs	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3208      	adds	r2, #8
 800373a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800373e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	220f      	movs	r2, #15
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4013      	ands	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	691a      	ldr	r2, [r3, #16]
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4313      	orrs	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	08da      	lsrs	r2, r3, #3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3208      	adds	r2, #8
 8003774:	69b9      	ldr	r1, [r7, #24]
 8003776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	2203      	movs	r2, #3
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4013      	ands	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f003 0203 	and.w	r2, r3, #3
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	fa02 f303 	lsl.w	r3, r2, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f000 80e0 	beq.w	800397c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037bc:	4b2f      	ldr	r3, [pc, #188]	@ (800387c <HAL_GPIO_Init+0x238>)
 80037be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80037c2:	4a2e      	ldr	r2, [pc, #184]	@ (800387c <HAL_GPIO_Init+0x238>)
 80037c4:	f043 0302 	orr.w	r3, r3, #2
 80037c8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80037cc:	4b2b      	ldr	r3, [pc, #172]	@ (800387c <HAL_GPIO_Init+0x238>)
 80037ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	60fb      	str	r3, [r7, #12]
 80037d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037da:	4a29      	ldr	r2, [pc, #164]	@ (8003880 <HAL_GPIO_Init+0x23c>)
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	089b      	lsrs	r3, r3, #2
 80037e0:	3302      	adds	r3, #2
 80037e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f003 0303 	and.w	r3, r3, #3
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	220f      	movs	r2, #15
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43db      	mvns	r3, r3
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	4013      	ands	r3, r2
 80037fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a20      	ldr	r2, [pc, #128]	@ (8003884 <HAL_GPIO_Init+0x240>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d052      	beq.n	80038ac <HAL_GPIO_Init+0x268>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a1f      	ldr	r2, [pc, #124]	@ (8003888 <HAL_GPIO_Init+0x244>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d031      	beq.n	8003872 <HAL_GPIO_Init+0x22e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a1e      	ldr	r2, [pc, #120]	@ (800388c <HAL_GPIO_Init+0x248>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d02b      	beq.n	800386e <HAL_GPIO_Init+0x22a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a1d      	ldr	r2, [pc, #116]	@ (8003890 <HAL_GPIO_Init+0x24c>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d025      	beq.n	800386a <HAL_GPIO_Init+0x226>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a1c      	ldr	r2, [pc, #112]	@ (8003894 <HAL_GPIO_Init+0x250>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d01f      	beq.n	8003866 <HAL_GPIO_Init+0x222>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a1b      	ldr	r2, [pc, #108]	@ (8003898 <HAL_GPIO_Init+0x254>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d019      	beq.n	8003862 <HAL_GPIO_Init+0x21e>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a1a      	ldr	r2, [pc, #104]	@ (800389c <HAL_GPIO_Init+0x258>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d013      	beq.n	800385e <HAL_GPIO_Init+0x21a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a19      	ldr	r2, [pc, #100]	@ (80038a0 <HAL_GPIO_Init+0x25c>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00d      	beq.n	800385a <HAL_GPIO_Init+0x216>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a18      	ldr	r2, [pc, #96]	@ (80038a4 <HAL_GPIO_Init+0x260>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d007      	beq.n	8003856 <HAL_GPIO_Init+0x212>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a17      	ldr	r2, [pc, #92]	@ (80038a8 <HAL_GPIO_Init+0x264>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d101      	bne.n	8003852 <HAL_GPIO_Init+0x20e>
 800384e:	2309      	movs	r3, #9
 8003850:	e02d      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003852:	230a      	movs	r3, #10
 8003854:	e02b      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003856:	2308      	movs	r3, #8
 8003858:	e029      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800385a:	2307      	movs	r3, #7
 800385c:	e027      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800385e:	2306      	movs	r3, #6
 8003860:	e025      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003862:	2305      	movs	r3, #5
 8003864:	e023      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003866:	2304      	movs	r3, #4
 8003868:	e021      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800386a:	2303      	movs	r3, #3
 800386c:	e01f      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 800386e:	2302      	movs	r3, #2
 8003870:	e01d      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003872:	2301      	movs	r3, #1
 8003874:	e01b      	b.n	80038ae <HAL_GPIO_Init+0x26a>
 8003876:	bf00      	nop
 8003878:	58000080 	.word	0x58000080
 800387c:	58024400 	.word	0x58024400
 8003880:	58000400 	.word	0x58000400
 8003884:	58020000 	.word	0x58020000
 8003888:	58020400 	.word	0x58020400
 800388c:	58020800 	.word	0x58020800
 8003890:	58020c00 	.word	0x58020c00
 8003894:	58021000 	.word	0x58021000
 8003898:	58021400 	.word	0x58021400
 800389c:	58021800 	.word	0x58021800
 80038a0:	58021c00 	.word	0x58021c00
 80038a4:	58022000 	.word	0x58022000
 80038a8:	58022400 	.word	0x58022400
 80038ac:	2300      	movs	r3, #0
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	f002 0203 	and.w	r2, r2, #3
 80038b4:	0092      	lsls	r2, r2, #2
 80038b6:	4093      	lsls	r3, r2
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038be:	4938      	ldr	r1, [pc, #224]	@ (80039a0 <HAL_GPIO_Init+0x35c>)
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	089b      	lsrs	r3, r3, #2
 80038c4:	3302      	adds	r3, #2
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4013      	ands	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80038f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80038fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	4313      	orrs	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003920:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	43db      	mvns	r3, r3
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	43db      	mvns	r3, r3
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4013      	ands	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800396e:	69ba      	ldr	r2, [r7, #24]
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4313      	orrs	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	3301      	adds	r3, #1
 8003980:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	fa22 f303 	lsr.w	r3, r2, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	f47f ae63 	bne.w	8003658 <HAL_GPIO_Init+0x14>
  }
}
 8003992:	bf00      	nop
 8003994:	bf00      	nop
 8003996:	3724      	adds	r7, #36	@ 0x24
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	58000400 	.word	0x58000400

080039a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	807b      	strh	r3, [r7, #2]
 80039b0:	4613      	mov	r3, r2
 80039b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039b4:	787b      	ldrb	r3, [r7, #1]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ba:	887a      	ldrh	r2, [r7, #2]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80039c0:	e003      	b.n	80039ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80039c2:	887b      	ldrh	r3, [r7, #2]
 80039c4:	041a      	lsls	r2, r3, #16
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	619a      	str	r2, [r3, #24]
}
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80039e0:	4a08      	ldr	r2, [pc, #32]	@ (8003a04 <HAL_HSEM_FastTake+0x2c>)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3320      	adds	r3, #32
 80039e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ea:	4a07      	ldr	r2, [pc, #28]	@ (8003a08 <HAL_HSEM_FastTake+0x30>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d101      	bne.n	80039f4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	e000      	b.n	80039f6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	58026400 	.word	0x58026400
 8003a08:	80000300 	.word	0x80000300

08003a0c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003a16:	4906      	ldr	r1, [pc, #24]	@ (8003a30 <HAL_HSEM_Release+0x24>)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	58026400 	.word	0x58026400

08003a34 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003a3c:	4b29      	ldr	r3, [pc, #164]	@ (8003ae4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	2b06      	cmp	r3, #6
 8003a46:	d00a      	beq.n	8003a5e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003a48:	4b26      	ldr	r3, [pc, #152]	@ (8003ae4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d001      	beq.n	8003a5a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e040      	b.n	8003adc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	e03e      	b.n	8003adc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003a5e:	4b21      	ldr	r3, [pc, #132]	@ (8003ae4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003a66:	491f      	ldr	r1, [pc, #124]	@ (8003ae4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003a6e:	f7fe f921 	bl	8001cb4 <HAL_GetTick>
 8003a72:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a74:	e009      	b.n	8003a8a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003a76:	f7fe f91d 	bl	8001cb4 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a84:	d901      	bls.n	8003a8a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e028      	b.n	8003adc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a8a:	4b16      	ldr	r3, [pc, #88]	@ (8003ae4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a96:	d1ee      	bne.n	8003a76 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b1e      	cmp	r3, #30
 8003a9c:	d008      	beq.n	8003ab0 <HAL_PWREx_ConfigSupply+0x7c>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b2e      	cmp	r3, #46	@ 0x2e
 8003aa2:	d005      	beq.n	8003ab0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b1d      	cmp	r3, #29
 8003aa8:	d002      	beq.n	8003ab0 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b2d      	cmp	r3, #45	@ 0x2d
 8003aae:	d114      	bne.n	8003ada <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003ab0:	f7fe f900 	bl	8001cb4 <HAL_GetTick>
 8003ab4:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003ab6:	e009      	b.n	8003acc <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003ab8:	f7fe f8fc 	bl	8001cb4 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ac6:	d901      	bls.n	8003acc <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e007      	b.n	8003adc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003acc:	4b05      	ldr	r3, [pc, #20]	@ (8003ae4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad8:	d1ee      	bne.n	8003ab8 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	58024800 	.word	0x58024800

08003ae8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08c      	sub	sp, #48	@ 0x30
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d102      	bne.n	8003afc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	f000 bc48 	b.w	800438c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8088 	beq.w	8003c1a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b0a:	4b99      	ldr	r3, [pc, #612]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b14:	4b96      	ldr	r3, [pc, #600]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b18:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b1c:	2b10      	cmp	r3, #16
 8003b1e:	d007      	beq.n	8003b30 <HAL_RCC_OscConfig+0x48>
 8003b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b22:	2b18      	cmp	r3, #24
 8003b24:	d111      	bne.n	8003b4a <HAL_RCC_OscConfig+0x62>
 8003b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b28:	f003 0303 	and.w	r3, r3, #3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d10c      	bne.n	8003b4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b30:	4b8f      	ldr	r3, [pc, #572]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d06d      	beq.n	8003c18 <HAL_RCC_OscConfig+0x130>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d169      	bne.n	8003c18 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	f000 bc21 	b.w	800438c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b52:	d106      	bne.n	8003b62 <HAL_RCC_OscConfig+0x7a>
 8003b54:	4b86      	ldr	r3, [pc, #536]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a85      	ldr	r2, [pc, #532]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b5e:	6013      	str	r3, [r2, #0]
 8003b60:	e02e      	b.n	8003bc0 <HAL_RCC_OscConfig+0xd8>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10c      	bne.n	8003b84 <HAL_RCC_OscConfig+0x9c>
 8003b6a:	4b81      	ldr	r3, [pc, #516]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a80      	ldr	r2, [pc, #512]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	4b7e      	ldr	r3, [pc, #504]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a7d      	ldr	r2, [pc, #500]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b80:	6013      	str	r3, [r2, #0]
 8003b82:	e01d      	b.n	8003bc0 <HAL_RCC_OscConfig+0xd8>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b8c:	d10c      	bne.n	8003ba8 <HAL_RCC_OscConfig+0xc0>
 8003b8e:	4b78      	ldr	r3, [pc, #480]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a77      	ldr	r2, [pc, #476]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	4b75      	ldr	r3, [pc, #468]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a74      	ldr	r2, [pc, #464]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	e00b      	b.n	8003bc0 <HAL_RCC_OscConfig+0xd8>
 8003ba8:	4b71      	ldr	r3, [pc, #452]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a70      	ldr	r2, [pc, #448]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bb2:	6013      	str	r3, [r2, #0]
 8003bb4:	4b6e      	ldr	r3, [pc, #440]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a6d      	ldr	r2, [pc, #436]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d013      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc8:	f7fe f874 	bl	8001cb4 <HAL_GetTick>
 8003bcc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bce:	e008      	b.n	8003be2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd0:	f7fe f870 	bl	8001cb4 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b64      	cmp	r3, #100	@ 0x64
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e3d4      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003be2:	4b63      	ldr	r3, [pc, #396]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0f0      	beq.n	8003bd0 <HAL_RCC_OscConfig+0xe8>
 8003bee:	e014      	b.n	8003c1a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf0:	f7fe f860 	bl	8001cb4 <HAL_GetTick>
 8003bf4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bf8:	f7fe f85c 	bl	8001cb4 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	@ 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e3c0      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c0a:	4b59      	ldr	r3, [pc, #356]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1f0      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x110>
 8003c16:	e000      	b.n	8003c1a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f000 80ca 	beq.w	8003dbc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c28:	4b51      	ldr	r3, [pc, #324]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c30:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c32:	4b4f      	ldr	r3, [pc, #316]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c36:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003c38:	6a3b      	ldr	r3, [r7, #32]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d007      	beq.n	8003c4e <HAL_RCC_OscConfig+0x166>
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	2b18      	cmp	r3, #24
 8003c42:	d156      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x20a>
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f003 0303 	and.w	r3, r3, #3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d151      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c4e:	4b48      	ldr	r3, [pc, #288]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0304 	and.w	r3, r3, #4
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d005      	beq.n	8003c66 <HAL_RCC_OscConfig+0x17e>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e392      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003c66:	4b42      	ldr	r3, [pc, #264]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f023 0219 	bic.w	r2, r3, #25
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	493f      	ldr	r1, [pc, #252]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c78:	f7fe f81c 	bl	8001cb4 <HAL_GetTick>
 8003c7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c7e:	e008      	b.n	8003c92 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c80:	f7fe f818 	bl	8001cb4 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e37c      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c92:	4b37      	ldr	r3, [pc, #220]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0304 	and.w	r3, r3, #4
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0f0      	beq.n	8003c80 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c9e:	f7fe f839 	bl	8001d14 <HAL_GetREVID>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d817      	bhi.n	8003cdc <HAL_RCC_OscConfig+0x1f4>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	2b40      	cmp	r3, #64	@ 0x40
 8003cb2:	d108      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x1de>
 8003cb4:	4b2e      	ldr	r3, [pc, #184]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003cbc:	4a2c      	ldr	r2, [pc, #176]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003cbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cc2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cc4:	e07a      	b.n	8003dbc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	031b      	lsls	r3, r3, #12
 8003cd4:	4926      	ldr	r1, [pc, #152]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cda:	e06f      	b.n	8003dbc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cdc:	4b24      	ldr	r3, [pc, #144]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	061b      	lsls	r3, r3, #24
 8003cea:	4921      	ldr	r1, [pc, #132]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cf0:	e064      	b.n	8003dbc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d047      	beq.n	8003d8a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f023 0219 	bic.w	r2, r3, #25
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	491a      	ldr	r1, [pc, #104]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0c:	f7fd ffd2 	bl	8001cb4 <HAL_GetTick>
 8003d10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d14:	f7fd ffce 	bl	8001cb4 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e332      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d26:	4b12      	ldr	r3, [pc, #72]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0f0      	beq.n	8003d14 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d32:	f7fd ffef 	bl	8001d14 <HAL_GetREVID>
 8003d36:	4603      	mov	r3, r0
 8003d38:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d819      	bhi.n	8003d74 <HAL_RCC_OscConfig+0x28c>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	2b40      	cmp	r3, #64	@ 0x40
 8003d46:	d108      	bne.n	8003d5a <HAL_RCC_OscConfig+0x272>
 8003d48:	4b09      	ldr	r3, [pc, #36]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003d50:	4a07      	ldr	r2, [pc, #28]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003d52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d56:	6053      	str	r3, [r2, #4]
 8003d58:	e030      	b.n	8003dbc <HAL_RCC_OscConfig+0x2d4>
 8003d5a:	4b05      	ldr	r3, [pc, #20]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	031b      	lsls	r3, r3, #12
 8003d68:	4901      	ldr	r1, [pc, #4]	@ (8003d70 <HAL_RCC_OscConfig+0x288>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	604b      	str	r3, [r1, #4]
 8003d6e:	e025      	b.n	8003dbc <HAL_RCC_OscConfig+0x2d4>
 8003d70:	58024400 	.word	0x58024400
 8003d74:	4b9a      	ldr	r3, [pc, #616]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	4997      	ldr	r1, [pc, #604]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	604b      	str	r3, [r1, #4]
 8003d88:	e018      	b.n	8003dbc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d8a:	4b95      	ldr	r3, [pc, #596]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a94      	ldr	r2, [pc, #592]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003d90:	f023 0301 	bic.w	r3, r3, #1
 8003d94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d96:	f7fd ff8d 	bl	8001cb4 <HAL_GetTick>
 8003d9a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d9c:	e008      	b.n	8003db0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d9e:	f7fd ff89 	bl	8001cb4 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d901      	bls.n	8003db0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e2ed      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003db0:	4b8b      	ldr	r3, [pc, #556]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1f0      	bne.n	8003d9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0310 	and.w	r3, r3, #16
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 80a9 	beq.w	8003f1c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dca:	4b85      	ldr	r3, [pc, #532]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dd2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003dd4:	4b82      	ldr	r3, [pc, #520]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d007      	beq.n	8003df0 <HAL_RCC_OscConfig+0x308>
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	2b18      	cmp	r3, #24
 8003de4:	d13a      	bne.n	8003e5c <HAL_RCC_OscConfig+0x374>
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d135      	bne.n	8003e5c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003df0:	4b7b      	ldr	r3, [pc, #492]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d005      	beq.n	8003e08 <HAL_RCC_OscConfig+0x320>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	2b80      	cmp	r3, #128	@ 0x80
 8003e02:	d001      	beq.n	8003e08 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e2c1      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e08:	f7fd ff84 	bl	8001d14 <HAL_GetREVID>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d817      	bhi.n	8003e46 <HAL_RCC_OscConfig+0x35e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	2b20      	cmp	r3, #32
 8003e1c:	d108      	bne.n	8003e30 <HAL_RCC_OscConfig+0x348>
 8003e1e:	4b70      	ldr	r3, [pc, #448]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003e26:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e2c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e2e:	e075      	b.n	8003f1c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e30:	4b6b      	ldr	r3, [pc, #428]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	069b      	lsls	r3, r3, #26
 8003e3e:	4968      	ldr	r1, [pc, #416]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e44:	e06a      	b.n	8003f1c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e46:	4b66      	ldr	r3, [pc, #408]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	061b      	lsls	r3, r3, #24
 8003e54:	4962      	ldr	r1, [pc, #392]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e5a:	e05f      	b.n	8003f1c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d042      	beq.n	8003eea <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003e64:	4b5e      	ldr	r3, [pc, #376]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a5d      	ldr	r2, [pc, #372]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e70:	f7fd ff20 	bl	8001cb4 <HAL_GetTick>
 8003e74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e76:	e008      	b.n	8003e8a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e78:	f7fd ff1c 	bl	8001cb4 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e280      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e8a:	4b55      	ldr	r3, [pc, #340]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0f0      	beq.n	8003e78 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e96:	f7fd ff3d 	bl	8001d14 <HAL_GetREVID>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d817      	bhi.n	8003ed4 <HAL_RCC_OscConfig+0x3ec>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	2b20      	cmp	r3, #32
 8003eaa:	d108      	bne.n	8003ebe <HAL_RCC_OscConfig+0x3d6>
 8003eac:	4b4c      	ldr	r3, [pc, #304]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003eb4:	4a4a      	ldr	r2, [pc, #296]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003eb6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003eba:	6053      	str	r3, [r2, #4]
 8003ebc:	e02e      	b.n	8003f1c <HAL_RCC_OscConfig+0x434>
 8003ebe:	4b48      	ldr	r3, [pc, #288]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	069b      	lsls	r3, r3, #26
 8003ecc:	4944      	ldr	r1, [pc, #272]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	604b      	str	r3, [r1, #4]
 8003ed2:	e023      	b.n	8003f1c <HAL_RCC_OscConfig+0x434>
 8003ed4:	4b42      	ldr	r3, [pc, #264]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	061b      	lsls	r3, r3, #24
 8003ee2:	493f      	ldr	r1, [pc, #252]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60cb      	str	r3, [r1, #12]
 8003ee8:	e018      	b.n	8003f1c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003eea:	4b3d      	ldr	r3, [pc, #244]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a3c      	ldr	r2, [pc, #240]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003ef0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ef4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef6:	f7fd fedd 	bl	8001cb4 <HAL_GetTick>
 8003efa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003efe:	f7fd fed9 	bl	8001cb4 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e23d      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003f10:	4b33      	ldr	r3, [pc, #204]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f0      	bne.n	8003efe <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0308 	and.w	r3, r3, #8
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d036      	beq.n	8003f96 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d019      	beq.n	8003f64 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f30:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003f32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f34:	4a2a      	ldr	r2, [pc, #168]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f3c:	f7fd feba 	bl	8001cb4 <HAL_GetTick>
 8003f40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f44:	f7fd feb6 	bl	8001cb4 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e21a      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f56:	4b22      	ldr	r3, [pc, #136]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d0f0      	beq.n	8003f44 <HAL_RCC_OscConfig+0x45c>
 8003f62:	e018      	b.n	8003f96 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f64:	4b1e      	ldr	r3, [pc, #120]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f68:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003f6a:	f023 0301 	bic.w	r3, r3, #1
 8003f6e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f70:	f7fd fea0 	bl	8001cb4 <HAL_GetTick>
 8003f74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f78:	f7fd fe9c 	bl	8001cb4 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e200      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f8a:	4b15      	ldr	r3, [pc, #84]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003f8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1f0      	bne.n	8003f78 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0320 	and.w	r3, r3, #32
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d039      	beq.n	8004016 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d01c      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003faa:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a0c      	ldr	r2, [pc, #48]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003fb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003fb4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003fb6:	f7fd fe7d 	bl	8001cb4 <HAL_GetTick>
 8003fba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fbe:	f7fd fe79 	bl	8001cb4 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e1dd      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003fd0:	4b03      	ldr	r3, [pc, #12]	@ (8003fe0 <HAL_RCC_OscConfig+0x4f8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x4d6>
 8003fdc:	e01b      	b.n	8004016 <HAL_RCC_OscConfig+0x52e>
 8003fde:	bf00      	nop
 8003fe0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003fe4:	4b9b      	ldr	r3, [pc, #620]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a9a      	ldr	r2, [pc, #616]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8003fea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003fee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003ff0:	f7fd fe60 	bl	8001cb4 <HAL_GetTick>
 8003ff4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ff8:	f7fd fe5c 	bl	8001cb4 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e1c0      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800400a:	4b92      	ldr	r3, [pc, #584]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1f0      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0304 	and.w	r3, r3, #4
 800401e:	2b00      	cmp	r3, #0
 8004020:	f000 8081 	beq.w	8004126 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004024:	4b8c      	ldr	r3, [pc, #560]	@ (8004258 <HAL_RCC_OscConfig+0x770>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a8b      	ldr	r2, [pc, #556]	@ (8004258 <HAL_RCC_OscConfig+0x770>)
 800402a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800402e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004030:	f7fd fe40 	bl	8001cb4 <HAL_GetTick>
 8004034:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004038:	f7fd fe3c 	bl	8001cb4 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b64      	cmp	r3, #100	@ 0x64
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e1a0      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800404a:	4b83      	ldr	r3, [pc, #524]	@ (8004258 <HAL_RCC_OscConfig+0x770>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d106      	bne.n	800406c <HAL_RCC_OscConfig+0x584>
 800405e:	4b7d      	ldr	r3, [pc, #500]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004062:	4a7c      	ldr	r2, [pc, #496]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004064:	f043 0301 	orr.w	r3, r3, #1
 8004068:	6713      	str	r3, [r2, #112]	@ 0x70
 800406a:	e02d      	b.n	80040c8 <HAL_RCC_OscConfig+0x5e0>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10c      	bne.n	800408e <HAL_RCC_OscConfig+0x5a6>
 8004074:	4b77      	ldr	r3, [pc, #476]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004078:	4a76      	ldr	r2, [pc, #472]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800407a:	f023 0301 	bic.w	r3, r3, #1
 800407e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004080:	4b74      	ldr	r3, [pc, #464]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004084:	4a73      	ldr	r2, [pc, #460]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004086:	f023 0304 	bic.w	r3, r3, #4
 800408a:	6713      	str	r3, [r2, #112]	@ 0x70
 800408c:	e01c      	b.n	80040c8 <HAL_RCC_OscConfig+0x5e0>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	2b05      	cmp	r3, #5
 8004094:	d10c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x5c8>
 8004096:	4b6f      	ldr	r3, [pc, #444]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800409a:	4a6e      	ldr	r2, [pc, #440]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800409c:	f043 0304 	orr.w	r3, r3, #4
 80040a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80040a2:	4b6c      	ldr	r3, [pc, #432]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80040a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a6:	4a6b      	ldr	r2, [pc, #428]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80040a8:	f043 0301 	orr.w	r3, r3, #1
 80040ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ae:	e00b      	b.n	80040c8 <HAL_RCC_OscConfig+0x5e0>
 80040b0:	4b68      	ldr	r3, [pc, #416]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80040b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b4:	4a67      	ldr	r2, [pc, #412]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80040b6:	f023 0301 	bic.w	r3, r3, #1
 80040ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80040bc:	4b65      	ldr	r3, [pc, #404]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80040be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c0:	4a64      	ldr	r2, [pc, #400]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80040c2:	f023 0304 	bic.w	r3, r3, #4
 80040c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d015      	beq.n	80040fc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d0:	f7fd fdf0 	bl	8001cb4 <HAL_GetTick>
 80040d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040d6:	e00a      	b.n	80040ee <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040d8:	f7fd fdec 	bl	8001cb4 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e14e      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040ee:	4b59      	ldr	r3, [pc, #356]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80040f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0ee      	beq.n	80040d8 <HAL_RCC_OscConfig+0x5f0>
 80040fa:	e014      	b.n	8004126 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040fc:	f7fd fdda 	bl	8001cb4 <HAL_GetTick>
 8004100:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004102:	e00a      	b.n	800411a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004104:	f7fd fdd6 	bl	8001cb4 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004112:	4293      	cmp	r3, r2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e138      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800411a:	4b4e      	ldr	r3, [pc, #312]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800411c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1ee      	bne.n	8004104 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 812d 	beq.w	800438a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004130:	4b48      	ldr	r3, [pc, #288]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004138:	2b18      	cmp	r3, #24
 800413a:	f000 80bd 	beq.w	80042b8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004142:	2b02      	cmp	r3, #2
 8004144:	f040 809e 	bne.w	8004284 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004148:	4b42      	ldr	r3, [pc, #264]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a41      	ldr	r2, [pc, #260]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800414e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004152:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7fd fdae 	bl	8001cb4 <HAL_GetTick>
 8004158:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415c:	f7fd fdaa 	bl	8001cb4 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e10e      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800416e:	4b39      	ldr	r3, [pc, #228]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f0      	bne.n	800415c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800417a:	4b36      	ldr	r3, [pc, #216]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800417c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800417e:	4b37      	ldr	r3, [pc, #220]	@ (800425c <HAL_RCC_OscConfig+0x774>)
 8004180:	4013      	ands	r3, r2
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800418a:	0112      	lsls	r2, r2, #4
 800418c:	430a      	orrs	r2, r1
 800418e:	4931      	ldr	r1, [pc, #196]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004190:	4313      	orrs	r3, r2
 8004192:	628b      	str	r3, [r1, #40]	@ 0x28
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004198:	3b01      	subs	r3, #1
 800419a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041a2:	3b01      	subs	r3, #1
 80041a4:	025b      	lsls	r3, r3, #9
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ae:	3b01      	subs	r3, #1
 80041b0:	041b      	lsls	r3, r3, #16
 80041b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80041b6:	431a      	orrs	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041bc:	3b01      	subs	r3, #1
 80041be:	061b      	lsls	r3, r3, #24
 80041c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80041c4:	4923      	ldr	r1, [pc, #140]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80041ca:	4b22      	ldr	r3, [pc, #136]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ce:	4a21      	ldr	r2, [pc, #132]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041d0:	f023 0301 	bic.w	r3, r3, #1
 80041d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80041d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041da:	4b21      	ldr	r3, [pc, #132]	@ (8004260 <HAL_RCC_OscConfig+0x778>)
 80041dc:	4013      	ands	r3, r2
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80041e2:	00d2      	lsls	r2, r2, #3
 80041e4:	491b      	ldr	r1, [pc, #108]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80041ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ee:	f023 020c 	bic.w	r2, r3, #12
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f6:	4917      	ldr	r1, [pc, #92]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80041fc:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 80041fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004200:	f023 0202 	bic.w	r2, r3, #2
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004208:	4912      	ldr	r1, [pc, #72]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800420a:	4313      	orrs	r3, r2
 800420c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800420e:	4b11      	ldr	r3, [pc, #68]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	4a10      	ldr	r2, [pc, #64]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004218:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800421a:	4b0e      	ldr	r3, [pc, #56]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800421c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421e:	4a0d      	ldr	r2, [pc, #52]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004220:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004224:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004226:	4b0b      	ldr	r3, [pc, #44]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422a:	4a0a      	ldr	r2, [pc, #40]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 800422c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004230:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004232:	4b08      	ldr	r3, [pc, #32]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	4a07      	ldr	r2, [pc, #28]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800423e:	4b05      	ldr	r3, [pc, #20]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a04      	ldr	r2, [pc, #16]	@ (8004254 <HAL_RCC_OscConfig+0x76c>)
 8004244:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004248:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424a:	f7fd fd33 	bl	8001cb4 <HAL_GetTick>
 800424e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004250:	e011      	b.n	8004276 <HAL_RCC_OscConfig+0x78e>
 8004252:	bf00      	nop
 8004254:	58024400 	.word	0x58024400
 8004258:	58024800 	.word	0x58024800
 800425c:	fffffc0c 	.word	0xfffffc0c
 8004260:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004264:	f7fd fd26 	bl	8001cb4 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e08a      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004276:	4b47      	ldr	r3, [pc, #284]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d0f0      	beq.n	8004264 <HAL_RCC_OscConfig+0x77c>
 8004282:	e082      	b.n	800438a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004284:	4b43      	ldr	r3, [pc, #268]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a42      	ldr	r2, [pc, #264]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 800428a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800428e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004290:	f7fd fd10 	bl	8001cb4 <HAL_GetTick>
 8004294:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004296:	e008      	b.n	80042aa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004298:	f7fd fd0c 	bl	8001cb4 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d901      	bls.n	80042aa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e070      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80042aa:	4b3a      	ldr	r3, [pc, #232]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1f0      	bne.n	8004298 <HAL_RCC_OscConfig+0x7b0>
 80042b6:	e068      	b.n	800438a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80042b8:	4b36      	ldr	r3, [pc, #216]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 80042ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042bc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80042be:	4b35      	ldr	r3, [pc, #212]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 80042c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d031      	beq.n	8004330 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	f003 0203 	and.w	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d12a      	bne.n	8004330 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	091b      	lsrs	r3, r3, #4
 80042de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d122      	bne.n	8004330 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d11a      	bne.n	8004330 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	0a5b      	lsrs	r3, r3, #9
 80042fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004306:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004308:	429a      	cmp	r2, r3
 800430a:	d111      	bne.n	8004330 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	0c1b      	lsrs	r3, r3, #16
 8004310:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004318:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800431a:	429a      	cmp	r2, r3
 800431c:	d108      	bne.n	8004330 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	0e1b      	lsrs	r3, r3, #24
 8004322:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800432c:	429a      	cmp	r2, r3
 800432e:	d001      	beq.n	8004334 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e02b      	b.n	800438c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004334:	4b17      	ldr	r3, [pc, #92]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 8004336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004338:	08db      	lsrs	r3, r3, #3
 800433a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800433e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	429a      	cmp	r2, r3
 8004348:	d01f      	beq.n	800438a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800434a:	4b12      	ldr	r3, [pc, #72]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 800434c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434e:	4a11      	ldr	r2, [pc, #68]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004356:	f7fd fcad 	bl	8001cb4 <HAL_GetTick>
 800435a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800435c:	bf00      	nop
 800435e:	f7fd fca9 	bl	8001cb4 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	4293      	cmp	r3, r2
 8004368:	d0f9      	beq.n	800435e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800436a:	4b0a      	ldr	r3, [pc, #40]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 800436c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800436e:	4b0a      	ldr	r3, [pc, #40]	@ (8004398 <HAL_RCC_OscConfig+0x8b0>)
 8004370:	4013      	ands	r3, r2
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004376:	00d2      	lsls	r2, r2, #3
 8004378:	4906      	ldr	r1, [pc, #24]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 800437a:	4313      	orrs	r3, r2
 800437c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800437e:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 8004380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004382:	4a04      	ldr	r2, [pc, #16]	@ (8004394 <HAL_RCC_OscConfig+0x8ac>)
 8004384:	f043 0301 	orr.w	r3, r3, #1
 8004388:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800438a:	2300      	movs	r3, #0
}
 800438c:	4618      	mov	r0, r3
 800438e:	3730      	adds	r7, #48	@ 0x30
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	58024400 	.word	0x58024400
 8004398:	ffff0007 	.word	0xffff0007

0800439c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e19c      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043b0:	4b8a      	ldr	r3, [pc, #552]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 030f 	and.w	r3, r3, #15
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d910      	bls.n	80043e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043be:	4b87      	ldr	r3, [pc, #540]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f023 020f 	bic.w	r2, r3, #15
 80043c6:	4985      	ldr	r1, [pc, #532]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ce:	4b83      	ldr	r3, [pc, #524]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 030f 	and.w	r3, r3, #15
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d001      	beq.n	80043e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e184      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d010      	beq.n	800440e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691a      	ldr	r2, [r3, #16]
 80043f0:	4b7b      	ldr	r3, [pc, #492]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d908      	bls.n	800440e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80043fc:	4b78      	ldr	r3, [pc, #480]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	4975      	ldr	r1, [pc, #468]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800440a:	4313      	orrs	r3, r2
 800440c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0308 	and.w	r3, r3, #8
 8004416:	2b00      	cmp	r3, #0
 8004418:	d010      	beq.n	800443c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	695a      	ldr	r2, [r3, #20]
 800441e:	4b70      	ldr	r3, [pc, #448]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 8004420:	69db      	ldr	r3, [r3, #28]
 8004422:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004426:	429a      	cmp	r2, r3
 8004428:	d908      	bls.n	800443c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800442a:	4b6d      	ldr	r3, [pc, #436]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	496a      	ldr	r1, [pc, #424]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 8004438:	4313      	orrs	r3, r2
 800443a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0310 	and.w	r3, r3, #16
 8004444:	2b00      	cmp	r3, #0
 8004446:	d010      	beq.n	800446a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	699a      	ldr	r2, [r3, #24]
 800444c:	4b64      	ldr	r3, [pc, #400]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800444e:	69db      	ldr	r3, [r3, #28]
 8004450:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004454:	429a      	cmp	r2, r3
 8004456:	d908      	bls.n	800446a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004458:	4b61      	ldr	r3, [pc, #388]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800445a:	69db      	ldr	r3, [r3, #28]
 800445c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	495e      	ldr	r1, [pc, #376]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 8004466:	4313      	orrs	r3, r2
 8004468:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d010      	beq.n	8004498 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	69da      	ldr	r2, [r3, #28]
 800447a:	4b59      	ldr	r3, [pc, #356]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004482:	429a      	cmp	r2, r3
 8004484:	d908      	bls.n	8004498 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004486:	4b56      	ldr	r3, [pc, #344]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	69db      	ldr	r3, [r3, #28]
 8004492:	4953      	ldr	r1, [pc, #332]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 8004494:	4313      	orrs	r3, r2
 8004496:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d010      	beq.n	80044c6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	4b4d      	ldr	r3, [pc, #308]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	f003 030f 	and.w	r3, r3, #15
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d908      	bls.n	80044c6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044b4:	4b4a      	ldr	r3, [pc, #296]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	f023 020f 	bic.w	r2, r3, #15
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	4947      	ldr	r1, [pc, #284]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0301 	and.w	r3, r3, #1
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d055      	beq.n	800457e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80044d2:	4b43      	ldr	r3, [pc, #268]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80044d4:	699b      	ldr	r3, [r3, #24]
 80044d6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	4940      	ldr	r1, [pc, #256]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d107      	bne.n	80044fc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80044ec:	4b3c      	ldr	r3, [pc, #240]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d121      	bne.n	800453c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e0f6      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	2b03      	cmp	r3, #3
 8004502:	d107      	bne.n	8004514 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004504:	4b36      	ldr	r3, [pc, #216]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d115      	bne.n	800453c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e0ea      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d107      	bne.n	800452c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800451c:	4b30      	ldr	r3, [pc, #192]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004524:	2b00      	cmp	r3, #0
 8004526:	d109      	bne.n	800453c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e0de      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800452c:	4b2c      	ldr	r3, [pc, #176]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0304 	and.w	r3, r3, #4
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0d6      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800453c:	4b28      	ldr	r3, [pc, #160]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	f023 0207 	bic.w	r2, r3, #7
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	4925      	ldr	r1, [pc, #148]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800454a:	4313      	orrs	r3, r2
 800454c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800454e:	f7fd fbb1 	bl	8001cb4 <HAL_GetTick>
 8004552:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004554:	e00a      	b.n	800456c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004556:	f7fd fbad 	bl	8001cb4 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004564:	4293      	cmp	r3, r2
 8004566:	d901      	bls.n	800456c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e0be      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456c:	4b1c      	ldr	r3, [pc, #112]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	00db      	lsls	r3, r3, #3
 800457a:	429a      	cmp	r2, r3
 800457c:	d1eb      	bne.n	8004556 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d010      	beq.n	80045ac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	4b14      	ldr	r3, [pc, #80]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	f003 030f 	and.w	r3, r3, #15
 8004596:	429a      	cmp	r2, r3
 8004598:	d208      	bcs.n	80045ac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800459a:	4b11      	ldr	r3, [pc, #68]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	f023 020f 	bic.w	r2, r3, #15
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	490e      	ldr	r1, [pc, #56]	@ (80045e0 <HAL_RCC_ClockConfig+0x244>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045ac:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 030f 	and.w	r3, r3, #15
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d214      	bcs.n	80045e4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ba:	4b08      	ldr	r3, [pc, #32]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f023 020f 	bic.w	r2, r3, #15
 80045c2:	4906      	ldr	r1, [pc, #24]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ca:	4b04      	ldr	r3, [pc, #16]	@ (80045dc <HAL_RCC_ClockConfig+0x240>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 030f 	and.w	r3, r3, #15
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d005      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e086      	b.n	80046ea <HAL_RCC_ClockConfig+0x34e>
 80045dc:	52002000 	.word	0x52002000
 80045e0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0304 	and.w	r3, r3, #4
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d010      	beq.n	8004612 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	691a      	ldr	r2, [r3, #16]
 80045f4:	4b3f      	ldr	r3, [pc, #252]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d208      	bcs.n	8004612 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004600:	4b3c      	ldr	r3, [pc, #240]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	4939      	ldr	r1, [pc, #228]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 800460e:	4313      	orrs	r3, r2
 8004610:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0308 	and.w	r3, r3, #8
 800461a:	2b00      	cmp	r3, #0
 800461c:	d010      	beq.n	8004640 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695a      	ldr	r2, [r3, #20]
 8004622:	4b34      	ldr	r3, [pc, #208]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800462a:	429a      	cmp	r2, r3
 800462c:	d208      	bcs.n	8004640 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800462e:	4b31      	ldr	r3, [pc, #196]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	492e      	ldr	r1, [pc, #184]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 800463c:	4313      	orrs	r3, r2
 800463e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0310 	and.w	r3, r3, #16
 8004648:	2b00      	cmp	r3, #0
 800464a:	d010      	beq.n	800466e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699a      	ldr	r2, [r3, #24]
 8004650:	4b28      	ldr	r3, [pc, #160]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004658:	429a      	cmp	r2, r3
 800465a:	d208      	bcs.n	800466e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800465c:	4b25      	ldr	r3, [pc, #148]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 800465e:	69db      	ldr	r3, [r3, #28]
 8004660:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	4922      	ldr	r1, [pc, #136]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 800466a:	4313      	orrs	r3, r2
 800466c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0320 	and.w	r3, r3, #32
 8004676:	2b00      	cmp	r3, #0
 8004678:	d010      	beq.n	800469c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	69da      	ldr	r2, [r3, #28]
 800467e:	4b1d      	ldr	r3, [pc, #116]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004686:	429a      	cmp	r2, r3
 8004688:	d208      	bcs.n	800469c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800468a:	4b1a      	ldr	r3, [pc, #104]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	4917      	ldr	r1, [pc, #92]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 8004698:	4313      	orrs	r3, r2
 800469a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800469c:	f000 f834 	bl	8004708 <HAL_RCC_GetSysClockFreq>
 80046a0:	4602      	mov	r2, r0
 80046a2:	4b14      	ldr	r3, [pc, #80]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	0a1b      	lsrs	r3, r3, #8
 80046a8:	f003 030f 	and.w	r3, r3, #15
 80046ac:	4912      	ldr	r1, [pc, #72]	@ (80046f8 <HAL_RCC_ClockConfig+0x35c>)
 80046ae:	5ccb      	ldrb	r3, [r1, r3]
 80046b0:	f003 031f 	and.w	r3, r3, #31
 80046b4:	fa22 f303 	lsr.w	r3, r2, r3
 80046b8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80046ba:	4b0e      	ldr	r3, [pc, #56]	@ (80046f4 <HAL_RCC_ClockConfig+0x358>)
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	f003 030f 	and.w	r3, r3, #15
 80046c2:	4a0d      	ldr	r2, [pc, #52]	@ (80046f8 <HAL_RCC_ClockConfig+0x35c>)
 80046c4:	5cd3      	ldrb	r3, [r2, r3]
 80046c6:	f003 031f 	and.w	r3, r3, #31
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
 80046d0:	4a0a      	ldr	r2, [pc, #40]	@ (80046fc <HAL_RCC_ClockConfig+0x360>)
 80046d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80046d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004700 <HAL_RCC_ClockConfig+0x364>)
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80046da:	4b0a      	ldr	r3, [pc, #40]	@ (8004704 <HAL_RCC_ClockConfig+0x368>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fd fa9e 	bl	8001c20 <HAL_InitTick>
 80046e4:	4603      	mov	r3, r0
 80046e6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3718      	adds	r7, #24
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	58024400 	.word	0x58024400
 80046f8:	0800bb04 	.word	0x0800bb04
 80046fc:	24000004 	.word	0x24000004
 8004700:	24000000 	.word	0x24000000
 8004704:	240000a8 	.word	0x240000a8

08004708 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004708:	b480      	push	{r7}
 800470a:	b089      	sub	sp, #36	@ 0x24
 800470c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800470e:	4bb3      	ldr	r3, [pc, #716]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004716:	2b18      	cmp	r3, #24
 8004718:	f200 8155 	bhi.w	80049c6 <HAL_RCC_GetSysClockFreq+0x2be>
 800471c:	a201      	add	r2, pc, #4	@ (adr r2, 8004724 <HAL_RCC_GetSysClockFreq+0x1c>)
 800471e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004722:	bf00      	nop
 8004724:	08004789 	.word	0x08004789
 8004728:	080049c7 	.word	0x080049c7
 800472c:	080049c7 	.word	0x080049c7
 8004730:	080049c7 	.word	0x080049c7
 8004734:	080049c7 	.word	0x080049c7
 8004738:	080049c7 	.word	0x080049c7
 800473c:	080049c7 	.word	0x080049c7
 8004740:	080049c7 	.word	0x080049c7
 8004744:	080047af 	.word	0x080047af
 8004748:	080049c7 	.word	0x080049c7
 800474c:	080049c7 	.word	0x080049c7
 8004750:	080049c7 	.word	0x080049c7
 8004754:	080049c7 	.word	0x080049c7
 8004758:	080049c7 	.word	0x080049c7
 800475c:	080049c7 	.word	0x080049c7
 8004760:	080049c7 	.word	0x080049c7
 8004764:	080047b5 	.word	0x080047b5
 8004768:	080049c7 	.word	0x080049c7
 800476c:	080049c7 	.word	0x080049c7
 8004770:	080049c7 	.word	0x080049c7
 8004774:	080049c7 	.word	0x080049c7
 8004778:	080049c7 	.word	0x080049c7
 800477c:	080049c7 	.word	0x080049c7
 8004780:	080049c7 	.word	0x080049c7
 8004784:	080047bb 	.word	0x080047bb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004788:	4b94      	ldr	r3, [pc, #592]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b00      	cmp	r3, #0
 8004792:	d009      	beq.n	80047a8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004794:	4b91      	ldr	r3, [pc, #580]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	08db      	lsrs	r3, r3, #3
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	4a90      	ldr	r2, [pc, #576]	@ (80049e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047a0:	fa22 f303 	lsr.w	r3, r2, r3
 80047a4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80047a6:	e111      	b.n	80049cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80047a8:	4b8d      	ldr	r3, [pc, #564]	@ (80049e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047aa:	61bb      	str	r3, [r7, #24]
      break;
 80047ac:	e10e      	b.n	80049cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80047ae:	4b8d      	ldr	r3, [pc, #564]	@ (80049e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80047b0:	61bb      	str	r3, [r7, #24]
      break;
 80047b2:	e10b      	b.n	80049cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80047b4:	4b8c      	ldr	r3, [pc, #560]	@ (80049e8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80047b6:	61bb      	str	r3, [r7, #24]
      break;
 80047b8:	e108      	b.n	80049cc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047ba:	4b88      	ldr	r3, [pc, #544]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80047c4:	4b85      	ldr	r3, [pc, #532]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c8:	091b      	lsrs	r3, r3, #4
 80047ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047ce:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80047d0:	4b82      	ldr	r3, [pc, #520]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80047da:	4b80      	ldr	r3, [pc, #512]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047de:	08db      	lsrs	r3, r3, #3
 80047e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047e4:	68fa      	ldr	r2, [r7, #12]
 80047e6:	fb02 f303 	mul.w	r3, r2, r3
 80047ea:	ee07 3a90 	vmov	s15, r3
 80047ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047f2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 80e1 	beq.w	80049c0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	2b02      	cmp	r3, #2
 8004802:	f000 8083 	beq.w	800490c <HAL_RCC_GetSysClockFreq+0x204>
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	2b02      	cmp	r3, #2
 800480a:	f200 80a1 	bhi.w	8004950 <HAL_RCC_GetSysClockFreq+0x248>
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <HAL_RCC_GetSysClockFreq+0x114>
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d056      	beq.n	80048c8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800481a:	e099      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800481c:	4b6f      	ldr	r3, [pc, #444]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0320 	and.w	r3, r3, #32
 8004824:	2b00      	cmp	r3, #0
 8004826:	d02d      	beq.n	8004884 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004828:	4b6c      	ldr	r3, [pc, #432]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	08db      	lsrs	r3, r3, #3
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	4a6b      	ldr	r2, [pc, #428]	@ (80049e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004834:	fa22 f303 	lsr.w	r3, r2, r3
 8004838:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	ee07 3a90 	vmov	s15, r3
 8004840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	ee07 3a90 	vmov	s15, r3
 800484a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800484e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004852:	4b62      	ldr	r3, [pc, #392]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800485a:	ee07 3a90 	vmov	s15, r3
 800485e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004862:	ed97 6a02 	vldr	s12, [r7, #8]
 8004866:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80049ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800486a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800486e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800487a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800487e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004882:	e087      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	ee07 3a90 	vmov	s15, r3
 800488a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800488e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80049f0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004896:	4b51      	ldr	r3, [pc, #324]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800489e:	ee07 3a90 	vmov	s15, r3
 80048a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80048aa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80049ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80048ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048c6:	e065      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	ee07 3a90 	vmov	s15, r3
 80048ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048d2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80049f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80048d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048da:	4b40      	ldr	r3, [pc, #256]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048e2:	ee07 3a90 	vmov	s15, r3
 80048e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80048ee:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80049ec <HAL_RCC_GetSysClockFreq+0x2e4>
 80048f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004906:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800490a:	e043      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	ee07 3a90 	vmov	s15, r3
 8004912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004916:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80049f8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800491a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800491e:	4b2f      	ldr	r3, [pc, #188]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004926:	ee07 3a90 	vmov	s15, r3
 800492a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800492e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004932:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80049ec <HAL_RCC_GetSysClockFreq+0x2e4>
 8004936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800493a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800493e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800494a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800494e:	e021      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	ee07 3a90 	vmov	s15, r3
 8004956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800495a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80049f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800495e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004962:	4b1e      	ldr	r3, [pc, #120]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800496a:	ee07 3a90 	vmov	s15, r3
 800496e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004972:	ed97 6a02 	vldr	s12, [r7, #8]
 8004976:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80049ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800497a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800497e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800498a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800498e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004992:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004994:	4b11      	ldr	r3, [pc, #68]	@ (80049dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004998:	0a5b      	lsrs	r3, r3, #9
 800499a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800499e:	3301      	adds	r3, #1
 80049a0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	ee07 3a90 	vmov	s15, r3
 80049a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80049ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80049b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049b8:	ee17 3a90 	vmov	r3, s15
 80049bc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80049be:	e005      	b.n	80049cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	61bb      	str	r3, [r7, #24]
      break;
 80049c4:	e002      	b.n	80049cc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80049c6:	4b07      	ldr	r3, [pc, #28]	@ (80049e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80049c8:	61bb      	str	r3, [r7, #24]
      break;
 80049ca:	bf00      	nop
  }

  return sysclockfreq;
 80049cc:	69bb      	ldr	r3, [r7, #24]
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3724      	adds	r7, #36	@ 0x24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	58024400 	.word	0x58024400
 80049e0:	03d09000 	.word	0x03d09000
 80049e4:	003d0900 	.word	0x003d0900
 80049e8:	007a1200 	.word	0x007a1200
 80049ec:	46000000 	.word	0x46000000
 80049f0:	4c742400 	.word	0x4c742400
 80049f4:	4a742400 	.word	0x4a742400
 80049f8:	4af42400 	.word	0x4af42400

080049fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004a02:	f7ff fe81 	bl	8004708 <HAL_RCC_GetSysClockFreq>
 8004a06:	4602      	mov	r2, r0
 8004a08:	4b10      	ldr	r3, [pc, #64]	@ (8004a4c <HAL_RCC_GetHCLKFreq+0x50>)
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	0a1b      	lsrs	r3, r3, #8
 8004a0e:	f003 030f 	and.w	r3, r3, #15
 8004a12:	490f      	ldr	r1, [pc, #60]	@ (8004a50 <HAL_RCC_GetHCLKFreq+0x54>)
 8004a14:	5ccb      	ldrb	r3, [r1, r3]
 8004a16:	f003 031f 	and.w	r3, r3, #31
 8004a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a1e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a20:	4b0a      	ldr	r3, [pc, #40]	@ (8004a4c <HAL_RCC_GetHCLKFreq+0x50>)
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	f003 030f 	and.w	r3, r3, #15
 8004a28:	4a09      	ldr	r2, [pc, #36]	@ (8004a50 <HAL_RCC_GetHCLKFreq+0x54>)
 8004a2a:	5cd3      	ldrb	r3, [r2, r3]
 8004a2c:	f003 031f 	and.w	r3, r3, #31
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	fa22 f303 	lsr.w	r3, r2, r3
 8004a36:	4a07      	ldr	r2, [pc, #28]	@ (8004a54 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a38:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a3a:	4a07      	ldr	r2, [pc, #28]	@ (8004a58 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004a40:	4b04      	ldr	r3, [pc, #16]	@ (8004a54 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a42:	681b      	ldr	r3, [r3, #0]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	58024400 	.word	0x58024400
 8004a50:	0800bb04 	.word	0x0800bb04
 8004a54:	24000004 	.word	0x24000004
 8004a58:	24000000 	.word	0x24000000

08004a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004a60:	f7ff ffcc 	bl	80049fc <HAL_RCC_GetHCLKFreq>
 8004a64:	4602      	mov	r2, r0
 8004a66:	4b06      	ldr	r3, [pc, #24]	@ (8004a80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	091b      	lsrs	r3, r3, #4
 8004a6c:	f003 0307 	and.w	r3, r3, #7
 8004a70:	4904      	ldr	r1, [pc, #16]	@ (8004a84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a72:	5ccb      	ldrb	r3, [r1, r3]
 8004a74:	f003 031f 	and.w	r3, r3, #31
 8004a78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	58024400 	.word	0x58024400
 8004a84:	0800bb04 	.word	0x0800bb04

08004a88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004a8c:	f7ff ffb6 	bl	80049fc <HAL_RCC_GetHCLKFreq>
 8004a90:	4602      	mov	r2, r0
 8004a92:	4b06      	ldr	r3, [pc, #24]	@ (8004aac <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a94:	69db      	ldr	r3, [r3, #28]
 8004a96:	0a1b      	lsrs	r3, r3, #8
 8004a98:	f003 0307 	and.w	r3, r3, #7
 8004a9c:	4904      	ldr	r1, [pc, #16]	@ (8004ab0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a9e:	5ccb      	ldrb	r3, [r1, r3]
 8004aa0:	f003 031f 	and.w	r3, r3, #31
 8004aa4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	58024400 	.word	0x58024400
 8004ab0:	0800bb04 	.word	0x0800bb04

08004ab4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ab8:	b0ca      	sub	sp, #296	@ 0x128
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004ad8:	2500      	movs	r5, #0
 8004ada:	ea54 0305 	orrs.w	r3, r4, r5
 8004ade:	d049      	beq.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ae6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004aea:	d02f      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004aec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004af0:	d828      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004af2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004af6:	d01a      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004af8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004afc:	d822      	bhi.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d003      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b06:	d007      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004b08:	e01c      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b0a:	4bb8      	ldr	r3, [pc, #736]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0e:	4ab7      	ldr	r2, [pc, #732]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b16:	e01a      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	2102      	movs	r1, #2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f001 fc8f 	bl	8006444 <RCCEx_PLL2_Config>
 8004b26:	4603      	mov	r3, r0
 8004b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b2c:	e00f      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b32:	3328      	adds	r3, #40	@ 0x28
 8004b34:	2102      	movs	r1, #2
 8004b36:	4618      	mov	r0, r3
 8004b38:	f001 fd36 	bl	80065a8 <RCCEx_PLL3_Config>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b42:	e004      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b4a:	e000      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004b4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10a      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004b56:	4ba5      	ldr	r3, [pc, #660]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b5a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b64:	4aa1      	ldr	r2, [pc, #644]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b66:	430b      	orrs	r3, r1
 8004b68:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b6a:	e003      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004b80:	f04f 0900 	mov.w	r9, #0
 8004b84:	ea58 0309 	orrs.w	r3, r8, r9
 8004b88:	d047      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b90:	2b04      	cmp	r3, #4
 8004b92:	d82a      	bhi.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004b94:	a201      	add	r2, pc, #4	@ (adr r2, 8004b9c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9a:	bf00      	nop
 8004b9c:	08004bb1 	.word	0x08004bb1
 8004ba0:	08004bbf 	.word	0x08004bbf
 8004ba4:	08004bd5 	.word	0x08004bd5
 8004ba8:	08004bf3 	.word	0x08004bf3
 8004bac:	08004bf3 	.word	0x08004bf3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bb0:	4b8e      	ldr	r3, [pc, #568]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb4:	4a8d      	ldr	r2, [pc, #564]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bbc:	e01a      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc2:	3308      	adds	r3, #8
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f001 fc3c 	bl	8006444 <RCCEx_PLL2_Config>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bd2:	e00f      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bd8:	3328      	adds	r3, #40	@ 0x28
 8004bda:	2100      	movs	r1, #0
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f001 fce3 	bl	80065a8 <RCCEx_PLL3_Config>
 8004be2:	4603      	mov	r3, r0
 8004be4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004be8:	e004      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bf0:	e000      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004bf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10a      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bfc:	4b7b      	ldr	r3, [pc, #492]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c00:	f023 0107 	bic.w	r1, r3, #7
 8004c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c0a:	4a78      	ldr	r2, [pc, #480]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c0c:	430b      	orrs	r3, r1
 8004c0e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c10:	e003      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c22:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004c26:	f04f 0b00 	mov.w	fp, #0
 8004c2a:	ea5a 030b 	orrs.w	r3, sl, fp
 8004c2e:	d04c      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c3a:	d030      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004c3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c40:	d829      	bhi.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c42:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c44:	d02d      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004c46:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c48:	d825      	bhi.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c4a:	2b80      	cmp	r3, #128	@ 0x80
 8004c4c:	d018      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004c4e:	2b80      	cmp	r3, #128	@ 0x80
 8004c50:	d821      	bhi.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004c56:	2b40      	cmp	r3, #64	@ 0x40
 8004c58:	d007      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004c5a:	e01c      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c5c:	4b63      	ldr	r3, [pc, #396]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c60:	4a62      	ldr	r2, [pc, #392]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c68:	e01c      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6e:	3308      	adds	r3, #8
 8004c70:	2100      	movs	r1, #0
 8004c72:	4618      	mov	r0, r3
 8004c74:	f001 fbe6 	bl	8006444 <RCCEx_PLL2_Config>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c7e:	e011      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c84:	3328      	adds	r3, #40	@ 0x28
 8004c86:	2100      	movs	r1, #0
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f001 fc8d 	bl	80065a8 <RCCEx_PLL3_Config>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c94:	e006      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c9c:	e002      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004c9e:	bf00      	nop
 8004ca0:	e000      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004ca2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ca4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d10a      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004cac:	4b4f      	ldr	r3, [pc, #316]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cb0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cba:	4a4c      	ldr	r2, [pc, #304]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cbc:	430b      	orrs	r3, r1
 8004cbe:	6513      	str	r3, [r2, #80]	@ 0x50
 8004cc0:	e003      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004cd6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004cda:	2300      	movs	r3, #0
 8004cdc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004ce0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	d053      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004cf2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cf6:	d035      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004cf8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cfc:	d82e      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004cfe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004d02:	d031      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004d04:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004d08:	d828      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d0e:	d01a      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004d10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d14:	d822      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004d1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d1e:	d007      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004d20:	e01c      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d22:	4b32      	ldr	r3, [pc, #200]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d26:	4a31      	ldr	r2, [pc, #196]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d2e:	e01c      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d34:	3308      	adds	r3, #8
 8004d36:	2100      	movs	r1, #0
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f001 fb83 	bl	8006444 <RCCEx_PLL2_Config>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d44:	e011      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4a:	3328      	adds	r3, #40	@ 0x28
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f001 fc2a 	bl	80065a8 <RCCEx_PLL3_Config>
 8004d54:	4603      	mov	r3, r0
 8004d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d5a:	e006      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d62:	e002      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004d64:	bf00      	nop
 8004d66:	e000      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10b      	bne.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004d72:	4b1e      	ldr	r3, [pc, #120]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d76:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004d82:	4a1a      	ldr	r2, [pc, #104]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d84:	430b      	orrs	r3, r1
 8004d86:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d88:	e003      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004d9e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004da2:	2300      	movs	r3, #0
 8004da4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004da8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004dac:	460b      	mov	r3, r1
 8004dae:	4313      	orrs	r3, r2
 8004db0:	d056      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004dba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004dbe:	d038      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004dc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004dc4:	d831      	bhi.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004dc6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dca:	d034      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004dcc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dd0:	d82b      	bhi.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004dd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dd6:	d01d      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004dd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ddc:	d825      	bhi.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d006      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004de2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004de6:	d00a      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004de8:	e01f      	b.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004dea:	bf00      	nop
 8004dec:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004df0:	4ba2      	ldr	r3, [pc, #648]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df4:	4aa1      	ldr	r2, [pc, #644]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004df6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004dfc:	e01c      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	3308      	adds	r3, #8
 8004e04:	2100      	movs	r1, #0
 8004e06:	4618      	mov	r0, r3
 8004e08:	f001 fb1c 	bl	8006444 <RCCEx_PLL2_Config>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004e12:	e011      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e18:	3328      	adds	r3, #40	@ 0x28
 8004e1a:	2100      	movs	r1, #0
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f001 fbc3 	bl	80065a8 <RCCEx_PLL3_Config>
 8004e22:	4603      	mov	r3, r0
 8004e24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e28:	e006      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e30:	e002      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e32:	bf00      	nop
 8004e34:	e000      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10b      	bne.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004e40:	4b8e      	ldr	r3, [pc, #568]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e44:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004e50:	4a8a      	ldr	r2, [pc, #552]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e52:	430b      	orrs	r3, r1
 8004e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e56:	e003      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e68:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004e6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004e70:	2300      	movs	r3, #0
 8004e72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004e76:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	d03a      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e86:	2b30      	cmp	r3, #48	@ 0x30
 8004e88:	d01f      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004e8a:	2b30      	cmp	r3, #48	@ 0x30
 8004e8c:	d819      	bhi.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004e8e:	2b20      	cmp	r3, #32
 8004e90:	d00c      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004e92:	2b20      	cmp	r3, #32
 8004e94:	d815      	bhi.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d019      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004e9a:	2b10      	cmp	r3, #16
 8004e9c:	d111      	bne.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e9e:	4b77      	ldr	r3, [pc, #476]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea2:	4a76      	ldr	r2, [pc, #472]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004eaa:	e011      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb0:	3308      	adds	r3, #8
 8004eb2:	2102      	movs	r1, #2
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f001 fac5 	bl	8006444 <RCCEx_PLL2_Config>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004ec0:	e006      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ec8:	e002      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004eca:	bf00      	nop
 8004ecc:	e000      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004ece:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10a      	bne.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004ed8:	4b68      	ldr	r3, [pc, #416]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004edc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee6:	4a65      	ldr	r2, [pc, #404]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ee8:	430b      	orrs	r3, r1
 8004eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eec:	e003      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ef2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004f02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004f06:	2300      	movs	r3, #0
 8004f08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004f0c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004f10:	460b      	mov	r3, r1
 8004f12:	4313      	orrs	r3, r2
 8004f14:	d051      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f20:	d035      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004f22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f26:	d82e      	bhi.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f2c:	d031      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004f2e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f32:	d828      	bhi.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f38:	d01a      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004f3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f3e:	d822      	bhi.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d003      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004f44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f48:	d007      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004f4a:	e01c      	b.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f4c:	4b4b      	ldr	r3, [pc, #300]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f50:	4a4a      	ldr	r2, [pc, #296]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f58:	e01c      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5e:	3308      	adds	r3, #8
 8004f60:	2100      	movs	r1, #0
 8004f62:	4618      	mov	r0, r3
 8004f64:	f001 fa6e 	bl	8006444 <RCCEx_PLL2_Config>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f6e:	e011      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f74:	3328      	adds	r3, #40	@ 0x28
 8004f76:	2100      	movs	r1, #0
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f001 fb15 	bl	80065a8 <RCCEx_PLL3_Config>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f84:	e006      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f8c:	e002      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004f8e:	bf00      	nop
 8004f90:	e000      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004f92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10a      	bne.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004f9c:	4b37      	ldr	r3, [pc, #220]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fa0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004faa:	4a34      	ldr	r2, [pc, #208]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fac:	430b      	orrs	r3, r1
 8004fae:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fb0:	e003      	b.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004fc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004fca:	2300      	movs	r3, #0
 8004fcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004fd0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	d056      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fe0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fe4:	d033      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004fe6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fea:	d82c      	bhi.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004fec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ff0:	d02f      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004ff2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ff6:	d826      	bhi.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004ff8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ffc:	d02b      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004ffe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005002:	d820      	bhi.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005004:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005008:	d012      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800500a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800500e:	d81a      	bhi.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005010:	2b00      	cmp	r3, #0
 8005012:	d022      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005014:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005018:	d115      	bne.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800501a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800501e:	3308      	adds	r3, #8
 8005020:	2101      	movs	r1, #1
 8005022:	4618      	mov	r0, r3
 8005024:	f001 fa0e 	bl	8006444 <RCCEx_PLL2_Config>
 8005028:	4603      	mov	r3, r0
 800502a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800502e:	e015      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005034:	3328      	adds	r3, #40	@ 0x28
 8005036:	2101      	movs	r1, #1
 8005038:	4618      	mov	r0, r3
 800503a:	f001 fab5 	bl	80065a8 <RCCEx_PLL3_Config>
 800503e:	4603      	mov	r3, r0
 8005040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005044:	e00a      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800504c:	e006      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800504e:	bf00      	nop
 8005050:	e004      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005052:	bf00      	nop
 8005054:	e002      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005056:	bf00      	nop
 8005058:	e000      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800505a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800505c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005060:	2b00      	cmp	r3, #0
 8005062:	d10d      	bne.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005064:	4b05      	ldr	r3, [pc, #20]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005068:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800506c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005070:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005072:	4a02      	ldr	r2, [pc, #8]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005074:	430b      	orrs	r3, r1
 8005076:	6513      	str	r3, [r2, #80]	@ 0x50
 8005078:	e006      	b.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800507a:	bf00      	nop
 800507c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005080:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005084:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005090:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005094:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005098:	2300      	movs	r3, #0
 800509a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800509e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80050a2:	460b      	mov	r3, r1
 80050a4:	4313      	orrs	r3, r2
 80050a6:	d055      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80050a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80050b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050b4:	d033      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80050b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050ba:	d82c      	bhi.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80050bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050c0:	d02f      	beq.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80050c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050c6:	d826      	bhi.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80050c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050cc:	d02b      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80050ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050d2:	d820      	bhi.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80050d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050d8:	d012      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80050da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050de:	d81a      	bhi.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d022      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x676>
 80050e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050e8:	d115      	bne.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ee:	3308      	adds	r3, #8
 80050f0:	2101      	movs	r1, #1
 80050f2:	4618      	mov	r0, r3
 80050f4:	f001 f9a6 	bl	8006444 <RCCEx_PLL2_Config>
 80050f8:	4603      	mov	r3, r0
 80050fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80050fe:	e015      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005104:	3328      	adds	r3, #40	@ 0x28
 8005106:	2101      	movs	r1, #1
 8005108:	4618      	mov	r0, r3
 800510a:	f001 fa4d 	bl	80065a8 <RCCEx_PLL3_Config>
 800510e:	4603      	mov	r3, r0
 8005110:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005114:	e00a      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800511c:	e006      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800511e:	bf00      	nop
 8005120:	e004      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005122:	bf00      	nop
 8005124:	e002      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005126:	bf00      	nop
 8005128:	e000      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800512a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800512c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10b      	bne.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005134:	4ba3      	ldr	r3, [pc, #652]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005138:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800513c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005140:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005144:	4a9f      	ldr	r2, [pc, #636]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005146:	430b      	orrs	r3, r1
 8005148:	6593      	str	r3, [r2, #88]	@ 0x58
 800514a:	e003      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800514c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005150:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005160:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005164:	2300      	movs	r3, #0
 8005166:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800516a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800516e:	460b      	mov	r3, r1
 8005170:	4313      	orrs	r3, r2
 8005172:	d037      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800517a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800517e:	d00e      	beq.n	800519e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005180:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005184:	d816      	bhi.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005186:	2b00      	cmp	r3, #0
 8005188:	d018      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x708>
 800518a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800518e:	d111      	bne.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005190:	4b8c      	ldr	r3, [pc, #560]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005194:	4a8b      	ldr	r2, [pc, #556]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005196:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800519a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800519c:	e00f      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800519e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a2:	3308      	adds	r3, #8
 80051a4:	2101      	movs	r1, #1
 80051a6:	4618      	mov	r0, r3
 80051a8:	f001 f94c 	bl	8006444 <RCCEx_PLL2_Config>
 80051ac:	4603      	mov	r3, r0
 80051ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80051b2:	e004      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051ba:	e000      	b.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80051bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d10a      	bne.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80051c6:	4b7f      	ldr	r3, [pc, #508]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051ca:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80051ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051d4:	4a7b      	ldr	r2, [pc, #492]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051d6:	430b      	orrs	r3, r1
 80051d8:	6513      	str	r3, [r2, #80]	@ 0x50
 80051da:	e003      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80051e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ec:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80051f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80051f4:	2300      	movs	r3, #0
 80051f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80051fa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80051fe:	460b      	mov	r3, r1
 8005200:	4313      	orrs	r3, r2
 8005202:	d039      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800520a:	2b03      	cmp	r3, #3
 800520c:	d81c      	bhi.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800520e:	a201      	add	r2, pc, #4	@ (adr r2, 8005214 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005214:	08005251 	.word	0x08005251
 8005218:	08005225 	.word	0x08005225
 800521c:	08005233 	.word	0x08005233
 8005220:	08005251 	.word	0x08005251
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005224:	4b67      	ldr	r3, [pc, #412]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005228:	4a66      	ldr	r2, [pc, #408]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800522a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800522e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005230:	e00f      	b.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005236:	3308      	adds	r3, #8
 8005238:	2102      	movs	r1, #2
 800523a:	4618      	mov	r0, r3
 800523c:	f001 f902 	bl	8006444 <RCCEx_PLL2_Config>
 8005240:	4603      	mov	r3, r0
 8005242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005246:	e004      	b.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800524e:	e000      	b.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10a      	bne.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800525a:	4b5a      	ldr	r3, [pc, #360]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800525c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800525e:	f023 0103 	bic.w	r1, r3, #3
 8005262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005266:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005268:	4a56      	ldr	r2, [pc, #344]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800526a:	430b      	orrs	r3, r1
 800526c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800526e:	e003      	b.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005270:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005274:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005280:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005284:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005288:	2300      	movs	r3, #0
 800528a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800528e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005292:	460b      	mov	r3, r1
 8005294:	4313      	orrs	r3, r2
 8005296:	f000 809f 	beq.w	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800529a:	4b4b      	ldr	r3, [pc, #300]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a4a      	ldr	r2, [pc, #296]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80052a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052a6:	f7fc fd05 	bl	8001cb4 <HAL_GetTick>
 80052aa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052ae:	e00b      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052b0:	f7fc fd00 	bl	8001cb4 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b64      	cmp	r3, #100	@ 0x64
 80052be:	d903      	bls.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052c6:	e005      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052c8:	4b3f      	ldr	r3, [pc, #252]	@ (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0ed      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80052d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d179      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80052dc:	4b39      	ldr	r3, [pc, #228]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80052e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052e8:	4053      	eors	r3, r2
 80052ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d015      	beq.n	800531e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052f2:	4b34      	ldr	r3, [pc, #208]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052fe:	4b31      	ldr	r3, [pc, #196]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005302:	4a30      	ldr	r2, [pc, #192]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005308:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800530a:	4b2e      	ldr	r3, [pc, #184]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800530c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530e:	4a2d      	ldr	r2, [pc, #180]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005314:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005316:	4a2b      	ldr	r2, [pc, #172]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005318:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800531c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800531e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005322:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800532a:	d118      	bne.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532c:	f7fc fcc2 	bl	8001cb4 <HAL_GetTick>
 8005330:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005334:	e00d      	b.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005336:	f7fc fcbd 	bl	8001cb4 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005340:	1ad2      	subs	r2, r2, r3
 8005342:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005346:	429a      	cmp	r2, r3
 8005348:	d903      	bls.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005350:	e005      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005352:	4b1c      	ldr	r3, [pc, #112]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0eb      	beq.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800535e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005362:	2b00      	cmp	r3, #0
 8005364:	d129      	bne.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800536e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005372:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005376:	d10e      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005378:	4b12      	ldr	r3, [pc, #72]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005384:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005388:	091a      	lsrs	r2, r3, #4
 800538a:	4b10      	ldr	r3, [pc, #64]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800538c:	4013      	ands	r3, r2
 800538e:	4a0d      	ldr	r2, [pc, #52]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005390:	430b      	orrs	r3, r1
 8005392:	6113      	str	r3, [r2, #16]
 8005394:	e005      	b.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005396:	4b0b      	ldr	r3, [pc, #44]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	4a0a      	ldr	r2, [pc, #40]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800539c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80053a0:	6113      	str	r3, [r2, #16]
 80053a2:	4b08      	ldr	r3, [pc, #32]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053a4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80053a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80053ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053b2:	4a04      	ldr	r2, [pc, #16]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053b4:	430b      	orrs	r3, r1
 80053b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80053b8:	e00e      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80053c2:	e009      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80053c4:	58024400 	.word	0x58024400
 80053c8:	58024800 	.word	0x58024800
 80053cc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80053d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e0:	f002 0301 	and.w	r3, r2, #1
 80053e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053e8:	2300      	movs	r3, #0
 80053ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053ee:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053f2:	460b      	mov	r3, r1
 80053f4:	4313      	orrs	r3, r2
 80053f6:	f000 8089 	beq.w	800550c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80053fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005400:	2b28      	cmp	r3, #40	@ 0x28
 8005402:	d86b      	bhi.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005404:	a201      	add	r2, pc, #4	@ (adr r2, 800540c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540a:	bf00      	nop
 800540c:	080054e5 	.word	0x080054e5
 8005410:	080054dd 	.word	0x080054dd
 8005414:	080054dd 	.word	0x080054dd
 8005418:	080054dd 	.word	0x080054dd
 800541c:	080054dd 	.word	0x080054dd
 8005420:	080054dd 	.word	0x080054dd
 8005424:	080054dd 	.word	0x080054dd
 8005428:	080054dd 	.word	0x080054dd
 800542c:	080054b1 	.word	0x080054b1
 8005430:	080054dd 	.word	0x080054dd
 8005434:	080054dd 	.word	0x080054dd
 8005438:	080054dd 	.word	0x080054dd
 800543c:	080054dd 	.word	0x080054dd
 8005440:	080054dd 	.word	0x080054dd
 8005444:	080054dd 	.word	0x080054dd
 8005448:	080054dd 	.word	0x080054dd
 800544c:	080054c7 	.word	0x080054c7
 8005450:	080054dd 	.word	0x080054dd
 8005454:	080054dd 	.word	0x080054dd
 8005458:	080054dd 	.word	0x080054dd
 800545c:	080054dd 	.word	0x080054dd
 8005460:	080054dd 	.word	0x080054dd
 8005464:	080054dd 	.word	0x080054dd
 8005468:	080054dd 	.word	0x080054dd
 800546c:	080054e5 	.word	0x080054e5
 8005470:	080054dd 	.word	0x080054dd
 8005474:	080054dd 	.word	0x080054dd
 8005478:	080054dd 	.word	0x080054dd
 800547c:	080054dd 	.word	0x080054dd
 8005480:	080054dd 	.word	0x080054dd
 8005484:	080054dd 	.word	0x080054dd
 8005488:	080054dd 	.word	0x080054dd
 800548c:	080054e5 	.word	0x080054e5
 8005490:	080054dd 	.word	0x080054dd
 8005494:	080054dd 	.word	0x080054dd
 8005498:	080054dd 	.word	0x080054dd
 800549c:	080054dd 	.word	0x080054dd
 80054a0:	080054dd 	.word	0x080054dd
 80054a4:	080054dd 	.word	0x080054dd
 80054a8:	080054dd 	.word	0x080054dd
 80054ac:	080054e5 	.word	0x080054e5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b4:	3308      	adds	r3, #8
 80054b6:	2101      	movs	r1, #1
 80054b8:	4618      	mov	r0, r3
 80054ba:	f000 ffc3 	bl	8006444 <RCCEx_PLL2_Config>
 80054be:	4603      	mov	r3, r0
 80054c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80054c4:	e00f      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ca:	3328      	adds	r3, #40	@ 0x28
 80054cc:	2101      	movs	r1, #1
 80054ce:	4618      	mov	r0, r3
 80054d0:	f001 f86a 	bl	80065a8 <RCCEx_PLL3_Config>
 80054d4:	4603      	mov	r3, r0
 80054d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80054da:	e004      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054e2:	e000      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80054e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d10a      	bne.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80054ee:	4bbf      	ldr	r3, [pc, #764]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80054f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054fc:	4abb      	ldr	r2, [pc, #748]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054fe:	430b      	orrs	r3, r1
 8005500:	6553      	str	r3, [r2, #84]	@ 0x54
 8005502:	e003      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005504:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005508:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800550c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005514:	f002 0302 	and.w	r3, r2, #2
 8005518:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800551c:	2300      	movs	r3, #0
 800551e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005522:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005526:	460b      	mov	r3, r1
 8005528:	4313      	orrs	r3, r2
 800552a:	d041      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800552c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005530:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005532:	2b05      	cmp	r3, #5
 8005534:	d824      	bhi.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005536:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553c:	08005589 	.word	0x08005589
 8005540:	08005555 	.word	0x08005555
 8005544:	0800556b 	.word	0x0800556b
 8005548:	08005589 	.word	0x08005589
 800554c:	08005589 	.word	0x08005589
 8005550:	08005589 	.word	0x08005589
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005558:	3308      	adds	r3, #8
 800555a:	2101      	movs	r1, #1
 800555c:	4618      	mov	r0, r3
 800555e:	f000 ff71 	bl	8006444 <RCCEx_PLL2_Config>
 8005562:	4603      	mov	r3, r0
 8005564:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005568:	e00f      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800556a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556e:	3328      	adds	r3, #40	@ 0x28
 8005570:	2101      	movs	r1, #1
 8005572:	4618      	mov	r0, r3
 8005574:	f001 f818 	bl	80065a8 <RCCEx_PLL3_Config>
 8005578:	4603      	mov	r3, r0
 800557a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800557e:	e004      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005586:	e000      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005588:	bf00      	nop
    }

    if (ret == HAL_OK)
 800558a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10a      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005592:	4b96      	ldr	r3, [pc, #600]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005596:	f023 0107 	bic.w	r1, r3, #7
 800559a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055a0:	4a92      	ldr	r2, [pc, #584]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055a2:	430b      	orrs	r3, r1
 80055a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80055a6:	e003      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b8:	f002 0304 	and.w	r3, r2, #4
 80055bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055c0:	2300      	movs	r3, #0
 80055c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055c6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80055ca:	460b      	mov	r3, r1
 80055cc:	4313      	orrs	r3, r2
 80055ce:	d044      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80055d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055d8:	2b05      	cmp	r3, #5
 80055da:	d825      	bhi.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80055dc:	a201      	add	r2, pc, #4	@ (adr r2, 80055e4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80055de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e2:	bf00      	nop
 80055e4:	08005631 	.word	0x08005631
 80055e8:	080055fd 	.word	0x080055fd
 80055ec:	08005613 	.word	0x08005613
 80055f0:	08005631 	.word	0x08005631
 80055f4:	08005631 	.word	0x08005631
 80055f8:	08005631 	.word	0x08005631
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005600:	3308      	adds	r3, #8
 8005602:	2101      	movs	r1, #1
 8005604:	4618      	mov	r0, r3
 8005606:	f000 ff1d 	bl	8006444 <RCCEx_PLL2_Config>
 800560a:	4603      	mov	r3, r0
 800560c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005610:	e00f      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005616:	3328      	adds	r3, #40	@ 0x28
 8005618:	2101      	movs	r1, #1
 800561a:	4618      	mov	r0, r3
 800561c:	f000 ffc4 	bl	80065a8 <RCCEx_PLL3_Config>
 8005620:	4603      	mov	r3, r0
 8005622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005626:	e004      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800562e:	e000      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005636:	2b00      	cmp	r3, #0
 8005638:	d10b      	bne.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800563a:	4b6c      	ldr	r3, [pc, #432]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800563c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563e:	f023 0107 	bic.w	r1, r3, #7
 8005642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005646:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800564a:	4a68      	ldr	r2, [pc, #416]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800564c:	430b      	orrs	r3, r1
 800564e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005650:	e003      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800565a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005662:	f002 0320 	and.w	r3, r2, #32
 8005666:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800566a:	2300      	movs	r3, #0
 800566c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005670:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005674:	460b      	mov	r3, r1
 8005676:	4313      	orrs	r3, r2
 8005678:	d055      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800567a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005682:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005686:	d033      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005688:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800568c:	d82c      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800568e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005692:	d02f      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005698:	d826      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800569a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800569e:	d02b      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80056a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80056a4:	d820      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056aa:	d012      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80056ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056b0:	d81a      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d022      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80056b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056ba:	d115      	bne.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c0:	3308      	adds	r3, #8
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f000 febd 	bl	8006444 <RCCEx_PLL2_Config>
 80056ca:	4603      	mov	r3, r0
 80056cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80056d0:	e015      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d6:	3328      	adds	r3, #40	@ 0x28
 80056d8:	2102      	movs	r1, #2
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 ff64 	bl	80065a8 <RCCEx_PLL3_Config>
 80056e0:	4603      	mov	r3, r0
 80056e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80056e6:	e00a      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056ee:	e006      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056f0:	bf00      	nop
 80056f2:	e004      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056f4:	bf00      	nop
 80056f6:	e002      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056f8:	bf00      	nop
 80056fa:	e000      	b.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10b      	bne.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005706:	4b39      	ldr	r3, [pc, #228]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800570a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800570e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005716:	4a35      	ldr	r2, [pc, #212]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005718:	430b      	orrs	r3, r1
 800571a:	6553      	str	r3, [r2, #84]	@ 0x54
 800571c:	e003      	b.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800571e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005722:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800572a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005732:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005736:	2300      	movs	r3, #0
 8005738:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800573c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005740:	460b      	mov	r3, r1
 8005742:	4313      	orrs	r3, r2
 8005744:	d058      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800574e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005752:	d033      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005754:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005758:	d82c      	bhi.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800575a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800575e:	d02f      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005764:	d826      	bhi.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005766:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800576a:	d02b      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800576c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005770:	d820      	bhi.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005772:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005776:	d012      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005778:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800577c:	d81a      	bhi.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800577e:	2b00      	cmp	r3, #0
 8005780:	d022      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005786:	d115      	bne.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800578c:	3308      	adds	r3, #8
 800578e:	2100      	movs	r1, #0
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fe57 	bl	8006444 <RCCEx_PLL2_Config>
 8005796:	4603      	mov	r3, r0
 8005798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800579c:	e015      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800579e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057a2:	3328      	adds	r3, #40	@ 0x28
 80057a4:	2102      	movs	r1, #2
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 fefe 	bl	80065a8 <RCCEx_PLL3_Config>
 80057ac:	4603      	mov	r3, r0
 80057ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80057b2:	e00a      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057ba:	e006      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80057bc:	bf00      	nop
 80057be:	e004      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80057c0:	bf00      	nop
 80057c2:	e002      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80057c4:	bf00      	nop
 80057c6:	e000      	b.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80057c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10e      	bne.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057d2:	4b06      	ldr	r3, [pc, #24]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80057da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057e2:	4a02      	ldr	r2, [pc, #8]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057e4:	430b      	orrs	r3, r1
 80057e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80057e8:	e006      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80057ea:	bf00      	nop
 80057ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80057f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005800:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005808:	2300      	movs	r3, #0
 800580a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800580e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005812:	460b      	mov	r3, r1
 8005814:	4313      	orrs	r3, r2
 8005816:	d055      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800581c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005820:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005824:	d033      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005826:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800582a:	d82c      	bhi.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800582c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005830:	d02f      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005832:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005836:	d826      	bhi.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005838:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800583c:	d02b      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800583e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005842:	d820      	bhi.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005844:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005848:	d012      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800584a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800584e:	d81a      	bhi.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005850:	2b00      	cmp	r3, #0
 8005852:	d022      	beq.n	800589a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005854:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005858:	d115      	bne.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800585a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800585e:	3308      	adds	r3, #8
 8005860:	2100      	movs	r1, #0
 8005862:	4618      	mov	r0, r3
 8005864:	f000 fdee 	bl	8006444 <RCCEx_PLL2_Config>
 8005868:	4603      	mov	r3, r0
 800586a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800586e:	e015      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005874:	3328      	adds	r3, #40	@ 0x28
 8005876:	2102      	movs	r1, #2
 8005878:	4618      	mov	r0, r3
 800587a:	f000 fe95 	bl	80065a8 <RCCEx_PLL3_Config>
 800587e:	4603      	mov	r3, r0
 8005880:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005884:	e00a      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800588c:	e006      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800588e:	bf00      	nop
 8005890:	e004      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005892:	bf00      	nop
 8005894:	e002      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005896:	bf00      	nop
 8005898:	e000      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800589a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800589c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10b      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80058a4:	4ba1      	ldr	r3, [pc, #644]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80058ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80058b4:	4a9d      	ldr	r2, [pc, #628]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058b6:	430b      	orrs	r3, r1
 80058b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80058ba:	e003      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80058c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058cc:	f002 0308 	and.w	r3, r2, #8
 80058d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058d4:	2300      	movs	r3, #0
 80058d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80058da:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80058de:	460b      	mov	r3, r1
 80058e0:	4313      	orrs	r3, r2
 80058e2:	d01e      	beq.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80058e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058f0:	d10c      	bne.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f6:	3328      	adds	r3, #40	@ 0x28
 80058f8:	2102      	movs	r1, #2
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 fe54 	bl	80065a8 <RCCEx_PLL3_Config>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d002      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800590c:	4b87      	ldr	r3, [pc, #540]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800590e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005910:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005918:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800591c:	4a83      	ldr	r2, [pc, #524]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800591e:	430b      	orrs	r3, r1
 8005920:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800592a:	f002 0310 	and.w	r3, r2, #16
 800592e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005932:	2300      	movs	r3, #0
 8005934:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005938:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800593c:	460b      	mov	r3, r1
 800593e:	4313      	orrs	r3, r2
 8005940:	d01e      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005946:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800594a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800594e:	d10c      	bne.n	800596a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005954:	3328      	adds	r3, #40	@ 0x28
 8005956:	2102      	movs	r1, #2
 8005958:	4618      	mov	r0, r3
 800595a:	f000 fe25 	bl	80065a8 <RCCEx_PLL3_Config>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800596a:	4b70      	ldr	r3, [pc, #448]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800596c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800596e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005976:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800597a:	4a6c      	ldr	r2, [pc, #432]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800597c:	430b      	orrs	r3, r1
 800597e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800598c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005990:	2300      	movs	r3, #0
 8005992:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005996:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800599a:	460b      	mov	r3, r1
 800599c:	4313      	orrs	r3, r2
 800599e:	d03e      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80059a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80059a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059ac:	d022      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80059ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059b2:	d81b      	bhi.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80059b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059bc:	d00b      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80059be:	e015      	b.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c4:	3308      	adds	r3, #8
 80059c6:	2100      	movs	r1, #0
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fd3b 	bl	8006444 <RCCEx_PLL2_Config>
 80059ce:	4603      	mov	r3, r0
 80059d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80059d4:	e00f      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059da:	3328      	adds	r3, #40	@ 0x28
 80059dc:	2102      	movs	r1, #2
 80059de:	4618      	mov	r0, r3
 80059e0:	f000 fde2 	bl	80065a8 <RCCEx_PLL3_Config>
 80059e4:	4603      	mov	r3, r0
 80059e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80059ea:	e004      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059f2:	e000      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80059f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10b      	bne.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059fe:	4b4b      	ldr	r3, [pc, #300]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a02:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005a0e:	4a47      	ldr	r2, [pc, #284]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a10:	430b      	orrs	r3, r1
 8005a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a14:	e003      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a26:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005a2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a30:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005a34:	460b      	mov	r3, r1
 8005a36:	4313      	orrs	r3, r2
 8005a38:	d03b      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a42:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a46:	d01f      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005a48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a4c:	d818      	bhi.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005a4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a52:	d003      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005a54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a58:	d007      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005a5a:	e011      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a5c:	4b33      	ldr	r3, [pc, #204]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a60:	4a32      	ldr	r2, [pc, #200]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a68:	e00f      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a6e:	3328      	adds	r3, #40	@ 0x28
 8005a70:	2101      	movs	r1, #1
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 fd98 	bl	80065a8 <RCCEx_PLL3_Config>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a7e:	e004      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a86:	e000      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10b      	bne.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a92:	4b26      	ldr	r3, [pc, #152]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a96:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa2:	4a22      	ldr	r2, [pc, #136]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005aa4:	430b      	orrs	r3, r1
 8005aa6:	6553      	str	r3, [r2, #84]	@ 0x54
 8005aa8:	e003      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aba:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005abe:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	677b      	str	r3, [r7, #116]	@ 0x74
 8005ac4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005ac8:	460b      	mov	r3, r1
 8005aca:	4313      	orrs	r3, r2
 8005acc:	d034      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d003      	beq.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005adc:	d007      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005ade:	e011      	b.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ae0:	4b12      	ldr	r3, [pc, #72]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae4:	4a11      	ldr	r2, [pc, #68]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ae6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005aec:	e00e      	b.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af2:	3308      	adds	r3, #8
 8005af4:	2102      	movs	r1, #2
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 fca4 	bl	8006444 <RCCEx_PLL2_Config>
 8005afc:	4603      	mov	r3, r0
 8005afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005b02:	e003      	b.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10d      	bne.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005b14:	4b05      	ldr	r3, [pc, #20]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b18:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b22:	4a02      	ldr	r2, [pc, #8]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b24:	430b      	orrs	r3, r1
 8005b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b28:	e006      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005b2a:	bf00      	nop
 8005b2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b40:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005b44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b46:	2300      	movs	r3, #0
 8005b48:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b4a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4313      	orrs	r3, r2
 8005b52:	d00c      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b58:	3328      	adds	r3, #40	@ 0x28
 8005b5a:	2102      	movs	r1, #2
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 fd23 	bl	80065a8 <RCCEx_PLL3_Config>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d002      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b76:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005b7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b80:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005b84:	460b      	mov	r3, r1
 8005b86:	4313      	orrs	r3, r2
 8005b88:	d038      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b96:	d018      	beq.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005b98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b9c:	d811      	bhi.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005b9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ba2:	d014      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ba8:	d80b      	bhi.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d011      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005bae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bb2:	d106      	bne.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bb4:	4bc3      	ldr	r3, [pc, #780]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb8:	4ac2      	ldr	r2, [pc, #776]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005bc0:	e008      	b.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bc8:	e004      	b.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005bca:	bf00      	nop
 8005bcc:	e002      	b.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005bce:	bf00      	nop
 8005bd0:	e000      	b.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005bd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10b      	bne.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bdc:	4bb9      	ldr	r3, [pc, #740]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bec:	4ab5      	ldr	r2, [pc, #724]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bee:	430b      	orrs	r3, r1
 8005bf0:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bf2:	e003      	b.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c04:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005c08:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c0e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005c12:	460b      	mov	r3, r1
 8005c14:	4313      	orrs	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c18:	4baa      	ldr	r3, [pc, #680]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c1c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c26:	4aa7      	ldr	r2, [pc, #668]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c28:	430b      	orrs	r3, r1
 8005c2a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c34:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005c38:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c3e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005c42:	460b      	mov	r3, r1
 8005c44:	4313      	orrs	r3, r2
 8005c46:	d00a      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005c48:	4b9e      	ldr	r3, [pc, #632]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c54:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005c58:	4a9a      	ldr	r2, [pc, #616]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c5a:	430b      	orrs	r3, r1
 8005c5c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005c6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c70:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005c74:	460b      	mov	r3, r1
 8005c76:	4313      	orrs	r3, r2
 8005c78:	d009      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c7a:	4b92      	ldr	r3, [pc, #584]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c7e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c88:	4a8e      	ldr	r2, [pc, #568]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c8a:	430b      	orrs	r3, r1
 8005c8c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c96:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005c9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ca0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	d00e      	beq.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005caa:	4b86      	ldr	r3, [pc, #536]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	4a85      	ldr	r2, [pc, #532]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cb0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005cb4:	6113      	str	r3, [r2, #16]
 8005cb6:	4b83      	ldr	r3, [pc, #524]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cb8:	6919      	ldr	r1, [r3, #16]
 8005cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cbe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005cc2:	4a80      	ldr	r2, [pc, #512]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cc4:	430b      	orrs	r3, r1
 8005cc6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cda:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	d009      	beq.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005ce4:	4b77      	ldr	r3, [pc, #476]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ce8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf2:	4a74      	ldr	r2, [pc, #464]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cf4:	430b      	orrs	r3, r1
 8005cf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d00:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005d04:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d06:	2300      	movs	r3, #0
 8005d08:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d0a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005d0e:	460b      	mov	r3, r1
 8005d10:	4313      	orrs	r3, r2
 8005d12:	d00a      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005d14:	4b6b      	ldr	r3, [pc, #428]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d18:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d24:	4a67      	ldr	r2, [pc, #412]	@ (8005ec4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d26:	430b      	orrs	r3, r1
 8005d28:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d32:	2100      	movs	r1, #0
 8005d34:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d3c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005d40:	460b      	mov	r3, r1
 8005d42:	4313      	orrs	r3, r2
 8005d44:	d011      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4a:	3308      	adds	r3, #8
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f000 fb78 	bl	8006444 <RCCEx_PLL2_Config>
 8005d54:	4603      	mov	r3, r0
 8005d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d003      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d72:	2100      	movs	r1, #0
 8005d74:	6239      	str	r1, [r7, #32]
 8005d76:	f003 0302 	and.w	r3, r3, #2
 8005d7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d7c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005d80:	460b      	mov	r3, r1
 8005d82:	4313      	orrs	r3, r2
 8005d84:	d011      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8a:	3308      	adds	r3, #8
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f000 fb58 	bl	8006444 <RCCEx_PLL2_Config>
 8005d94:	4603      	mov	r3, r0
 8005d96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005da6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db2:	2100      	movs	r1, #0
 8005db4:	61b9      	str	r1, [r7, #24]
 8005db6:	f003 0304 	and.w	r3, r3, #4
 8005dba:	61fb      	str	r3, [r7, #28]
 8005dbc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	d011      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dca:	3308      	adds	r3, #8
 8005dcc:	2102      	movs	r1, #2
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 fb38 	bl	8006444 <RCCEx_PLL2_Config>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d003      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005de6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df2:	2100      	movs	r1, #0
 8005df4:	6139      	str	r1, [r7, #16]
 8005df6:	f003 0308 	and.w	r3, r3, #8
 8005dfa:	617b      	str	r3, [r7, #20]
 8005dfc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005e00:	460b      	mov	r3, r1
 8005e02:	4313      	orrs	r3, r2
 8005e04:	d011      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0a:	3328      	adds	r3, #40	@ 0x28
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 fbca 	bl	80065a8 <RCCEx_PLL3_Config>
 8005e14:	4603      	mov	r3, r0
 8005e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005e1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d003      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e32:	2100      	movs	r1, #0
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	f003 0310 	and.w	r3, r3, #16
 8005e3a:	60fb      	str	r3, [r7, #12]
 8005e3c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005e40:	460b      	mov	r3, r1
 8005e42:	4313      	orrs	r3, r2
 8005e44:	d011      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4a:	3328      	adds	r3, #40	@ 0x28
 8005e4c:	2101      	movs	r1, #1
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 fbaa 	bl	80065a8 <RCCEx_PLL3_Config>
 8005e54:	4603      	mov	r3, r0
 8005e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d003      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e72:	2100      	movs	r1, #0
 8005e74:	6039      	str	r1, [r7, #0]
 8005e76:	f003 0320 	and.w	r3, r3, #32
 8005e7a:	607b      	str	r3, [r7, #4]
 8005e7c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e80:	460b      	mov	r3, r1
 8005e82:	4313      	orrs	r3, r2
 8005e84:	d011      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e8a:	3328      	adds	r3, #40	@ 0x28
 8005e8c:	2102      	movs	r1, #2
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f000 fb8a 	bl	80065a8 <RCCEx_PLL3_Config>
 8005e94:	4603      	mov	r3, r0
 8005e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d003      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005eaa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d101      	bne.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	e000      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ec4:	58024400 	.word	0x58024400

08005ec8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005ecc:	f7fe fd96 	bl	80049fc <HAL_RCC_GetHCLKFreq>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	4b06      	ldr	r3, [pc, #24]	@ (8005eec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005ed4:	6a1b      	ldr	r3, [r3, #32]
 8005ed6:	091b      	lsrs	r3, r3, #4
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	4904      	ldr	r1, [pc, #16]	@ (8005ef0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005ede:	5ccb      	ldrb	r3, [r1, r3]
 8005ee0:	f003 031f 	and.w	r3, r3, #31
 8005ee4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	58024400 	.word	0x58024400
 8005ef0:	0800bb04 	.word	0x0800bb04

08005ef4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b089      	sub	sp, #36	@ 0x24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005efc:	4ba1      	ldr	r3, [pc, #644]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f00:	f003 0303 	and.w	r3, r3, #3
 8005f04:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005f06:	4b9f      	ldr	r3, [pc, #636]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0a:	0b1b      	lsrs	r3, r3, #12
 8005f0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f10:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005f12:	4b9c      	ldr	r3, [pc, #624]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f16:	091b      	lsrs	r3, r3, #4
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005f1e:	4b99      	ldr	r3, [pc, #612]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f22:	08db      	lsrs	r3, r3, #3
 8005f24:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	fb02 f303 	mul.w	r3, r2, r3
 8005f2e:	ee07 3a90 	vmov	s15, r3
 8005f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f36:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f000 8111 	beq.w	8006164 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	f000 8083 	beq.w	8006050 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	f200 80a1 	bhi.w	8006094 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d003      	beq.n	8005f60 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d056      	beq.n	800600c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005f5e:	e099      	b.n	8006094 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f60:	4b88      	ldr	r3, [pc, #544]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0320 	and.w	r3, r3, #32
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d02d      	beq.n	8005fc8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f6c:	4b85      	ldr	r3, [pc, #532]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	08db      	lsrs	r3, r3, #3
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	4a84      	ldr	r2, [pc, #528]	@ (8006188 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005f78:	fa22 f303 	lsr.w	r3, r2, r3
 8005f7c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	ee07 3a90 	vmov	s15, r3
 8005f84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	ee07 3a90 	vmov	s15, r3
 8005f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f96:	4b7b      	ldr	r3, [pc, #492]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f9e:	ee07 3a90 	vmov	s15, r3
 8005fa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fa6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005faa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800618c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005fae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fc2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005fc6:	e087      	b.n	80060d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	ee07 3a90 	vmov	s15, r3
 8005fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006190 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005fd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fda:	4b6a      	ldr	r3, [pc, #424]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fe2:	ee07 3a90 	vmov	s15, r3
 8005fe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fea:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800618c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ffa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ffe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006006:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800600a:	e065      	b.n	80060d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	ee07 3a90 	vmov	s15, r3
 8006012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006016:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006194 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800601a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800601e:	4b59      	ldr	r3, [pc, #356]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006022:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006026:	ee07 3a90 	vmov	s15, r3
 800602a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800602e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006032:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800618c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006036:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800603a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800603e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006042:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800604a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800604e:	e043      	b.n	80060d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	ee07 3a90 	vmov	s15, r3
 8006056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800605a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006198 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800605e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006062:	4b48      	ldr	r3, [pc, #288]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006066:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800606a:	ee07 3a90 	vmov	s15, r3
 800606e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006072:	ed97 6a03 	vldr	s12, [r7, #12]
 8006076:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800618c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800607a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800607e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006086:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800608a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800608e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006092:	e021      	b.n	80060d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	ee07 3a90 	vmov	s15, r3
 800609a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800609e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006194 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80060a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060a6:	4b37      	ldr	r3, [pc, #220]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060ae:	ee07 3a90 	vmov	s15, r3
 80060b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80060ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800618c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060d6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80060d8:	4b2a      	ldr	r3, [pc, #168]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060dc:	0a5b      	lsrs	r3, r3, #9
 80060de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060e2:	ee07 3a90 	vmov	s15, r3
 80060e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80060f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060fe:	ee17 2a90 	vmov	r2, s15
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006106:	4b1f      	ldr	r3, [pc, #124]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610a:	0c1b      	lsrs	r3, r3, #16
 800610c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006110:	ee07 3a90 	vmov	s15, r3
 8006114:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006118:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800611c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006120:	edd7 6a07 	vldr	s13, [r7, #28]
 8006124:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800612c:	ee17 2a90 	vmov	r2, s15
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006134:	4b13      	ldr	r3, [pc, #76]	@ (8006184 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006138:	0e1b      	lsrs	r3, r3, #24
 800613a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800613e:	ee07 3a90 	vmov	s15, r3
 8006142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006146:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800614a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800614e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006152:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006156:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800615a:	ee17 2a90 	vmov	r2, s15
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006162:	e008      	b.n	8006176 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	609a      	str	r2, [r3, #8]
}
 8006176:	bf00      	nop
 8006178:	3724      	adds	r7, #36	@ 0x24
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	58024400 	.word	0x58024400
 8006188:	03d09000 	.word	0x03d09000
 800618c:	46000000 	.word	0x46000000
 8006190:	4c742400 	.word	0x4c742400
 8006194:	4a742400 	.word	0x4a742400
 8006198:	4af42400 	.word	0x4af42400

0800619c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800619c:	b480      	push	{r7}
 800619e:	b089      	sub	sp, #36	@ 0x24
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061a4:	4ba1      	ldr	r3, [pc, #644]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a8:	f003 0303 	and.w	r3, r3, #3
 80061ac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80061ae:	4b9f      	ldr	r3, [pc, #636]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b2:	0d1b      	lsrs	r3, r3, #20
 80061b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061b8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80061ba:	4b9c      	ldr	r3, [pc, #624]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061be:	0a1b      	lsrs	r3, r3, #8
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80061c6:	4b99      	ldr	r3, [pc, #612]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ca:	08db      	lsrs	r3, r3, #3
 80061cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	fb02 f303 	mul.w	r3, r2, r3
 80061d6:	ee07 3a90 	vmov	s15, r3
 80061da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f000 8111 	beq.w	800640c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	f000 8083 	beq.w	80062f8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	f200 80a1 	bhi.w	800633c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006200:	69bb      	ldr	r3, [r7, #24]
 8006202:	2b01      	cmp	r3, #1
 8006204:	d056      	beq.n	80062b4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006206:	e099      	b.n	800633c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006208:	4b88      	ldr	r3, [pc, #544]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0320 	and.w	r3, r3, #32
 8006210:	2b00      	cmp	r3, #0
 8006212:	d02d      	beq.n	8006270 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006214:	4b85      	ldr	r3, [pc, #532]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	08db      	lsrs	r3, r3, #3
 800621a:	f003 0303 	and.w	r3, r3, #3
 800621e:	4a84      	ldr	r2, [pc, #528]	@ (8006430 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006220:	fa22 f303 	lsr.w	r3, r2, r3
 8006224:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	ee07 3a90 	vmov	s15, r3
 800622c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	ee07 3a90 	vmov	s15, r3
 8006236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800623e:	4b7b      	ldr	r3, [pc, #492]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006246:	ee07 3a90 	vmov	s15, r3
 800624a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800624e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006252:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006434 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800625a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800625e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800626a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800626e:	e087      	b.n	8006380 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	ee07 3a90 	vmov	s15, r3
 8006276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800627a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800627e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006282:	4b6a      	ldr	r3, [pc, #424]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800628a:	ee07 3a90 	vmov	s15, r3
 800628e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006292:	ed97 6a03 	vldr	s12, [r7, #12]
 8006296:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006434 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800629a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800629e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062b2:	e065      	b.n	8006380 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	ee07 3a90 	vmov	s15, r3
 80062ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800643c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80062c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062c6:	4b59      	ldr	r3, [pc, #356]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ce:	ee07 3a90 	vmov	s15, r3
 80062d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80062da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006434 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062f6:	e043      	b.n	8006380 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	ee07 3a90 	vmov	s15, r3
 80062fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006302:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006440 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800630a:	4b48      	ldr	r3, [pc, #288]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800630c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006312:	ee07 3a90 	vmov	s15, r3
 8006316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800631a:	ed97 6a03 	vldr	s12, [r7, #12]
 800631e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006434 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800632a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800632e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006336:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800633a:	e021      	b.n	8006380 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	ee07 3a90 	vmov	s15, r3
 8006342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006346:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800643c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800634a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800634e:	4b37      	ldr	r3, [pc, #220]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006356:	ee07 3a90 	vmov	s15, r3
 800635a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800635e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006362:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006434 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800636a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800636e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800637a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800637e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006380:	4b2a      	ldr	r3, [pc, #168]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006384:	0a5b      	lsrs	r3, r3, #9
 8006386:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006392:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006396:	ee37 7a87 	vadd.f32	s14, s15, s14
 800639a:	edd7 6a07 	vldr	s13, [r7, #28]
 800639e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063a6:	ee17 2a90 	vmov	r2, s15
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80063ae:	4b1f      	ldr	r3, [pc, #124]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b2:	0c1b      	lsrs	r3, r3, #16
 80063b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063b8:	ee07 3a90 	vmov	s15, r3
 80063bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80063cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063d4:	ee17 2a90 	vmov	r2, s15
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80063dc:	4b13      	ldr	r3, [pc, #76]	@ (800642c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e0:	0e1b      	lsrs	r3, r3, #24
 80063e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063e6:	ee07 3a90 	vmov	s15, r3
 80063ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80063fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006402:	ee17 2a90 	vmov	r2, s15
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800640a:	e008      	b.n	800641e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	609a      	str	r2, [r3, #8]
}
 800641e:	bf00      	nop
 8006420:	3724      	adds	r7, #36	@ 0x24
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	58024400 	.word	0x58024400
 8006430:	03d09000 	.word	0x03d09000
 8006434:	46000000 	.word	0x46000000
 8006438:	4c742400 	.word	0x4c742400
 800643c:	4a742400 	.word	0x4a742400
 8006440:	4af42400 	.word	0x4af42400

08006444 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800644e:	2300      	movs	r3, #0
 8006450:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006452:	4b53      	ldr	r3, [pc, #332]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	2b03      	cmp	r3, #3
 800645c:	d101      	bne.n	8006462 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e099      	b.n	8006596 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006462:	4b4f      	ldr	r3, [pc, #316]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a4e      	ldr	r2, [pc, #312]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006468:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800646c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800646e:	f7fb fc21 	bl	8001cb4 <HAL_GetTick>
 8006472:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006474:	e008      	b.n	8006488 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006476:	f7fb fc1d 	bl	8001cb4 <HAL_GetTick>
 800647a:	4602      	mov	r2, r0
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d901      	bls.n	8006488 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e086      	b.n	8006596 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006488:	4b45      	ldr	r3, [pc, #276]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1f0      	bne.n	8006476 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006494:	4b42      	ldr	r3, [pc, #264]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006498:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	031b      	lsls	r3, r3, #12
 80064a2:	493f      	ldr	r1, [pc, #252]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 80064a4:	4313      	orrs	r3, r2
 80064a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	3b01      	subs	r3, #1
 80064ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	025b      	lsls	r3, r3, #9
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	431a      	orrs	r2, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	3b01      	subs	r3, #1
 80064c4:	041b      	lsls	r3, r3, #16
 80064c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80064ca:	431a      	orrs	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	3b01      	subs	r3, #1
 80064d2:	061b      	lsls	r3, r3, #24
 80064d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80064d8:	4931      	ldr	r1, [pc, #196]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80064de:	4b30      	ldr	r3, [pc, #192]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 80064e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	492d      	ldr	r1, [pc, #180]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80064f0:	4b2b      	ldr	r3, [pc, #172]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 80064f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f4:	f023 0220 	bic.w	r2, r3, #32
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	4928      	ldr	r1, [pc, #160]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006502:	4b27      	ldr	r3, [pc, #156]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006506:	4a26      	ldr	r2, [pc, #152]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006508:	f023 0310 	bic.w	r3, r3, #16
 800650c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800650e:	4b24      	ldr	r3, [pc, #144]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006510:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006512:	4b24      	ldr	r3, [pc, #144]	@ (80065a4 <RCCEx_PLL2_Config+0x160>)
 8006514:	4013      	ands	r3, r2
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	69d2      	ldr	r2, [r2, #28]
 800651a:	00d2      	lsls	r2, r2, #3
 800651c:	4920      	ldr	r1, [pc, #128]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 800651e:	4313      	orrs	r3, r2
 8006520:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006522:	4b1f      	ldr	r3, [pc, #124]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006526:	4a1e      	ldr	r2, [pc, #120]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006528:	f043 0310 	orr.w	r3, r3, #16
 800652c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d106      	bne.n	8006542 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006534:	4b1a      	ldr	r3, [pc, #104]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006538:	4a19      	ldr	r2, [pc, #100]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 800653a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800653e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006540:	e00f      	b.n	8006562 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d106      	bne.n	8006556 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006548:	4b15      	ldr	r3, [pc, #84]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 800654a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654c:	4a14      	ldr	r2, [pc, #80]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 800654e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006552:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006554:	e005      	b.n	8006562 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006556:	4b12      	ldr	r3, [pc, #72]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655a:	4a11      	ldr	r2, [pc, #68]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 800655c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006560:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006562:	4b0f      	ldr	r3, [pc, #60]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a0e      	ldr	r2, [pc, #56]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 8006568:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800656c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800656e:	f7fb fba1 	bl	8001cb4 <HAL_GetTick>
 8006572:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006574:	e008      	b.n	8006588 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006576:	f7fb fb9d 	bl	8001cb4 <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	2b02      	cmp	r3, #2
 8006582:	d901      	bls.n	8006588 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006584:	2303      	movs	r3, #3
 8006586:	e006      	b.n	8006596 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006588:	4b05      	ldr	r3, [pc, #20]	@ (80065a0 <RCCEx_PLL2_Config+0x15c>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d0f0      	beq.n	8006576 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006594:	7bfb      	ldrb	r3, [r7, #15]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	58024400 	.word	0x58024400
 80065a4:	ffff0007 	.word	0xffff0007

080065a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065b2:	2300      	movs	r3, #0
 80065b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80065b6:	4b53      	ldr	r3, [pc, #332]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80065b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ba:	f003 0303 	and.w	r3, r3, #3
 80065be:	2b03      	cmp	r3, #3
 80065c0:	d101      	bne.n	80065c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e099      	b.n	80066fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80065c6:	4b4f      	ldr	r3, [pc, #316]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a4e      	ldr	r2, [pc, #312]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80065cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065d2:	f7fb fb6f 	bl	8001cb4 <HAL_GetTick>
 80065d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80065d8:	e008      	b.n	80065ec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80065da:	f7fb fb6b 	bl	8001cb4 <HAL_GetTick>
 80065de:	4602      	mov	r2, r0
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	2b02      	cmp	r3, #2
 80065e6:	d901      	bls.n	80065ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	e086      	b.n	80066fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80065ec:	4b45      	ldr	r3, [pc, #276]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d1f0      	bne.n	80065da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80065f8:	4b42      	ldr	r3, [pc, #264]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80065fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065fc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	051b      	lsls	r3, r3, #20
 8006606:	493f      	ldr	r1, [pc, #252]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006608:	4313      	orrs	r3, r2
 800660a:	628b      	str	r3, [r1, #40]	@ 0x28
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	3b01      	subs	r3, #1
 8006612:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	3b01      	subs	r3, #1
 800661c:	025b      	lsls	r3, r3, #9
 800661e:	b29b      	uxth	r3, r3
 8006620:	431a      	orrs	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	3b01      	subs	r3, #1
 8006628:	041b      	lsls	r3, r3, #16
 800662a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800662e:	431a      	orrs	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	3b01      	subs	r3, #1
 8006636:	061b      	lsls	r3, r3, #24
 8006638:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800663c:	4931      	ldr	r1, [pc, #196]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 800663e:	4313      	orrs	r3, r2
 8006640:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006642:	4b30      	ldr	r3, [pc, #192]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006646:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	492d      	ldr	r1, [pc, #180]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006650:	4313      	orrs	r3, r2
 8006652:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006654:	4b2b      	ldr	r3, [pc, #172]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006658:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	699b      	ldr	r3, [r3, #24]
 8006660:	4928      	ldr	r1, [pc, #160]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006662:	4313      	orrs	r3, r2
 8006664:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006666:	4b27      	ldr	r3, [pc, #156]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666a:	4a26      	ldr	r2, [pc, #152]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 800666c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006670:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006672:	4b24      	ldr	r3, [pc, #144]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006674:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006676:	4b24      	ldr	r3, [pc, #144]	@ (8006708 <RCCEx_PLL3_Config+0x160>)
 8006678:	4013      	ands	r3, r2
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	69d2      	ldr	r2, [r2, #28]
 800667e:	00d2      	lsls	r2, r2, #3
 8006680:	4920      	ldr	r1, [pc, #128]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006682:	4313      	orrs	r3, r2
 8006684:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006686:	4b1f      	ldr	r3, [pc, #124]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 8006688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800668a:	4a1e      	ldr	r2, [pc, #120]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 800668c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006690:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d106      	bne.n	80066a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006698:	4b1a      	ldr	r3, [pc, #104]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 800669a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669c:	4a19      	ldr	r2, [pc, #100]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 800669e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80066a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80066a4:	e00f      	b.n	80066c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d106      	bne.n	80066ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80066ac:	4b15      	ldr	r3, [pc, #84]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80066ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b0:	4a14      	ldr	r2, [pc, #80]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80066b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80066b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80066b8:	e005      	b.n	80066c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80066ba:	4b12      	ldr	r3, [pc, #72]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80066bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066be:	4a11      	ldr	r2, [pc, #68]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80066c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80066c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a0e      	ldr	r2, [pc, #56]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80066cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066d2:	f7fb faef 	bl	8001cb4 <HAL_GetTick>
 80066d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80066d8:	e008      	b.n	80066ec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80066da:	f7fb faeb 	bl	8001cb4 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d901      	bls.n	80066ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e006      	b.n	80066fa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80066ec:	4b05      	ldr	r3, [pc, #20]	@ (8006704 <RCCEx_PLL3_Config+0x15c>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d0f0      	beq.n	80066da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80066f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	58024400 	.word	0x58024400
 8006708:	ffff0007 	.word	0xffff0007

0800670c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d101      	bne.n	800671e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e049      	b.n	80067b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d106      	bne.n	8006738 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f7fa ff9a 	bl	800166c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	3304      	adds	r3, #4
 8006748:	4619      	mov	r1, r3
 800674a:	4610      	mov	r0, r2
 800674c:	f000 fab8 	bl	8006cc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3708      	adds	r7, #8
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}

080067ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b082      	sub	sp, #8
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d101      	bne.n	80067cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e049      	b.n	8006860 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d106      	bne.n	80067e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f841 	bl	8006868 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2202      	movs	r2, #2
 80067ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	3304      	adds	r3, #4
 80067f6:	4619      	mov	r1, r3
 80067f8:	4610      	mov	r0, r2
 80067fa:	f000 fa61 	bl	8006cc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2201      	movs	r2, #1
 8006832:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3708      	adds	r7, #8
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d109      	bne.n	80068a0 <HAL_TIM_PWM_Start+0x24>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b01      	cmp	r3, #1
 8006896:	bf14      	ite	ne
 8006898:	2301      	movne	r3, #1
 800689a:	2300      	moveq	r3, #0
 800689c:	b2db      	uxtb	r3, r3
 800689e:	e03c      	b.n	800691a <HAL_TIM_PWM_Start+0x9e>
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	2b04      	cmp	r3, #4
 80068a4:	d109      	bne.n	80068ba <HAL_TIM_PWM_Start+0x3e>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	bf14      	ite	ne
 80068b2:	2301      	movne	r3, #1
 80068b4:	2300      	moveq	r3, #0
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	e02f      	b.n	800691a <HAL_TIM_PWM_Start+0x9e>
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	2b08      	cmp	r3, #8
 80068be:	d109      	bne.n	80068d4 <HAL_TIM_PWM_Start+0x58>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	bf14      	ite	ne
 80068cc:	2301      	movne	r3, #1
 80068ce:	2300      	moveq	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	e022      	b.n	800691a <HAL_TIM_PWM_Start+0x9e>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	2b0c      	cmp	r3, #12
 80068d8:	d109      	bne.n	80068ee <HAL_TIM_PWM_Start+0x72>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	bf14      	ite	ne
 80068e6:	2301      	movne	r3, #1
 80068e8:	2300      	moveq	r3, #0
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	e015      	b.n	800691a <HAL_TIM_PWM_Start+0x9e>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2b10      	cmp	r3, #16
 80068f2:	d109      	bne.n	8006908 <HAL_TIM_PWM_Start+0x8c>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	bf14      	ite	ne
 8006900:	2301      	movne	r3, #1
 8006902:	2300      	moveq	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	e008      	b.n	800691a <HAL_TIM_PWM_Start+0x9e>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b01      	cmp	r3, #1
 8006912:	bf14      	ite	ne
 8006914:	2301      	movne	r3, #1
 8006916:	2300      	moveq	r3, #0
 8006918:	b2db      	uxtb	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d001      	beq.n	8006922 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e0a1      	b.n	8006a66 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d104      	bne.n	8006932 <HAL_TIM_PWM_Start+0xb6>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2202      	movs	r2, #2
 800692c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006930:	e023      	b.n	800697a <HAL_TIM_PWM_Start+0xfe>
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	2b04      	cmp	r3, #4
 8006936:	d104      	bne.n	8006942 <HAL_TIM_PWM_Start+0xc6>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2202      	movs	r2, #2
 800693c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006940:	e01b      	b.n	800697a <HAL_TIM_PWM_Start+0xfe>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b08      	cmp	r3, #8
 8006946:	d104      	bne.n	8006952 <HAL_TIM_PWM_Start+0xd6>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006950:	e013      	b.n	800697a <HAL_TIM_PWM_Start+0xfe>
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	2b0c      	cmp	r3, #12
 8006956:	d104      	bne.n	8006962 <HAL_TIM_PWM_Start+0xe6>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2202      	movs	r2, #2
 800695c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006960:	e00b      	b.n	800697a <HAL_TIM_PWM_Start+0xfe>
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	2b10      	cmp	r3, #16
 8006966:	d104      	bne.n	8006972 <HAL_TIM_PWM_Start+0xf6>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006970:	e003      	b.n	800697a <HAL_TIM_PWM_Start+0xfe>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2202      	movs	r2, #2
 8006976:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2201      	movs	r2, #1
 8006980:	6839      	ldr	r1, [r7, #0]
 8006982:	4618      	mov	r0, r3
 8006984:	f000 fd12 	bl	80073ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a38      	ldr	r2, [pc, #224]	@ (8006a70 <HAL_TIM_PWM_Start+0x1f4>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d013      	beq.n	80069ba <HAL_TIM_PWM_Start+0x13e>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a37      	ldr	r2, [pc, #220]	@ (8006a74 <HAL_TIM_PWM_Start+0x1f8>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d00e      	beq.n	80069ba <HAL_TIM_PWM_Start+0x13e>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a35      	ldr	r2, [pc, #212]	@ (8006a78 <HAL_TIM_PWM_Start+0x1fc>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d009      	beq.n	80069ba <HAL_TIM_PWM_Start+0x13e>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a34      	ldr	r2, [pc, #208]	@ (8006a7c <HAL_TIM_PWM_Start+0x200>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d004      	beq.n	80069ba <HAL_TIM_PWM_Start+0x13e>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a32      	ldr	r2, [pc, #200]	@ (8006a80 <HAL_TIM_PWM_Start+0x204>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d101      	bne.n	80069be <HAL_TIM_PWM_Start+0x142>
 80069ba:	2301      	movs	r3, #1
 80069bc:	e000      	b.n	80069c0 <HAL_TIM_PWM_Start+0x144>
 80069be:	2300      	movs	r3, #0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d007      	beq.n	80069d4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80069d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a25      	ldr	r2, [pc, #148]	@ (8006a70 <HAL_TIM_PWM_Start+0x1f4>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d022      	beq.n	8006a24 <HAL_TIM_PWM_Start+0x1a8>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069e6:	d01d      	beq.n	8006a24 <HAL_TIM_PWM_Start+0x1a8>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a25      	ldr	r2, [pc, #148]	@ (8006a84 <HAL_TIM_PWM_Start+0x208>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d018      	beq.n	8006a24 <HAL_TIM_PWM_Start+0x1a8>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a24      	ldr	r2, [pc, #144]	@ (8006a88 <HAL_TIM_PWM_Start+0x20c>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d013      	beq.n	8006a24 <HAL_TIM_PWM_Start+0x1a8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a22      	ldr	r2, [pc, #136]	@ (8006a8c <HAL_TIM_PWM_Start+0x210>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d00e      	beq.n	8006a24 <HAL_TIM_PWM_Start+0x1a8>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a1a      	ldr	r2, [pc, #104]	@ (8006a74 <HAL_TIM_PWM_Start+0x1f8>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d009      	beq.n	8006a24 <HAL_TIM_PWM_Start+0x1a8>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a1e      	ldr	r2, [pc, #120]	@ (8006a90 <HAL_TIM_PWM_Start+0x214>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d004      	beq.n	8006a24 <HAL_TIM_PWM_Start+0x1a8>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a16      	ldr	r2, [pc, #88]	@ (8006a78 <HAL_TIM_PWM_Start+0x1fc>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d115      	bne.n	8006a50 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006a94 <HAL_TIM_PWM_Start+0x218>)
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2b06      	cmp	r3, #6
 8006a34:	d015      	beq.n	8006a62 <HAL_TIM_PWM_Start+0x1e6>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a3c:	d011      	beq.n	8006a62 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f042 0201 	orr.w	r2, r2, #1
 8006a4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a4e:	e008      	b.n	8006a62 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f042 0201 	orr.w	r2, r2, #1
 8006a5e:	601a      	str	r2, [r3, #0]
 8006a60:	e000      	b.n	8006a64 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	40010000 	.word	0x40010000
 8006a74:	40010400 	.word	0x40010400
 8006a78:	40014000 	.word	0x40014000
 8006a7c:	40014400 	.word	0x40014400
 8006a80:	40014800 	.word	0x40014800
 8006a84:	40000400 	.word	0x40000400
 8006a88:	40000800 	.word	0x40000800
 8006a8c:	40000c00 	.word	0x40000c00
 8006a90:	40001800 	.word	0x40001800
 8006a94:	00010007 	.word	0x00010007

08006a98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b086      	sub	sp, #24
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d101      	bne.n	8006ab6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	e0ff      	b.n	8006cb6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2b14      	cmp	r3, #20
 8006ac2:	f200 80f0 	bhi.w	8006ca6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8006acc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006acc:	08006b21 	.word	0x08006b21
 8006ad0:	08006ca7 	.word	0x08006ca7
 8006ad4:	08006ca7 	.word	0x08006ca7
 8006ad8:	08006ca7 	.word	0x08006ca7
 8006adc:	08006b61 	.word	0x08006b61
 8006ae0:	08006ca7 	.word	0x08006ca7
 8006ae4:	08006ca7 	.word	0x08006ca7
 8006ae8:	08006ca7 	.word	0x08006ca7
 8006aec:	08006ba3 	.word	0x08006ba3
 8006af0:	08006ca7 	.word	0x08006ca7
 8006af4:	08006ca7 	.word	0x08006ca7
 8006af8:	08006ca7 	.word	0x08006ca7
 8006afc:	08006be3 	.word	0x08006be3
 8006b00:	08006ca7 	.word	0x08006ca7
 8006b04:	08006ca7 	.word	0x08006ca7
 8006b08:	08006ca7 	.word	0x08006ca7
 8006b0c:	08006c25 	.word	0x08006c25
 8006b10:	08006ca7 	.word	0x08006ca7
 8006b14:	08006ca7 	.word	0x08006ca7
 8006b18:	08006ca7 	.word	0x08006ca7
 8006b1c:	08006c65 	.word	0x08006c65
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68b9      	ldr	r1, [r7, #8]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 f96a 	bl	8006e00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	699a      	ldr	r2, [r3, #24]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f042 0208 	orr.w	r2, r2, #8
 8006b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	699a      	ldr	r2, [r3, #24]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f022 0204 	bic.w	r2, r2, #4
 8006b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6999      	ldr	r1, [r3, #24]
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	691a      	ldr	r2, [r3, #16]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	619a      	str	r2, [r3, #24]
      break;
 8006b5e:	e0a5      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68b9      	ldr	r1, [r7, #8]
 8006b66:	4618      	mov	r0, r3
 8006b68:	f000 f9da 	bl	8006f20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	699a      	ldr	r2, [r3, #24]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	6999      	ldr	r1, [r3, #24]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	021a      	lsls	r2, r3, #8
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	619a      	str	r2, [r3, #24]
      break;
 8006ba0:	e084      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68b9      	ldr	r1, [r7, #8]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f000 fa43 	bl	8007034 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	69da      	ldr	r2, [r3, #28]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f042 0208 	orr.w	r2, r2, #8
 8006bbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	69da      	ldr	r2, [r3, #28]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f022 0204 	bic.w	r2, r2, #4
 8006bcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	69d9      	ldr	r1, [r3, #28]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	691a      	ldr	r2, [r3, #16]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	430a      	orrs	r2, r1
 8006bde:	61da      	str	r2, [r3, #28]
      break;
 8006be0:	e064      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68b9      	ldr	r1, [r7, #8]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f000 faab 	bl	8007144 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	69da      	ldr	r2, [r3, #28]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	69da      	ldr	r2, [r3, #28]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	69d9      	ldr	r1, [r3, #28]
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	021a      	lsls	r2, r3, #8
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	61da      	str	r2, [r3, #28]
      break;
 8006c22:	e043      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68b9      	ldr	r1, [r7, #8]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f000 faf4 	bl	8007218 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f042 0208 	orr.w	r2, r2, #8
 8006c3e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0204 	bic.w	r2, r2, #4
 8006c4e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	691a      	ldr	r2, [r3, #16]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006c62:	e023      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68b9      	ldr	r1, [r7, #8]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f000 fb38 	bl	80072e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c7e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c8e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	021a      	lsls	r2, r3, #8
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006ca4:	e002      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	75fb      	strb	r3, [r7, #23]
      break;
 8006caa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop

08006cc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a43      	ldr	r2, [pc, #268]	@ (8006de0 <TIM_Base_SetConfig+0x120>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d013      	beq.n	8006d00 <TIM_Base_SetConfig+0x40>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cde:	d00f      	beq.n	8006d00 <TIM_Base_SetConfig+0x40>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a40      	ldr	r2, [pc, #256]	@ (8006de4 <TIM_Base_SetConfig+0x124>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d00b      	beq.n	8006d00 <TIM_Base_SetConfig+0x40>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a3f      	ldr	r2, [pc, #252]	@ (8006de8 <TIM_Base_SetConfig+0x128>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d007      	beq.n	8006d00 <TIM_Base_SetConfig+0x40>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a3e      	ldr	r2, [pc, #248]	@ (8006dec <TIM_Base_SetConfig+0x12c>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d003      	beq.n	8006d00 <TIM_Base_SetConfig+0x40>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4a3d      	ldr	r2, [pc, #244]	@ (8006df0 <TIM_Base_SetConfig+0x130>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d108      	bne.n	8006d12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	68fa      	ldr	r2, [r7, #12]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a32      	ldr	r2, [pc, #200]	@ (8006de0 <TIM_Base_SetConfig+0x120>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d01f      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d20:	d01b      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a2f      	ldr	r2, [pc, #188]	@ (8006de4 <TIM_Base_SetConfig+0x124>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d017      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8006de8 <TIM_Base_SetConfig+0x128>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d013      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a2d      	ldr	r2, [pc, #180]	@ (8006dec <TIM_Base_SetConfig+0x12c>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d00f      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a2c      	ldr	r2, [pc, #176]	@ (8006df0 <TIM_Base_SetConfig+0x130>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d00b      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a2b      	ldr	r2, [pc, #172]	@ (8006df4 <TIM_Base_SetConfig+0x134>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d007      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a2a      	ldr	r2, [pc, #168]	@ (8006df8 <TIM_Base_SetConfig+0x138>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d003      	beq.n	8006d5a <TIM_Base_SetConfig+0x9a>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a29      	ldr	r2, [pc, #164]	@ (8006dfc <TIM_Base_SetConfig+0x13c>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d108      	bne.n	8006d6c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	695b      	ldr	r3, [r3, #20]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	689a      	ldr	r2, [r3, #8]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a14      	ldr	r2, [pc, #80]	@ (8006de0 <TIM_Base_SetConfig+0x120>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d00f      	beq.n	8006db2 <TIM_Base_SetConfig+0xf2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a16      	ldr	r2, [pc, #88]	@ (8006df0 <TIM_Base_SetConfig+0x130>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d00b      	beq.n	8006db2 <TIM_Base_SetConfig+0xf2>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a15      	ldr	r2, [pc, #84]	@ (8006df4 <TIM_Base_SetConfig+0x134>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d007      	beq.n	8006db2 <TIM_Base_SetConfig+0xf2>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a14      	ldr	r2, [pc, #80]	@ (8006df8 <TIM_Base_SetConfig+0x138>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d003      	beq.n	8006db2 <TIM_Base_SetConfig+0xf2>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a13      	ldr	r2, [pc, #76]	@ (8006dfc <TIM_Base_SetConfig+0x13c>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d103      	bne.n	8006dba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	691a      	ldr	r2, [r3, #16]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f043 0204 	orr.w	r2, r3, #4
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	601a      	str	r2, [r3, #0]
}
 8006dd2:	bf00      	nop
 8006dd4:	3714      	adds	r7, #20
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop
 8006de0:	40010000 	.word	0x40010000
 8006de4:	40000400 	.word	0x40000400
 8006de8:	40000800 	.word	0x40000800
 8006dec:	40000c00 	.word	0x40000c00
 8006df0:	40010400 	.word	0x40010400
 8006df4:	40014000 	.word	0x40014000
 8006df8:	40014400 	.word	0x40014400
 8006dfc:	40014800 	.word	0x40014800

08006e00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b087      	sub	sp, #28
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6a1b      	ldr	r3, [r3, #32]
 8006e14:	f023 0201 	bic.w	r2, r3, #1
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	699b      	ldr	r3, [r3, #24]
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	4b37      	ldr	r3, [pc, #220]	@ (8006f08 <TIM_OC1_SetConfig+0x108>)
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f023 0303 	bic.w	r3, r3, #3
 8006e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68fa      	ldr	r2, [r7, #12]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	f023 0302 	bic.w	r3, r3, #2
 8006e48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a2d      	ldr	r2, [pc, #180]	@ (8006f0c <TIM_OC1_SetConfig+0x10c>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d00f      	beq.n	8006e7c <TIM_OC1_SetConfig+0x7c>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a2c      	ldr	r2, [pc, #176]	@ (8006f10 <TIM_OC1_SetConfig+0x110>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d00b      	beq.n	8006e7c <TIM_OC1_SetConfig+0x7c>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a2b      	ldr	r2, [pc, #172]	@ (8006f14 <TIM_OC1_SetConfig+0x114>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d007      	beq.n	8006e7c <TIM_OC1_SetConfig+0x7c>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a2a      	ldr	r2, [pc, #168]	@ (8006f18 <TIM_OC1_SetConfig+0x118>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d003      	beq.n	8006e7c <TIM_OC1_SetConfig+0x7c>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a29      	ldr	r2, [pc, #164]	@ (8006f1c <TIM_OC1_SetConfig+0x11c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d10c      	bne.n	8006e96 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	f023 0308 	bic.w	r3, r3, #8
 8006e82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f023 0304 	bic.w	r3, r3, #4
 8006e94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a1c      	ldr	r2, [pc, #112]	@ (8006f0c <TIM_OC1_SetConfig+0x10c>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d00f      	beq.n	8006ebe <TIM_OC1_SetConfig+0xbe>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a1b      	ldr	r2, [pc, #108]	@ (8006f10 <TIM_OC1_SetConfig+0x110>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d00b      	beq.n	8006ebe <TIM_OC1_SetConfig+0xbe>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a1a      	ldr	r2, [pc, #104]	@ (8006f14 <TIM_OC1_SetConfig+0x114>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d007      	beq.n	8006ebe <TIM_OC1_SetConfig+0xbe>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a19      	ldr	r2, [pc, #100]	@ (8006f18 <TIM_OC1_SetConfig+0x118>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d003      	beq.n	8006ebe <TIM_OC1_SetConfig+0xbe>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a18      	ldr	r2, [pc, #96]	@ (8006f1c <TIM_OC1_SetConfig+0x11c>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d111      	bne.n	8006ee2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ec4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	693a      	ldr	r2, [r7, #16]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	621a      	str	r2, [r3, #32]
}
 8006efc:	bf00      	nop
 8006efe:	371c      	adds	r7, #28
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr
 8006f08:	fffeff8f 	.word	0xfffeff8f
 8006f0c:	40010000 	.word	0x40010000
 8006f10:	40010400 	.word	0x40010400
 8006f14:	40014000 	.word	0x40014000
 8006f18:	40014400 	.word	0x40014400
 8006f1c:	40014800 	.word	0x40014800

08006f20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	f023 0210 	bic.w	r2, r3, #16
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	699b      	ldr	r3, [r3, #24]
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4b34      	ldr	r3, [pc, #208]	@ (800701c <TIM_OC2_SetConfig+0xfc>)
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	021b      	lsls	r3, r3, #8
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	f023 0320 	bic.w	r3, r3, #32
 8006f6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	011b      	lsls	r3, r3, #4
 8006f72:	697a      	ldr	r2, [r7, #20]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a29      	ldr	r2, [pc, #164]	@ (8007020 <TIM_OC2_SetConfig+0x100>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d003      	beq.n	8006f88 <TIM_OC2_SetConfig+0x68>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a28      	ldr	r2, [pc, #160]	@ (8007024 <TIM_OC2_SetConfig+0x104>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d10d      	bne.n	8006fa4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	011b      	lsls	r3, r3, #4
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fa2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8007020 <TIM_OC2_SetConfig+0x100>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d00f      	beq.n	8006fcc <TIM_OC2_SetConfig+0xac>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a1d      	ldr	r2, [pc, #116]	@ (8007024 <TIM_OC2_SetConfig+0x104>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d00b      	beq.n	8006fcc <TIM_OC2_SetConfig+0xac>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a1c      	ldr	r2, [pc, #112]	@ (8007028 <TIM_OC2_SetConfig+0x108>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d007      	beq.n	8006fcc <TIM_OC2_SetConfig+0xac>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a1b      	ldr	r2, [pc, #108]	@ (800702c <TIM_OC2_SetConfig+0x10c>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d003      	beq.n	8006fcc <TIM_OC2_SetConfig+0xac>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a1a      	ldr	r2, [pc, #104]	@ (8007030 <TIM_OC2_SetConfig+0x110>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d113      	bne.n	8006ff4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006fd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006fda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	009b      	lsls	r3, r3, #2
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	699b      	ldr	r3, [r3, #24]
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685a      	ldr	r2, [r3, #4]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	697a      	ldr	r2, [r7, #20]
 800700c:	621a      	str	r2, [r3, #32]
}
 800700e:	bf00      	nop
 8007010:	371c      	adds	r7, #28
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	feff8fff 	.word	0xfeff8fff
 8007020:	40010000 	.word	0x40010000
 8007024:	40010400 	.word	0x40010400
 8007028:	40014000 	.word	0x40014000
 800702c:	40014400 	.word	0x40014400
 8007030:	40014800 	.word	0x40014800

08007034 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007034:	b480      	push	{r7}
 8007036:	b087      	sub	sp, #28
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a1b      	ldr	r3, [r3, #32]
 8007048:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	69db      	ldr	r3, [r3, #28]
 800705a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	4b33      	ldr	r3, [pc, #204]	@ (800712c <TIM_OC3_SetConfig+0xf8>)
 8007060:	4013      	ands	r3, r2
 8007062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 0303 	bic.w	r3, r3, #3
 800706a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800707c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	021b      	lsls	r3, r3, #8
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	4313      	orrs	r3, r2
 8007088:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a28      	ldr	r2, [pc, #160]	@ (8007130 <TIM_OC3_SetConfig+0xfc>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d003      	beq.n	800709a <TIM_OC3_SetConfig+0x66>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a27      	ldr	r2, [pc, #156]	@ (8007134 <TIM_OC3_SetConfig+0x100>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d10d      	bne.n	80070b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80070a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	021b      	lsls	r3, r3, #8
 80070a8:	697a      	ldr	r2, [r7, #20]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80070b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007130 <TIM_OC3_SetConfig+0xfc>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d00f      	beq.n	80070de <TIM_OC3_SetConfig+0xaa>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a1c      	ldr	r2, [pc, #112]	@ (8007134 <TIM_OC3_SetConfig+0x100>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d00b      	beq.n	80070de <TIM_OC3_SetConfig+0xaa>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a1b      	ldr	r2, [pc, #108]	@ (8007138 <TIM_OC3_SetConfig+0x104>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d007      	beq.n	80070de <TIM_OC3_SetConfig+0xaa>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a1a      	ldr	r2, [pc, #104]	@ (800713c <TIM_OC3_SetConfig+0x108>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d003      	beq.n	80070de <TIM_OC3_SetConfig+0xaa>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a19      	ldr	r2, [pc, #100]	@ (8007140 <TIM_OC3_SetConfig+0x10c>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d113      	bne.n	8007106 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80070ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	011b      	lsls	r3, r3, #4
 8007100:	693a      	ldr	r2, [r7, #16]
 8007102:	4313      	orrs	r3, r2
 8007104:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	621a      	str	r2, [r3, #32]
}
 8007120:	bf00      	nop
 8007122:	371c      	adds	r7, #28
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	fffeff8f 	.word	0xfffeff8f
 8007130:	40010000 	.word	0x40010000
 8007134:	40010400 	.word	0x40010400
 8007138:	40014000 	.word	0x40014000
 800713c:	40014400 	.word	0x40014400
 8007140:	40014800 	.word	0x40014800

08007144 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007144:	b480      	push	{r7}
 8007146:	b087      	sub	sp, #28
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a1b      	ldr	r3, [r3, #32]
 8007152:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a1b      	ldr	r3, [r3, #32]
 8007158:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	4b24      	ldr	r3, [pc, #144]	@ (8007200 <TIM_OC4_SetConfig+0xbc>)
 8007170:	4013      	ands	r3, r2
 8007172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800717a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	021b      	lsls	r3, r3, #8
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	4313      	orrs	r3, r2
 8007186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800718e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	031b      	lsls	r3, r3, #12
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	4313      	orrs	r3, r2
 800719a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a19      	ldr	r2, [pc, #100]	@ (8007204 <TIM_OC4_SetConfig+0xc0>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d00f      	beq.n	80071c4 <TIM_OC4_SetConfig+0x80>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a18      	ldr	r2, [pc, #96]	@ (8007208 <TIM_OC4_SetConfig+0xc4>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00b      	beq.n	80071c4 <TIM_OC4_SetConfig+0x80>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a17      	ldr	r2, [pc, #92]	@ (800720c <TIM_OC4_SetConfig+0xc8>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d007      	beq.n	80071c4 <TIM_OC4_SetConfig+0x80>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a16      	ldr	r2, [pc, #88]	@ (8007210 <TIM_OC4_SetConfig+0xcc>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d003      	beq.n	80071c4 <TIM_OC4_SetConfig+0x80>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a15      	ldr	r2, [pc, #84]	@ (8007214 <TIM_OC4_SetConfig+0xd0>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d109      	bne.n	80071d8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	019b      	lsls	r3, r3, #6
 80071d2:	697a      	ldr	r2, [r7, #20]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	697a      	ldr	r2, [r7, #20]
 80071dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	685a      	ldr	r2, [r3, #4]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	621a      	str	r2, [r3, #32]
}
 80071f2:	bf00      	nop
 80071f4:	371c      	adds	r7, #28
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	feff8fff 	.word	0xfeff8fff
 8007204:	40010000 	.word	0x40010000
 8007208:	40010400 	.word	0x40010400
 800720c:	40014000 	.word	0x40014000
 8007210:	40014400 	.word	0x40014400
 8007214:	40014800 	.word	0x40014800

08007218 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a1b      	ldr	r3, [r3, #32]
 800722c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800723e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	4b21      	ldr	r3, [pc, #132]	@ (80072c8 <TIM_OC5_SetConfig+0xb0>)
 8007244:	4013      	ands	r3, r2
 8007246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007258:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	041b      	lsls	r3, r3, #16
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	4313      	orrs	r3, r2
 8007264:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a18      	ldr	r2, [pc, #96]	@ (80072cc <TIM_OC5_SetConfig+0xb4>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d00f      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a17      	ldr	r2, [pc, #92]	@ (80072d0 <TIM_OC5_SetConfig+0xb8>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d00b      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a16      	ldr	r2, [pc, #88]	@ (80072d4 <TIM_OC5_SetConfig+0xbc>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d007      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a15      	ldr	r2, [pc, #84]	@ (80072d8 <TIM_OC5_SetConfig+0xc0>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d003      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a14      	ldr	r2, [pc, #80]	@ (80072dc <TIM_OC5_SetConfig+0xc4>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d109      	bne.n	80072a2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007294:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	021b      	lsls	r3, r3, #8
 800729c:	697a      	ldr	r2, [r7, #20]
 800729e:	4313      	orrs	r3, r2
 80072a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	621a      	str	r2, [r3, #32]
}
 80072bc:	bf00      	nop
 80072be:	371c      	adds	r7, #28
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	fffeff8f 	.word	0xfffeff8f
 80072cc:	40010000 	.word	0x40010000
 80072d0:	40010400 	.word	0x40010400
 80072d4:	40014000 	.word	0x40014000
 80072d8:	40014400 	.word	0x40014400
 80072dc:	40014800 	.word	0x40014800

080072e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b087      	sub	sp, #28
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a1b      	ldr	r3, [r3, #32]
 80072f4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007308:	68fa      	ldr	r2, [r7, #12]
 800730a:	4b22      	ldr	r3, [pc, #136]	@ (8007394 <TIM_OC6_SetConfig+0xb4>)
 800730c:	4013      	ands	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	021b      	lsls	r3, r3, #8
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	4313      	orrs	r3, r2
 800731a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	051b      	lsls	r3, r3, #20
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	4313      	orrs	r3, r2
 800732e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a19      	ldr	r2, [pc, #100]	@ (8007398 <TIM_OC6_SetConfig+0xb8>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d00f      	beq.n	8007358 <TIM_OC6_SetConfig+0x78>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4a18      	ldr	r2, [pc, #96]	@ (800739c <TIM_OC6_SetConfig+0xbc>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d00b      	beq.n	8007358 <TIM_OC6_SetConfig+0x78>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a17      	ldr	r2, [pc, #92]	@ (80073a0 <TIM_OC6_SetConfig+0xc0>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d007      	beq.n	8007358 <TIM_OC6_SetConfig+0x78>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a16      	ldr	r2, [pc, #88]	@ (80073a4 <TIM_OC6_SetConfig+0xc4>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d003      	beq.n	8007358 <TIM_OC6_SetConfig+0x78>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a15      	ldr	r2, [pc, #84]	@ (80073a8 <TIM_OC6_SetConfig+0xc8>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d109      	bne.n	800736c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800735e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	695b      	ldr	r3, [r3, #20]
 8007364:	029b      	lsls	r3, r3, #10
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	4313      	orrs	r3, r2
 800736a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	697a      	ldr	r2, [r7, #20]
 8007370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	693a      	ldr	r2, [r7, #16]
 8007384:	621a      	str	r2, [r3, #32]
}
 8007386:	bf00      	nop
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	feff8fff 	.word	0xfeff8fff
 8007398:	40010000 	.word	0x40010000
 800739c:	40010400 	.word	0x40010400
 80073a0:	40014000 	.word	0x40014000
 80073a4:	40014400 	.word	0x40014400
 80073a8:	40014800 	.word	0x40014800

080073ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b087      	sub	sp, #28
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	f003 031f 	and.w	r3, r3, #31
 80073be:	2201      	movs	r2, #1
 80073c0:	fa02 f303 	lsl.w	r3, r2, r3
 80073c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6a1a      	ldr	r2, [r3, #32]
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	43db      	mvns	r3, r3
 80073ce:	401a      	ands	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6a1a      	ldr	r2, [r3, #32]
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	f003 031f 	and.w	r3, r3, #31
 80073de:	6879      	ldr	r1, [r7, #4]
 80073e0:	fa01 f303 	lsl.w	r3, r1, r3
 80073e4:	431a      	orrs	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	621a      	str	r2, [r3, #32]
}
 80073ea:	bf00      	nop
 80073ec:	371c      	adds	r7, #28
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073f6:	b580      	push	{r7, lr}
 80073f8:	b082      	sub	sp, #8
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d101      	bne.n	8007408 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	e042      	b.n	800748e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800740e:	2b00      	cmp	r3, #0
 8007410:	d106      	bne.n	8007420 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f7fa f9c4 	bl	80017a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2224      	movs	r2, #36	@ 0x24
 8007424:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f022 0201 	bic.w	r2, r2, #1
 8007436:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f001 fa15 	bl	8008870 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 fcaa 	bl	8007da0 <UART_SetConfig>
 800744c:	4603      	mov	r3, r0
 800744e:	2b01      	cmp	r3, #1
 8007450:	d101      	bne.n	8007456 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e01b      	b.n	800748e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007464:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	689a      	ldr	r2, [r3, #8]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007474:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f042 0201 	orr.w	r2, r2, #1
 8007484:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f001 fa94 	bl	80089b4 <UART_CheckIdleState>
 800748c:	4603      	mov	r3, r0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3708      	adds	r7, #8
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b08a      	sub	sp, #40	@ 0x28
 800749a:	af02      	add	r7, sp, #8
 800749c:	60f8      	str	r0, [r7, #12]
 800749e:	60b9      	str	r1, [r7, #8]
 80074a0:	603b      	str	r3, [r7, #0]
 80074a2:	4613      	mov	r3, r2
 80074a4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ac:	2b20      	cmp	r3, #32
 80074ae:	d17b      	bne.n	80075a8 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d002      	beq.n	80074bc <HAL_UART_Transmit+0x26>
 80074b6:	88fb      	ldrh	r3, [r7, #6]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d101      	bne.n	80074c0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e074      	b.n	80075aa <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2221      	movs	r2, #33	@ 0x21
 80074cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074d0:	f7fa fbf0 	bl	8001cb4 <HAL_GetTick>
 80074d4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	88fa      	ldrh	r2, [r7, #6]
 80074da:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	88fa      	ldrh	r2, [r7, #6]
 80074e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ee:	d108      	bne.n	8007502 <HAL_UART_Transmit+0x6c>
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d104      	bne.n	8007502 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80074f8:	2300      	movs	r3, #0
 80074fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	61bb      	str	r3, [r7, #24]
 8007500:	e003      	b.n	800750a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007506:	2300      	movs	r3, #0
 8007508:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800750a:	e030      	b.n	800756e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	2200      	movs	r2, #0
 8007514:	2180      	movs	r1, #128	@ 0x80
 8007516:	68f8      	ldr	r0, [r7, #12]
 8007518:	f001 faf6 	bl	8008b08 <UART_WaitOnFlagUntilTimeout>
 800751c:	4603      	mov	r3, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d005      	beq.n	800752e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2220      	movs	r2, #32
 8007526:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e03d      	b.n	80075aa <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d10b      	bne.n	800754c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	881b      	ldrh	r3, [r3, #0]
 8007538:	461a      	mov	r2, r3
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007542:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	3302      	adds	r3, #2
 8007548:	61bb      	str	r3, [r7, #24]
 800754a:	e007      	b.n	800755c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	781a      	ldrb	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	3301      	adds	r3, #1
 800755a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007562:	b29b      	uxth	r3, r3
 8007564:	3b01      	subs	r3, #1
 8007566:	b29a      	uxth	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007574:	b29b      	uxth	r3, r3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d1c8      	bne.n	800750c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	2200      	movs	r2, #0
 8007582:	2140      	movs	r1, #64	@ 0x40
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f001 fabf 	bl	8008b08 <UART_WaitOnFlagUntilTimeout>
 800758a:	4603      	mov	r3, r0
 800758c:	2b00      	cmp	r3, #0
 800758e:	d005      	beq.n	800759c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2220      	movs	r2, #32
 8007594:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007598:	2303      	movs	r3, #3
 800759a:	e006      	b.n	80075aa <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2220      	movs	r2, #32
 80075a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80075a4:	2300      	movs	r3, #0
 80075a6:	e000      	b.n	80075aa <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80075a8:	2302      	movs	r3, #2
  }
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3720      	adds	r7, #32
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
	...

080075b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b0ba      	sub	sp, #232	@ 0xe8
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80075de:	f640 030f 	movw	r3, #2063	@ 0x80f
 80075e2:	4013      	ands	r3, r2
 80075e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80075e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d11b      	bne.n	8007628 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80075f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075f4:	f003 0320 	and.w	r3, r3, #32
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d015      	beq.n	8007628 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80075fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007600:	f003 0320 	and.w	r3, r3, #32
 8007604:	2b00      	cmp	r3, #0
 8007606:	d105      	bne.n	8007614 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007608:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800760c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d009      	beq.n	8007628 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 8393 	beq.w	8007d44 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	4798      	blx	r3
      }
      return;
 8007626:	e38d      	b.n	8007d44 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007628:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8123 	beq.w	8007878 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007632:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007636:	4b8d      	ldr	r3, [pc, #564]	@ (800786c <HAL_UART_IRQHandler+0x2b8>)
 8007638:	4013      	ands	r3, r2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d106      	bne.n	800764c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800763e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007642:	4b8b      	ldr	r3, [pc, #556]	@ (8007870 <HAL_UART_IRQHandler+0x2bc>)
 8007644:	4013      	ands	r3, r2
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 8116 	beq.w	8007878 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800764c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	2b00      	cmp	r3, #0
 8007656:	d011      	beq.n	800767c <HAL_UART_IRQHandler+0xc8>
 8007658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800765c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00b      	beq.n	800767c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2201      	movs	r2, #1
 800766a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007672:	f043 0201 	orr.w	r2, r3, #1
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800767c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007680:	f003 0302 	and.w	r3, r3, #2
 8007684:	2b00      	cmp	r3, #0
 8007686:	d011      	beq.n	80076ac <HAL_UART_IRQHandler+0xf8>
 8007688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800768c:	f003 0301 	and.w	r3, r3, #1
 8007690:	2b00      	cmp	r3, #0
 8007692:	d00b      	beq.n	80076ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2202      	movs	r2, #2
 800769a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a2:	f043 0204 	orr.w	r2, r3, #4
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b0:	f003 0304 	and.w	r3, r3, #4
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d011      	beq.n	80076dc <HAL_UART_IRQHandler+0x128>
 80076b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076bc:	f003 0301 	and.w	r3, r3, #1
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00b      	beq.n	80076dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2204      	movs	r2, #4
 80076ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d2:	f043 0202 	orr.w	r2, r3, #2
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076e0:	f003 0308 	and.w	r3, r3, #8
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d017      	beq.n	8007718 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076ec:	f003 0320 	and.w	r3, r3, #32
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d105      	bne.n	8007700 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80076f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80076f8:	4b5c      	ldr	r3, [pc, #368]	@ (800786c <HAL_UART_IRQHandler+0x2b8>)
 80076fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d00b      	beq.n	8007718 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2208      	movs	r2, #8
 8007706:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800770e:	f043 0208 	orr.w	r2, r3, #8
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800771c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007720:	2b00      	cmp	r3, #0
 8007722:	d012      	beq.n	800774a <HAL_UART_IRQHandler+0x196>
 8007724:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007728:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00c      	beq.n	800774a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007738:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007740:	f043 0220 	orr.w	r2, r3, #32
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 82f9 	beq.w	8007d48 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800775a:	f003 0320 	and.w	r3, r3, #32
 800775e:	2b00      	cmp	r3, #0
 8007760:	d013      	beq.n	800778a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007766:	f003 0320 	and.w	r3, r3, #32
 800776a:	2b00      	cmp	r3, #0
 800776c:	d105      	bne.n	800777a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800776e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d007      	beq.n	800778a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800777e:	2b00      	cmp	r3, #0
 8007780:	d003      	beq.n	800778a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007790:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800779e:	2b40      	cmp	r3, #64	@ 0x40
 80077a0:	d005      	beq.n	80077ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80077a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d054      	beq.n	8007858 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f001 fa18 	bl	8008be4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077be:	2b40      	cmp	r3, #64	@ 0x40
 80077c0:	d146      	bne.n	8007850 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3308      	adds	r3, #8
 80077c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077d0:	e853 3f00 	ldrex	r3, [r3]
 80077d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80077d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3308      	adds	r3, #8
 80077ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80077ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80077f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80077fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80077fe:	e841 2300 	strex	r3, r2, [r1]
 8007802:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007806:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d1d9      	bne.n	80077c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007814:	2b00      	cmp	r3, #0
 8007816:	d017      	beq.n	8007848 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800781e:	4a15      	ldr	r2, [pc, #84]	@ (8007874 <HAL_UART_IRQHandler+0x2c0>)
 8007820:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007828:	4618      	mov	r0, r3
 800782a:	f7fa fead 	bl	8002588 <HAL_DMA_Abort_IT>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d019      	beq.n	8007868 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800783a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007842:	4610      	mov	r0, r2
 8007844:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007846:	e00f      	b.n	8007868 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 fa93 	bl	8007d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800784e:	e00b      	b.n	8007868 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 fa8f 	bl	8007d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007856:	e007      	b.n	8007868 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f000 fa8b 	bl	8007d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007866:	e26f      	b.n	8007d48 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007868:	bf00      	nop
    return;
 800786a:	e26d      	b.n	8007d48 <HAL_UART_IRQHandler+0x794>
 800786c:	10000001 	.word	0x10000001
 8007870:	04000120 	.word	0x04000120
 8007874:	08008cb1 	.word	0x08008cb1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800787c:	2b01      	cmp	r3, #1
 800787e:	f040 8203 	bne.w	8007c88 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007886:	f003 0310 	and.w	r3, r3, #16
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 81fc 	beq.w	8007c88 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007894:	f003 0310 	and.w	r3, r3, #16
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 81f5 	beq.w	8007c88 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2210      	movs	r2, #16
 80078a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b0:	2b40      	cmp	r3, #64	@ 0x40
 80078b2:	f040 816d 	bne.w	8007b90 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4aa4      	ldr	r2, [pc, #656]	@ (8007b50 <HAL_UART_IRQHandler+0x59c>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d068      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4aa1      	ldr	r2, [pc, #644]	@ (8007b54 <HAL_UART_IRQHandler+0x5a0>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d061      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a9f      	ldr	r2, [pc, #636]	@ (8007b58 <HAL_UART_IRQHandler+0x5a4>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d05a      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a9c      	ldr	r2, [pc, #624]	@ (8007b5c <HAL_UART_IRQHandler+0x5a8>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d053      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a9a      	ldr	r2, [pc, #616]	@ (8007b60 <HAL_UART_IRQHandler+0x5ac>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d04c      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a97      	ldr	r2, [pc, #604]	@ (8007b64 <HAL_UART_IRQHandler+0x5b0>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d045      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a95      	ldr	r2, [pc, #596]	@ (8007b68 <HAL_UART_IRQHandler+0x5b4>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d03e      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a92      	ldr	r2, [pc, #584]	@ (8007b6c <HAL_UART_IRQHandler+0x5b8>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d037      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a90      	ldr	r2, [pc, #576]	@ (8007b70 <HAL_UART_IRQHandler+0x5bc>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d030      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a8d      	ldr	r2, [pc, #564]	@ (8007b74 <HAL_UART_IRQHandler+0x5c0>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d029      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a8b      	ldr	r2, [pc, #556]	@ (8007b78 <HAL_UART_IRQHandler+0x5c4>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d022      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a88      	ldr	r2, [pc, #544]	@ (8007b7c <HAL_UART_IRQHandler+0x5c8>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d01b      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a86      	ldr	r2, [pc, #536]	@ (8007b80 <HAL_UART_IRQHandler+0x5cc>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d014      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a83      	ldr	r2, [pc, #524]	@ (8007b84 <HAL_UART_IRQHandler+0x5d0>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d00d      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a81      	ldr	r2, [pc, #516]	@ (8007b88 <HAL_UART_IRQHandler+0x5d4>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d006      	beq.n	8007996 <HAL_UART_IRQHandler+0x3e2>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a7e      	ldr	r2, [pc, #504]	@ (8007b8c <HAL_UART_IRQHandler+0x5d8>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d106      	bne.n	80079a4 <HAL_UART_IRQHandler+0x3f0>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	e005      	b.n	80079b0 <HAL_UART_IRQHandler+0x3fc>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	f000 80ad 	beq.w	8007b18 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079c8:	429a      	cmp	r2, r3
 80079ca:	f080 80a5 	bcs.w	8007b18 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079de:	69db      	ldr	r3, [r3, #28]
 80079e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079e4:	f000 8087 	beq.w	8007af6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80079fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007a12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a16:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a22:	e841 2300 	strex	r3, r2, [r1]
 8007a26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1da      	bne.n	80079e8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a3c:	e853 3f00 	ldrex	r3, [r3]
 8007a40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a44:	f023 0301 	bic.w	r3, r3, #1
 8007a48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	3308      	adds	r3, #8
 8007a52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a62:	e841 2300 	strex	r3, r2, [r1]
 8007a66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1e1      	bne.n	8007a32 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3308      	adds	r3, #8
 8007a74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a78:	e853 3f00 	ldrex	r3, [r3]
 8007a7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3308      	adds	r3, #8
 8007a8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a9a:	e841 2300 	strex	r3, r2, [r1]
 8007a9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d1e3      	bne.n	8007a6e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ac4:	f023 0310 	bic.w	r3, r3, #16
 8007ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ad6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ad8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ada:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007adc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ade:	e841 2300 	strex	r3, r2, [r1]
 8007ae2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1e4      	bne.n	8007ab4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007af0:	4618      	mov	r0, r3
 8007af2:	f7fa fa2b 	bl	8001f4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2202      	movs	r2, #2
 8007afa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	4619      	mov	r1, r3
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 f939 	bl	8007d88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007b16:	e119      	b.n	8007d4c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b22:	429a      	cmp	r2, r3
 8007b24:	f040 8112 	bne.w	8007d4c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b2e:	69db      	ldr	r3, [r3, #28]
 8007b30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b34:	f040 810a 	bne.w	8007d4c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b44:	4619      	mov	r1, r3
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 f91e 	bl	8007d88 <HAL_UARTEx_RxEventCallback>
      return;
 8007b4c:	e0fe      	b.n	8007d4c <HAL_UART_IRQHandler+0x798>
 8007b4e:	bf00      	nop
 8007b50:	40020010 	.word	0x40020010
 8007b54:	40020028 	.word	0x40020028
 8007b58:	40020040 	.word	0x40020040
 8007b5c:	40020058 	.word	0x40020058
 8007b60:	40020070 	.word	0x40020070
 8007b64:	40020088 	.word	0x40020088
 8007b68:	400200a0 	.word	0x400200a0
 8007b6c:	400200b8 	.word	0x400200b8
 8007b70:	40020410 	.word	0x40020410
 8007b74:	40020428 	.word	0x40020428
 8007b78:	40020440 	.word	0x40020440
 8007b7c:	40020458 	.word	0x40020458
 8007b80:	40020470 	.word	0x40020470
 8007b84:	40020488 	.word	0x40020488
 8007b88:	400204a0 	.word	0x400204a0
 8007b8c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f000 80cf 	beq.w	8007d50 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007bb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 80ca 	beq.w	8007d50 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc4:	e853 3f00 	ldrex	r3, [r3]
 8007bc8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bd0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	461a      	mov	r2, r3
 8007bda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007bde:	647b      	str	r3, [r7, #68]	@ 0x44
 8007be0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007be4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007be6:	e841 2300 	strex	r3, r2, [r1]
 8007bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d1e4      	bne.n	8007bbc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	3308      	adds	r3, #8
 8007bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	e853 3f00 	ldrex	r3, [r3]
 8007c00:	623b      	str	r3, [r7, #32]
   return(result);
 8007c02:	6a3a      	ldr	r2, [r7, #32]
 8007c04:	4b55      	ldr	r3, [pc, #340]	@ (8007d5c <HAL_UART_IRQHandler+0x7a8>)
 8007c06:	4013      	ands	r3, r2
 8007c08:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	3308      	adds	r3, #8
 8007c12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007c16:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c1e:	e841 2300 	strex	r3, r2, [r1]
 8007c22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d1e3      	bne.n	8007bf2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	e853 3f00 	ldrex	r3, [r3]
 8007c4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f023 0310 	bic.w	r3, r3, #16
 8007c52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007c60:	61fb      	str	r3, [r7, #28]
 8007c62:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c64:	69b9      	ldr	r1, [r7, #24]
 8007c66:	69fa      	ldr	r2, [r7, #28]
 8007c68:	e841 2300 	strex	r3, r2, [r1]
 8007c6c:	617b      	str	r3, [r7, #20]
   return(result);
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1e4      	bne.n	8007c3e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c7a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c7e:	4619      	mov	r1, r3
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f881 	bl	8007d88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c86:	e063      	b.n	8007d50 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00e      	beq.n	8007cb2 <HAL_UART_IRQHandler+0x6fe>
 8007c94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d008      	beq.n	8007cb2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007ca8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f001 f83d 	bl	8008d2a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007cb0:	e051      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d014      	beq.n	8007ce8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007cbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d105      	bne.n	8007cd6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007cca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007cce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d008      	beq.n	8007ce8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d03a      	beq.n	8007d54 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	4798      	blx	r3
    }
    return;
 8007ce6:	e035      	b.n	8007d54 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d009      	beq.n	8007d08 <HAL_UART_IRQHandler+0x754>
 8007cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d003      	beq.n	8007d08 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 ffe7 	bl	8008cd4 <UART_EndTransmit_IT>
    return;
 8007d06:	e026      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d009      	beq.n	8007d28 <HAL_UART_IRQHandler+0x774>
 8007d14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d18:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d003      	beq.n	8007d28 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f001 f816 	bl	8008d52 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d26:	e016      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007d28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d010      	beq.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
 8007d34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	da0c      	bge.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 fffe 	bl	8008d3e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d42:	e008      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007d44:	bf00      	nop
 8007d46:	e006      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007d48:	bf00      	nop
 8007d4a:	e004      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007d4c:	bf00      	nop
 8007d4e:	e002      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007d50:	bf00      	nop
 8007d52:	e000      	b.n	8007d56 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007d54:	bf00      	nop
  }
}
 8007d56:	37e8      	adds	r7, #232	@ 0xe8
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	effffffe 	.word	0xeffffffe

08007d60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d68:	bf00      	nop
 8007d6a:	370c      	adds	r7, #12
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007d7c:	bf00      	nop
 8007d7e:	370c      	adds	r7, #12
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr

08007d88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b083      	sub	sp, #12
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	460b      	mov	r3, r1
 8007d92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007da4:	b092      	sub	sp, #72	@ 0x48
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	689a      	ldr	r2, [r3, #8]
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	691b      	ldr	r3, [r3, #16]
 8007db8:	431a      	orrs	r2, r3
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	695b      	ldr	r3, [r3, #20]
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	69db      	ldr	r3, [r3, #28]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	4bbe      	ldr	r3, [pc, #760]	@ (80080c8 <UART_SetConfig+0x328>)
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	6812      	ldr	r2, [r2, #0]
 8007dd6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007dd8:	430b      	orrs	r3, r1
 8007dda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	68da      	ldr	r2, [r3, #12]
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	430a      	orrs	r2, r1
 8007df0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	699b      	ldr	r3, [r3, #24]
 8007df6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4ab3      	ldr	r2, [pc, #716]	@ (80080cc <UART_SetConfig+0x32c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d004      	beq.n	8007e0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	6a1b      	ldr	r3, [r3, #32]
 8007e06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	689a      	ldr	r2, [r3, #8]
 8007e12:	4baf      	ldr	r3, [pc, #700]	@ (80080d0 <UART_SetConfig+0x330>)
 8007e14:	4013      	ands	r3, r2
 8007e16:	697a      	ldr	r2, [r7, #20]
 8007e18:	6812      	ldr	r2, [r2, #0]
 8007e1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e1c:	430b      	orrs	r3, r1
 8007e1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e26:	f023 010f 	bic.w	r1, r3, #15
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	430a      	orrs	r2, r1
 8007e34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4aa6      	ldr	r2, [pc, #664]	@ (80080d4 <UART_SetConfig+0x334>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d177      	bne.n	8007f30 <UART_SetConfig+0x190>
 8007e40:	4ba5      	ldr	r3, [pc, #660]	@ (80080d8 <UART_SetConfig+0x338>)
 8007e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e48:	2b28      	cmp	r3, #40	@ 0x28
 8007e4a:	d86d      	bhi.n	8007f28 <UART_SetConfig+0x188>
 8007e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e54 <UART_SetConfig+0xb4>)
 8007e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e52:	bf00      	nop
 8007e54:	08007ef9 	.word	0x08007ef9
 8007e58:	08007f29 	.word	0x08007f29
 8007e5c:	08007f29 	.word	0x08007f29
 8007e60:	08007f29 	.word	0x08007f29
 8007e64:	08007f29 	.word	0x08007f29
 8007e68:	08007f29 	.word	0x08007f29
 8007e6c:	08007f29 	.word	0x08007f29
 8007e70:	08007f29 	.word	0x08007f29
 8007e74:	08007f01 	.word	0x08007f01
 8007e78:	08007f29 	.word	0x08007f29
 8007e7c:	08007f29 	.word	0x08007f29
 8007e80:	08007f29 	.word	0x08007f29
 8007e84:	08007f29 	.word	0x08007f29
 8007e88:	08007f29 	.word	0x08007f29
 8007e8c:	08007f29 	.word	0x08007f29
 8007e90:	08007f29 	.word	0x08007f29
 8007e94:	08007f09 	.word	0x08007f09
 8007e98:	08007f29 	.word	0x08007f29
 8007e9c:	08007f29 	.word	0x08007f29
 8007ea0:	08007f29 	.word	0x08007f29
 8007ea4:	08007f29 	.word	0x08007f29
 8007ea8:	08007f29 	.word	0x08007f29
 8007eac:	08007f29 	.word	0x08007f29
 8007eb0:	08007f29 	.word	0x08007f29
 8007eb4:	08007f11 	.word	0x08007f11
 8007eb8:	08007f29 	.word	0x08007f29
 8007ebc:	08007f29 	.word	0x08007f29
 8007ec0:	08007f29 	.word	0x08007f29
 8007ec4:	08007f29 	.word	0x08007f29
 8007ec8:	08007f29 	.word	0x08007f29
 8007ecc:	08007f29 	.word	0x08007f29
 8007ed0:	08007f29 	.word	0x08007f29
 8007ed4:	08007f19 	.word	0x08007f19
 8007ed8:	08007f29 	.word	0x08007f29
 8007edc:	08007f29 	.word	0x08007f29
 8007ee0:	08007f29 	.word	0x08007f29
 8007ee4:	08007f29 	.word	0x08007f29
 8007ee8:	08007f29 	.word	0x08007f29
 8007eec:	08007f29 	.word	0x08007f29
 8007ef0:	08007f29 	.word	0x08007f29
 8007ef4:	08007f21 	.word	0x08007f21
 8007ef8:	2301      	movs	r3, #1
 8007efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007efe:	e222      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f00:	2304      	movs	r3, #4
 8007f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f06:	e21e      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f08:	2308      	movs	r3, #8
 8007f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f0e:	e21a      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f10:	2310      	movs	r3, #16
 8007f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f16:	e216      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f18:	2320      	movs	r3, #32
 8007f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f1e:	e212      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f20:	2340      	movs	r3, #64	@ 0x40
 8007f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f26:	e20e      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f28:	2380      	movs	r3, #128	@ 0x80
 8007f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f2e:	e20a      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a69      	ldr	r2, [pc, #420]	@ (80080dc <UART_SetConfig+0x33c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d130      	bne.n	8007f9c <UART_SetConfig+0x1fc>
 8007f3a:	4b67      	ldr	r3, [pc, #412]	@ (80080d8 <UART_SetConfig+0x338>)
 8007f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f3e:	f003 0307 	and.w	r3, r3, #7
 8007f42:	2b05      	cmp	r3, #5
 8007f44:	d826      	bhi.n	8007f94 <UART_SetConfig+0x1f4>
 8007f46:	a201      	add	r2, pc, #4	@ (adr r2, 8007f4c <UART_SetConfig+0x1ac>)
 8007f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f4c:	08007f65 	.word	0x08007f65
 8007f50:	08007f6d 	.word	0x08007f6d
 8007f54:	08007f75 	.word	0x08007f75
 8007f58:	08007f7d 	.word	0x08007f7d
 8007f5c:	08007f85 	.word	0x08007f85
 8007f60:	08007f8d 	.word	0x08007f8d
 8007f64:	2300      	movs	r3, #0
 8007f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f6a:	e1ec      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f6c:	2304      	movs	r3, #4
 8007f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f72:	e1e8      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f74:	2308      	movs	r3, #8
 8007f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f7a:	e1e4      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f7c:	2310      	movs	r3, #16
 8007f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f82:	e1e0      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f84:	2320      	movs	r3, #32
 8007f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f8a:	e1dc      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f8c:	2340      	movs	r3, #64	@ 0x40
 8007f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f92:	e1d8      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f94:	2380      	movs	r3, #128	@ 0x80
 8007f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f9a:	e1d4      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a4f      	ldr	r2, [pc, #316]	@ (80080e0 <UART_SetConfig+0x340>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d130      	bne.n	8008008 <UART_SetConfig+0x268>
 8007fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80080d8 <UART_SetConfig+0x338>)
 8007fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007faa:	f003 0307 	and.w	r3, r3, #7
 8007fae:	2b05      	cmp	r3, #5
 8007fb0:	d826      	bhi.n	8008000 <UART_SetConfig+0x260>
 8007fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb8 <UART_SetConfig+0x218>)
 8007fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb8:	08007fd1 	.word	0x08007fd1
 8007fbc:	08007fd9 	.word	0x08007fd9
 8007fc0:	08007fe1 	.word	0x08007fe1
 8007fc4:	08007fe9 	.word	0x08007fe9
 8007fc8:	08007ff1 	.word	0x08007ff1
 8007fcc:	08007ff9 	.word	0x08007ff9
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd6:	e1b6      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007fd8:	2304      	movs	r3, #4
 8007fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fde:	e1b2      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007fe0:	2308      	movs	r3, #8
 8007fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fe6:	e1ae      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007fe8:	2310      	movs	r3, #16
 8007fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fee:	e1aa      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007ff0:	2320      	movs	r3, #32
 8007ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ff6:	e1a6      	b.n	8008346 <UART_SetConfig+0x5a6>
 8007ff8:	2340      	movs	r3, #64	@ 0x40
 8007ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ffe:	e1a2      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008000:	2380      	movs	r3, #128	@ 0x80
 8008002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008006:	e19e      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a35      	ldr	r2, [pc, #212]	@ (80080e4 <UART_SetConfig+0x344>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d130      	bne.n	8008074 <UART_SetConfig+0x2d4>
 8008012:	4b31      	ldr	r3, [pc, #196]	@ (80080d8 <UART_SetConfig+0x338>)
 8008014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	2b05      	cmp	r3, #5
 800801c:	d826      	bhi.n	800806c <UART_SetConfig+0x2cc>
 800801e:	a201      	add	r2, pc, #4	@ (adr r2, 8008024 <UART_SetConfig+0x284>)
 8008020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008024:	0800803d 	.word	0x0800803d
 8008028:	08008045 	.word	0x08008045
 800802c:	0800804d 	.word	0x0800804d
 8008030:	08008055 	.word	0x08008055
 8008034:	0800805d 	.word	0x0800805d
 8008038:	08008065 	.word	0x08008065
 800803c:	2300      	movs	r3, #0
 800803e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008042:	e180      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008044:	2304      	movs	r3, #4
 8008046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804a:	e17c      	b.n	8008346 <UART_SetConfig+0x5a6>
 800804c:	2308      	movs	r3, #8
 800804e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008052:	e178      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008054:	2310      	movs	r3, #16
 8008056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805a:	e174      	b.n	8008346 <UART_SetConfig+0x5a6>
 800805c:	2320      	movs	r3, #32
 800805e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008062:	e170      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008064:	2340      	movs	r3, #64	@ 0x40
 8008066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800806a:	e16c      	b.n	8008346 <UART_SetConfig+0x5a6>
 800806c:	2380      	movs	r3, #128	@ 0x80
 800806e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008072:	e168      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a1b      	ldr	r2, [pc, #108]	@ (80080e8 <UART_SetConfig+0x348>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d142      	bne.n	8008104 <UART_SetConfig+0x364>
 800807e:	4b16      	ldr	r3, [pc, #88]	@ (80080d8 <UART_SetConfig+0x338>)
 8008080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008082:	f003 0307 	and.w	r3, r3, #7
 8008086:	2b05      	cmp	r3, #5
 8008088:	d838      	bhi.n	80080fc <UART_SetConfig+0x35c>
 800808a:	a201      	add	r2, pc, #4	@ (adr r2, 8008090 <UART_SetConfig+0x2f0>)
 800808c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008090:	080080a9 	.word	0x080080a9
 8008094:	080080b1 	.word	0x080080b1
 8008098:	080080b9 	.word	0x080080b9
 800809c:	080080c1 	.word	0x080080c1
 80080a0:	080080ed 	.word	0x080080ed
 80080a4:	080080f5 	.word	0x080080f5
 80080a8:	2300      	movs	r3, #0
 80080aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ae:	e14a      	b.n	8008346 <UART_SetConfig+0x5a6>
 80080b0:	2304      	movs	r3, #4
 80080b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b6:	e146      	b.n	8008346 <UART_SetConfig+0x5a6>
 80080b8:	2308      	movs	r3, #8
 80080ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080be:	e142      	b.n	8008346 <UART_SetConfig+0x5a6>
 80080c0:	2310      	movs	r3, #16
 80080c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080c6:	e13e      	b.n	8008346 <UART_SetConfig+0x5a6>
 80080c8:	cfff69f3 	.word	0xcfff69f3
 80080cc:	58000c00 	.word	0x58000c00
 80080d0:	11fff4ff 	.word	0x11fff4ff
 80080d4:	40011000 	.word	0x40011000
 80080d8:	58024400 	.word	0x58024400
 80080dc:	40004400 	.word	0x40004400
 80080e0:	40004800 	.word	0x40004800
 80080e4:	40004c00 	.word	0x40004c00
 80080e8:	40005000 	.word	0x40005000
 80080ec:	2320      	movs	r3, #32
 80080ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080f2:	e128      	b.n	8008346 <UART_SetConfig+0x5a6>
 80080f4:	2340      	movs	r3, #64	@ 0x40
 80080f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080fa:	e124      	b.n	8008346 <UART_SetConfig+0x5a6>
 80080fc:	2380      	movs	r3, #128	@ 0x80
 80080fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008102:	e120      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4acb      	ldr	r2, [pc, #812]	@ (8008438 <UART_SetConfig+0x698>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d176      	bne.n	80081fc <UART_SetConfig+0x45c>
 800810e:	4bcb      	ldr	r3, [pc, #812]	@ (800843c <UART_SetConfig+0x69c>)
 8008110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008112:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008116:	2b28      	cmp	r3, #40	@ 0x28
 8008118:	d86c      	bhi.n	80081f4 <UART_SetConfig+0x454>
 800811a:	a201      	add	r2, pc, #4	@ (adr r2, 8008120 <UART_SetConfig+0x380>)
 800811c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008120:	080081c5 	.word	0x080081c5
 8008124:	080081f5 	.word	0x080081f5
 8008128:	080081f5 	.word	0x080081f5
 800812c:	080081f5 	.word	0x080081f5
 8008130:	080081f5 	.word	0x080081f5
 8008134:	080081f5 	.word	0x080081f5
 8008138:	080081f5 	.word	0x080081f5
 800813c:	080081f5 	.word	0x080081f5
 8008140:	080081cd 	.word	0x080081cd
 8008144:	080081f5 	.word	0x080081f5
 8008148:	080081f5 	.word	0x080081f5
 800814c:	080081f5 	.word	0x080081f5
 8008150:	080081f5 	.word	0x080081f5
 8008154:	080081f5 	.word	0x080081f5
 8008158:	080081f5 	.word	0x080081f5
 800815c:	080081f5 	.word	0x080081f5
 8008160:	080081d5 	.word	0x080081d5
 8008164:	080081f5 	.word	0x080081f5
 8008168:	080081f5 	.word	0x080081f5
 800816c:	080081f5 	.word	0x080081f5
 8008170:	080081f5 	.word	0x080081f5
 8008174:	080081f5 	.word	0x080081f5
 8008178:	080081f5 	.word	0x080081f5
 800817c:	080081f5 	.word	0x080081f5
 8008180:	080081dd 	.word	0x080081dd
 8008184:	080081f5 	.word	0x080081f5
 8008188:	080081f5 	.word	0x080081f5
 800818c:	080081f5 	.word	0x080081f5
 8008190:	080081f5 	.word	0x080081f5
 8008194:	080081f5 	.word	0x080081f5
 8008198:	080081f5 	.word	0x080081f5
 800819c:	080081f5 	.word	0x080081f5
 80081a0:	080081e5 	.word	0x080081e5
 80081a4:	080081f5 	.word	0x080081f5
 80081a8:	080081f5 	.word	0x080081f5
 80081ac:	080081f5 	.word	0x080081f5
 80081b0:	080081f5 	.word	0x080081f5
 80081b4:	080081f5 	.word	0x080081f5
 80081b8:	080081f5 	.word	0x080081f5
 80081bc:	080081f5 	.word	0x080081f5
 80081c0:	080081ed 	.word	0x080081ed
 80081c4:	2301      	movs	r3, #1
 80081c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ca:	e0bc      	b.n	8008346 <UART_SetConfig+0x5a6>
 80081cc:	2304      	movs	r3, #4
 80081ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081d2:	e0b8      	b.n	8008346 <UART_SetConfig+0x5a6>
 80081d4:	2308      	movs	r3, #8
 80081d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081da:	e0b4      	b.n	8008346 <UART_SetConfig+0x5a6>
 80081dc:	2310      	movs	r3, #16
 80081de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081e2:	e0b0      	b.n	8008346 <UART_SetConfig+0x5a6>
 80081e4:	2320      	movs	r3, #32
 80081e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ea:	e0ac      	b.n	8008346 <UART_SetConfig+0x5a6>
 80081ec:	2340      	movs	r3, #64	@ 0x40
 80081ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081f2:	e0a8      	b.n	8008346 <UART_SetConfig+0x5a6>
 80081f4:	2380      	movs	r3, #128	@ 0x80
 80081f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081fa:	e0a4      	b.n	8008346 <UART_SetConfig+0x5a6>
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a8f      	ldr	r2, [pc, #572]	@ (8008440 <UART_SetConfig+0x6a0>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d130      	bne.n	8008268 <UART_SetConfig+0x4c8>
 8008206:	4b8d      	ldr	r3, [pc, #564]	@ (800843c <UART_SetConfig+0x69c>)
 8008208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800820a:	f003 0307 	and.w	r3, r3, #7
 800820e:	2b05      	cmp	r3, #5
 8008210:	d826      	bhi.n	8008260 <UART_SetConfig+0x4c0>
 8008212:	a201      	add	r2, pc, #4	@ (adr r2, 8008218 <UART_SetConfig+0x478>)
 8008214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008218:	08008231 	.word	0x08008231
 800821c:	08008239 	.word	0x08008239
 8008220:	08008241 	.word	0x08008241
 8008224:	08008249 	.word	0x08008249
 8008228:	08008251 	.word	0x08008251
 800822c:	08008259 	.word	0x08008259
 8008230:	2300      	movs	r3, #0
 8008232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008236:	e086      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008238:	2304      	movs	r3, #4
 800823a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800823e:	e082      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008240:	2308      	movs	r3, #8
 8008242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008246:	e07e      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008248:	2310      	movs	r3, #16
 800824a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800824e:	e07a      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008250:	2320      	movs	r3, #32
 8008252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008256:	e076      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008258:	2340      	movs	r3, #64	@ 0x40
 800825a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800825e:	e072      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008260:	2380      	movs	r3, #128	@ 0x80
 8008262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008266:	e06e      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a75      	ldr	r2, [pc, #468]	@ (8008444 <UART_SetConfig+0x6a4>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d130      	bne.n	80082d4 <UART_SetConfig+0x534>
 8008272:	4b72      	ldr	r3, [pc, #456]	@ (800843c <UART_SetConfig+0x69c>)
 8008274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008276:	f003 0307 	and.w	r3, r3, #7
 800827a:	2b05      	cmp	r3, #5
 800827c:	d826      	bhi.n	80082cc <UART_SetConfig+0x52c>
 800827e:	a201      	add	r2, pc, #4	@ (adr r2, 8008284 <UART_SetConfig+0x4e4>)
 8008280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008284:	0800829d 	.word	0x0800829d
 8008288:	080082a5 	.word	0x080082a5
 800828c:	080082ad 	.word	0x080082ad
 8008290:	080082b5 	.word	0x080082b5
 8008294:	080082bd 	.word	0x080082bd
 8008298:	080082c5 	.word	0x080082c5
 800829c:	2300      	movs	r3, #0
 800829e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082a2:	e050      	b.n	8008346 <UART_SetConfig+0x5a6>
 80082a4:	2304      	movs	r3, #4
 80082a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082aa:	e04c      	b.n	8008346 <UART_SetConfig+0x5a6>
 80082ac:	2308      	movs	r3, #8
 80082ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082b2:	e048      	b.n	8008346 <UART_SetConfig+0x5a6>
 80082b4:	2310      	movs	r3, #16
 80082b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ba:	e044      	b.n	8008346 <UART_SetConfig+0x5a6>
 80082bc:	2320      	movs	r3, #32
 80082be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082c2:	e040      	b.n	8008346 <UART_SetConfig+0x5a6>
 80082c4:	2340      	movs	r3, #64	@ 0x40
 80082c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ca:	e03c      	b.n	8008346 <UART_SetConfig+0x5a6>
 80082cc:	2380      	movs	r3, #128	@ 0x80
 80082ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082d2:	e038      	b.n	8008346 <UART_SetConfig+0x5a6>
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a5b      	ldr	r2, [pc, #364]	@ (8008448 <UART_SetConfig+0x6a8>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d130      	bne.n	8008340 <UART_SetConfig+0x5a0>
 80082de:	4b57      	ldr	r3, [pc, #348]	@ (800843c <UART_SetConfig+0x69c>)
 80082e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082e2:	f003 0307 	and.w	r3, r3, #7
 80082e6:	2b05      	cmp	r3, #5
 80082e8:	d826      	bhi.n	8008338 <UART_SetConfig+0x598>
 80082ea:	a201      	add	r2, pc, #4	@ (adr r2, 80082f0 <UART_SetConfig+0x550>)
 80082ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f0:	08008309 	.word	0x08008309
 80082f4:	08008311 	.word	0x08008311
 80082f8:	08008319 	.word	0x08008319
 80082fc:	08008321 	.word	0x08008321
 8008300:	08008329 	.word	0x08008329
 8008304:	08008331 	.word	0x08008331
 8008308:	2302      	movs	r3, #2
 800830a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830e:	e01a      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008310:	2304      	movs	r3, #4
 8008312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008316:	e016      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008318:	2308      	movs	r3, #8
 800831a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800831e:	e012      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008320:	2310      	movs	r3, #16
 8008322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008326:	e00e      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008328:	2320      	movs	r3, #32
 800832a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800832e:	e00a      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008330:	2340      	movs	r3, #64	@ 0x40
 8008332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008336:	e006      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008338:	2380      	movs	r3, #128	@ 0x80
 800833a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800833e:	e002      	b.n	8008346 <UART_SetConfig+0x5a6>
 8008340:	2380      	movs	r3, #128	@ 0x80
 8008342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a3f      	ldr	r2, [pc, #252]	@ (8008448 <UART_SetConfig+0x6a8>)
 800834c:	4293      	cmp	r3, r2
 800834e:	f040 80f8 	bne.w	8008542 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008352:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008356:	2b20      	cmp	r3, #32
 8008358:	dc46      	bgt.n	80083e8 <UART_SetConfig+0x648>
 800835a:	2b02      	cmp	r3, #2
 800835c:	f2c0 8082 	blt.w	8008464 <UART_SetConfig+0x6c4>
 8008360:	3b02      	subs	r3, #2
 8008362:	2b1e      	cmp	r3, #30
 8008364:	d87e      	bhi.n	8008464 <UART_SetConfig+0x6c4>
 8008366:	a201      	add	r2, pc, #4	@ (adr r2, 800836c <UART_SetConfig+0x5cc>)
 8008368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800836c:	080083ef 	.word	0x080083ef
 8008370:	08008465 	.word	0x08008465
 8008374:	080083f7 	.word	0x080083f7
 8008378:	08008465 	.word	0x08008465
 800837c:	08008465 	.word	0x08008465
 8008380:	08008465 	.word	0x08008465
 8008384:	08008407 	.word	0x08008407
 8008388:	08008465 	.word	0x08008465
 800838c:	08008465 	.word	0x08008465
 8008390:	08008465 	.word	0x08008465
 8008394:	08008465 	.word	0x08008465
 8008398:	08008465 	.word	0x08008465
 800839c:	08008465 	.word	0x08008465
 80083a0:	08008465 	.word	0x08008465
 80083a4:	08008417 	.word	0x08008417
 80083a8:	08008465 	.word	0x08008465
 80083ac:	08008465 	.word	0x08008465
 80083b0:	08008465 	.word	0x08008465
 80083b4:	08008465 	.word	0x08008465
 80083b8:	08008465 	.word	0x08008465
 80083bc:	08008465 	.word	0x08008465
 80083c0:	08008465 	.word	0x08008465
 80083c4:	08008465 	.word	0x08008465
 80083c8:	08008465 	.word	0x08008465
 80083cc:	08008465 	.word	0x08008465
 80083d0:	08008465 	.word	0x08008465
 80083d4:	08008465 	.word	0x08008465
 80083d8:	08008465 	.word	0x08008465
 80083dc:	08008465 	.word	0x08008465
 80083e0:	08008465 	.word	0x08008465
 80083e4:	08008457 	.word	0x08008457
 80083e8:	2b40      	cmp	r3, #64	@ 0x40
 80083ea:	d037      	beq.n	800845c <UART_SetConfig+0x6bc>
 80083ec:	e03a      	b.n	8008464 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80083ee:	f7fd fd6b 	bl	8005ec8 <HAL_RCCEx_GetD3PCLK1Freq>
 80083f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80083f4:	e03c      	b.n	8008470 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7fd fd7a 	bl	8005ef4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008404:	e034      	b.n	8008470 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008406:	f107 0318 	add.w	r3, r7, #24
 800840a:	4618      	mov	r0, r3
 800840c:	f7fd fec6 	bl	800619c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008414:	e02c      	b.n	8008470 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008416:	4b09      	ldr	r3, [pc, #36]	@ (800843c <UART_SetConfig+0x69c>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0320 	and.w	r3, r3, #32
 800841e:	2b00      	cmp	r3, #0
 8008420:	d016      	beq.n	8008450 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008422:	4b06      	ldr	r3, [pc, #24]	@ (800843c <UART_SetConfig+0x69c>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	08db      	lsrs	r3, r3, #3
 8008428:	f003 0303 	and.w	r3, r3, #3
 800842c:	4a07      	ldr	r2, [pc, #28]	@ (800844c <UART_SetConfig+0x6ac>)
 800842e:	fa22 f303 	lsr.w	r3, r2, r3
 8008432:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008434:	e01c      	b.n	8008470 <UART_SetConfig+0x6d0>
 8008436:	bf00      	nop
 8008438:	40011400 	.word	0x40011400
 800843c:	58024400 	.word	0x58024400
 8008440:	40007800 	.word	0x40007800
 8008444:	40007c00 	.word	0x40007c00
 8008448:	58000c00 	.word	0x58000c00
 800844c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008450:	4b9d      	ldr	r3, [pc, #628]	@ (80086c8 <UART_SetConfig+0x928>)
 8008452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008454:	e00c      	b.n	8008470 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008456:	4b9d      	ldr	r3, [pc, #628]	@ (80086cc <UART_SetConfig+0x92c>)
 8008458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800845a:	e009      	b.n	8008470 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800845c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008462:	e005      	b.n	8008470 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008464:	2300      	movs	r3, #0
 8008466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008468:	2301      	movs	r3, #1
 800846a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800846e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008472:	2b00      	cmp	r3, #0
 8008474:	f000 81de 	beq.w	8008834 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800847c:	4a94      	ldr	r2, [pc, #592]	@ (80086d0 <UART_SetConfig+0x930>)
 800847e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008482:	461a      	mov	r2, r3
 8008484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008486:	fbb3 f3f2 	udiv	r3, r3, r2
 800848a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	4613      	mov	r3, r2
 8008492:	005b      	lsls	r3, r3, #1
 8008494:	4413      	add	r3, r2
 8008496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008498:	429a      	cmp	r2, r3
 800849a:	d305      	bcc.n	80084a8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80084a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d903      	bls.n	80084b0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80084ae:	e1c1      	b.n	8008834 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084b2:	2200      	movs	r2, #0
 80084b4:	60bb      	str	r3, [r7, #8]
 80084b6:	60fa      	str	r2, [r7, #12]
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084bc:	4a84      	ldr	r2, [pc, #528]	@ (80086d0 <UART_SetConfig+0x930>)
 80084be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	2200      	movs	r2, #0
 80084c6:	603b      	str	r3, [r7, #0]
 80084c8:	607a      	str	r2, [r7, #4]
 80084ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80084d2:	f7f7 ff5d 	bl	8000390 <__aeabi_uldivmod>
 80084d6:	4602      	mov	r2, r0
 80084d8:	460b      	mov	r3, r1
 80084da:	4610      	mov	r0, r2
 80084dc:	4619      	mov	r1, r3
 80084de:	f04f 0200 	mov.w	r2, #0
 80084e2:	f04f 0300 	mov.w	r3, #0
 80084e6:	020b      	lsls	r3, r1, #8
 80084e8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80084ec:	0202      	lsls	r2, r0, #8
 80084ee:	6979      	ldr	r1, [r7, #20]
 80084f0:	6849      	ldr	r1, [r1, #4]
 80084f2:	0849      	lsrs	r1, r1, #1
 80084f4:	2000      	movs	r0, #0
 80084f6:	460c      	mov	r4, r1
 80084f8:	4605      	mov	r5, r0
 80084fa:	eb12 0804 	adds.w	r8, r2, r4
 80084fe:	eb43 0905 	adc.w	r9, r3, r5
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	469a      	mov	sl, r3
 800850a:	4693      	mov	fp, r2
 800850c:	4652      	mov	r2, sl
 800850e:	465b      	mov	r3, fp
 8008510:	4640      	mov	r0, r8
 8008512:	4649      	mov	r1, r9
 8008514:	f7f7 ff3c 	bl	8000390 <__aeabi_uldivmod>
 8008518:	4602      	mov	r2, r0
 800851a:	460b      	mov	r3, r1
 800851c:	4613      	mov	r3, r2
 800851e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008522:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008526:	d308      	bcc.n	800853a <UART_SetConfig+0x79a>
 8008528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800852a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800852e:	d204      	bcs.n	800853a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008536:	60da      	str	r2, [r3, #12]
 8008538:	e17c      	b.n	8008834 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008540:	e178      	b.n	8008834 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	69db      	ldr	r3, [r3, #28]
 8008546:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800854a:	f040 80c5 	bne.w	80086d8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800854e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008552:	2b20      	cmp	r3, #32
 8008554:	dc48      	bgt.n	80085e8 <UART_SetConfig+0x848>
 8008556:	2b00      	cmp	r3, #0
 8008558:	db7b      	blt.n	8008652 <UART_SetConfig+0x8b2>
 800855a:	2b20      	cmp	r3, #32
 800855c:	d879      	bhi.n	8008652 <UART_SetConfig+0x8b2>
 800855e:	a201      	add	r2, pc, #4	@ (adr r2, 8008564 <UART_SetConfig+0x7c4>)
 8008560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008564:	080085ef 	.word	0x080085ef
 8008568:	080085f7 	.word	0x080085f7
 800856c:	08008653 	.word	0x08008653
 8008570:	08008653 	.word	0x08008653
 8008574:	080085ff 	.word	0x080085ff
 8008578:	08008653 	.word	0x08008653
 800857c:	08008653 	.word	0x08008653
 8008580:	08008653 	.word	0x08008653
 8008584:	0800860f 	.word	0x0800860f
 8008588:	08008653 	.word	0x08008653
 800858c:	08008653 	.word	0x08008653
 8008590:	08008653 	.word	0x08008653
 8008594:	08008653 	.word	0x08008653
 8008598:	08008653 	.word	0x08008653
 800859c:	08008653 	.word	0x08008653
 80085a0:	08008653 	.word	0x08008653
 80085a4:	0800861f 	.word	0x0800861f
 80085a8:	08008653 	.word	0x08008653
 80085ac:	08008653 	.word	0x08008653
 80085b0:	08008653 	.word	0x08008653
 80085b4:	08008653 	.word	0x08008653
 80085b8:	08008653 	.word	0x08008653
 80085bc:	08008653 	.word	0x08008653
 80085c0:	08008653 	.word	0x08008653
 80085c4:	08008653 	.word	0x08008653
 80085c8:	08008653 	.word	0x08008653
 80085cc:	08008653 	.word	0x08008653
 80085d0:	08008653 	.word	0x08008653
 80085d4:	08008653 	.word	0x08008653
 80085d8:	08008653 	.word	0x08008653
 80085dc:	08008653 	.word	0x08008653
 80085e0:	08008653 	.word	0x08008653
 80085e4:	08008645 	.word	0x08008645
 80085e8:	2b40      	cmp	r3, #64	@ 0x40
 80085ea:	d02e      	beq.n	800864a <UART_SetConfig+0x8aa>
 80085ec:	e031      	b.n	8008652 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085ee:	f7fc fa35 	bl	8004a5c <HAL_RCC_GetPCLK1Freq>
 80085f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085f4:	e033      	b.n	800865e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085f6:	f7fc fa47 	bl	8004a88 <HAL_RCC_GetPCLK2Freq>
 80085fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085fc:	e02f      	b.n	800865e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008602:	4618      	mov	r0, r3
 8008604:	f7fd fc76 	bl	8005ef4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800860c:	e027      	b.n	800865e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800860e:	f107 0318 	add.w	r3, r7, #24
 8008612:	4618      	mov	r0, r3
 8008614:	f7fd fdc2 	bl	800619c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800861c:	e01f      	b.n	800865e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800861e:	4b2d      	ldr	r3, [pc, #180]	@ (80086d4 <UART_SetConfig+0x934>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0320 	and.w	r3, r3, #32
 8008626:	2b00      	cmp	r3, #0
 8008628:	d009      	beq.n	800863e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800862a:	4b2a      	ldr	r3, [pc, #168]	@ (80086d4 <UART_SetConfig+0x934>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	08db      	lsrs	r3, r3, #3
 8008630:	f003 0303 	and.w	r3, r3, #3
 8008634:	4a24      	ldr	r2, [pc, #144]	@ (80086c8 <UART_SetConfig+0x928>)
 8008636:	fa22 f303 	lsr.w	r3, r2, r3
 800863a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800863c:	e00f      	b.n	800865e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800863e:	4b22      	ldr	r3, [pc, #136]	@ (80086c8 <UART_SetConfig+0x928>)
 8008640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008642:	e00c      	b.n	800865e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008644:	4b21      	ldr	r3, [pc, #132]	@ (80086cc <UART_SetConfig+0x92c>)
 8008646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008648:	e009      	b.n	800865e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800864a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800864e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008650:	e005      	b.n	800865e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008652:	2300      	movs	r3, #0
 8008654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800865c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800865e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 80e7 	beq.w	8008834 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866a:	4a19      	ldr	r2, [pc, #100]	@ (80086d0 <UART_SetConfig+0x930>)
 800866c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008670:	461a      	mov	r2, r3
 8008672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008674:	fbb3 f3f2 	udiv	r3, r3, r2
 8008678:	005a      	lsls	r2, r3, #1
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	085b      	lsrs	r3, r3, #1
 8008680:	441a      	add	r2, r3
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	fbb2 f3f3 	udiv	r3, r2, r3
 800868a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800868c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868e:	2b0f      	cmp	r3, #15
 8008690:	d916      	bls.n	80086c0 <UART_SetConfig+0x920>
 8008692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008698:	d212      	bcs.n	80086c0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800869a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869c:	b29b      	uxth	r3, r3
 800869e:	f023 030f 	bic.w	r3, r3, #15
 80086a2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a6:	085b      	lsrs	r3, r3, #1
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	f003 0307 	and.w	r3, r3, #7
 80086ae:	b29a      	uxth	r2, r3
 80086b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086b2:	4313      	orrs	r3, r2
 80086b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80086bc:	60da      	str	r2, [r3, #12]
 80086be:	e0b9      	b.n	8008834 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80086c6:	e0b5      	b.n	8008834 <UART_SetConfig+0xa94>
 80086c8:	03d09000 	.word	0x03d09000
 80086cc:	003d0900 	.word	0x003d0900
 80086d0:	0800bb34 	.word	0x0800bb34
 80086d4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80086d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80086dc:	2b20      	cmp	r3, #32
 80086de:	dc49      	bgt.n	8008774 <UART_SetConfig+0x9d4>
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	db7c      	blt.n	80087de <UART_SetConfig+0xa3e>
 80086e4:	2b20      	cmp	r3, #32
 80086e6:	d87a      	bhi.n	80087de <UART_SetConfig+0xa3e>
 80086e8:	a201      	add	r2, pc, #4	@ (adr r2, 80086f0 <UART_SetConfig+0x950>)
 80086ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ee:	bf00      	nop
 80086f0:	0800877b 	.word	0x0800877b
 80086f4:	08008783 	.word	0x08008783
 80086f8:	080087df 	.word	0x080087df
 80086fc:	080087df 	.word	0x080087df
 8008700:	0800878b 	.word	0x0800878b
 8008704:	080087df 	.word	0x080087df
 8008708:	080087df 	.word	0x080087df
 800870c:	080087df 	.word	0x080087df
 8008710:	0800879b 	.word	0x0800879b
 8008714:	080087df 	.word	0x080087df
 8008718:	080087df 	.word	0x080087df
 800871c:	080087df 	.word	0x080087df
 8008720:	080087df 	.word	0x080087df
 8008724:	080087df 	.word	0x080087df
 8008728:	080087df 	.word	0x080087df
 800872c:	080087df 	.word	0x080087df
 8008730:	080087ab 	.word	0x080087ab
 8008734:	080087df 	.word	0x080087df
 8008738:	080087df 	.word	0x080087df
 800873c:	080087df 	.word	0x080087df
 8008740:	080087df 	.word	0x080087df
 8008744:	080087df 	.word	0x080087df
 8008748:	080087df 	.word	0x080087df
 800874c:	080087df 	.word	0x080087df
 8008750:	080087df 	.word	0x080087df
 8008754:	080087df 	.word	0x080087df
 8008758:	080087df 	.word	0x080087df
 800875c:	080087df 	.word	0x080087df
 8008760:	080087df 	.word	0x080087df
 8008764:	080087df 	.word	0x080087df
 8008768:	080087df 	.word	0x080087df
 800876c:	080087df 	.word	0x080087df
 8008770:	080087d1 	.word	0x080087d1
 8008774:	2b40      	cmp	r3, #64	@ 0x40
 8008776:	d02e      	beq.n	80087d6 <UART_SetConfig+0xa36>
 8008778:	e031      	b.n	80087de <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800877a:	f7fc f96f 	bl	8004a5c <HAL_RCC_GetPCLK1Freq>
 800877e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008780:	e033      	b.n	80087ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008782:	f7fc f981 	bl	8004a88 <HAL_RCC_GetPCLK2Freq>
 8008786:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008788:	e02f      	b.n	80087ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800878a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800878e:	4618      	mov	r0, r3
 8008790:	f7fd fbb0 	bl	8005ef4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008798:	e027      	b.n	80087ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800879a:	f107 0318 	add.w	r3, r7, #24
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fd fcfc 	bl	800619c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087a8:	e01f      	b.n	80087ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80087aa:	4b2d      	ldr	r3, [pc, #180]	@ (8008860 <UART_SetConfig+0xac0>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 0320 	and.w	r3, r3, #32
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d009      	beq.n	80087ca <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80087b6:	4b2a      	ldr	r3, [pc, #168]	@ (8008860 <UART_SetConfig+0xac0>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	08db      	lsrs	r3, r3, #3
 80087bc:	f003 0303 	and.w	r3, r3, #3
 80087c0:	4a28      	ldr	r2, [pc, #160]	@ (8008864 <UART_SetConfig+0xac4>)
 80087c2:	fa22 f303 	lsr.w	r3, r2, r3
 80087c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80087c8:	e00f      	b.n	80087ea <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80087ca:	4b26      	ldr	r3, [pc, #152]	@ (8008864 <UART_SetConfig+0xac4>)
 80087cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087ce:	e00c      	b.n	80087ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80087d0:	4b25      	ldr	r3, [pc, #148]	@ (8008868 <UART_SetConfig+0xac8>)
 80087d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087d4:	e009      	b.n	80087ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087dc:	e005      	b.n	80087ea <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80087de:	2300      	movs	r3, #0
 80087e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80087e8:	bf00      	nop
    }

    if (pclk != 0U)
 80087ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d021      	beq.n	8008834 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f4:	4a1d      	ldr	r2, [pc, #116]	@ (800886c <UART_SetConfig+0xacc>)
 80087f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087fa:	461a      	mov	r2, r3
 80087fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	085b      	lsrs	r3, r3, #1
 8008808:	441a      	add	r2, r3
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008812:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008816:	2b0f      	cmp	r3, #15
 8008818:	d909      	bls.n	800882e <UART_SetConfig+0xa8e>
 800881a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008820:	d205      	bcs.n	800882e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008824:	b29a      	uxth	r2, r3
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	60da      	str	r2, [r3, #12]
 800882c:	e002      	b.n	8008834 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	2201      	movs	r2, #1
 8008838:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	2201      	movs	r2, #1
 8008840:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	2200      	movs	r2, #0
 8008848:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	2200      	movs	r2, #0
 800884e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008850:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008854:	4618      	mov	r0, r3
 8008856:	3748      	adds	r7, #72	@ 0x48
 8008858:	46bd      	mov	sp, r7
 800885a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800885e:	bf00      	nop
 8008860:	58024400 	.word	0x58024400
 8008864:	03d09000 	.word	0x03d09000
 8008868:	003d0900 	.word	0x003d0900
 800886c:	0800bb34 	.word	0x0800bb34

08008870 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008870:	b480      	push	{r7}
 8008872:	b083      	sub	sp, #12
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800887c:	f003 0308 	and.w	r3, r3, #8
 8008880:	2b00      	cmp	r3, #0
 8008882:	d00a      	beq.n	800889a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	430a      	orrs	r2, r1
 8008898:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800889e:	f003 0301 	and.w	r3, r3, #1
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d00a      	beq.n	80088bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	430a      	orrs	r2, r1
 80088ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088c0:	f003 0302 	and.w	r3, r3, #2
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00a      	beq.n	80088de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	430a      	orrs	r2, r1
 80088dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e2:	f003 0304 	and.w	r3, r3, #4
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00a      	beq.n	8008900 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	430a      	orrs	r2, r1
 80088fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008904:	f003 0310 	and.w	r3, r3, #16
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00a      	beq.n	8008922 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	430a      	orrs	r2, r1
 8008920:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008926:	f003 0320 	and.w	r3, r3, #32
 800892a:	2b00      	cmp	r3, #0
 800892c:	d00a      	beq.n	8008944 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	430a      	orrs	r2, r1
 8008942:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800894c:	2b00      	cmp	r3, #0
 800894e:	d01a      	beq.n	8008986 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800896a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800896e:	d10a      	bne.n	8008986 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	430a      	orrs	r2, r1
 8008984:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800898a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00a      	beq.n	80089a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	430a      	orrs	r2, r1
 80089a6:	605a      	str	r2, [r3, #4]
  }
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b098      	sub	sp, #96	@ 0x60
 80089b8:	af02      	add	r7, sp, #8
 80089ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80089c4:	f7f9 f976 	bl	8001cb4 <HAL_GetTick>
 80089c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 0308 	and.w	r3, r3, #8
 80089d4:	2b08      	cmp	r3, #8
 80089d6:	d12f      	bne.n	8008a38 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80089dc:	9300      	str	r3, [sp, #0]
 80089de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089e0:	2200      	movs	r2, #0
 80089e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 f88e 	bl	8008b08 <UART_WaitOnFlagUntilTimeout>
 80089ec:	4603      	mov	r3, r0
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d022      	beq.n	8008a38 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089fa:	e853 3f00 	ldrex	r3, [r3]
 80089fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a06:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	461a      	mov	r2, r3
 8008a0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a10:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a12:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a18:	e841 2300 	strex	r3, r2, [r1]
 8008a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d1e6      	bne.n	80089f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2220      	movs	r2, #32
 8008a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a34:	2303      	movs	r3, #3
 8008a36:	e063      	b.n	8008b00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f003 0304 	and.w	r3, r3, #4
 8008a42:	2b04      	cmp	r3, #4
 8008a44:	d149      	bne.n	8008ada <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a46:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a4a:	9300      	str	r3, [sp, #0]
 8008a4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 f857 	bl	8008b08 <UART_WaitOnFlagUntilTimeout>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d03c      	beq.n	8008ada <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a68:	e853 3f00 	ldrex	r3, [r3]
 8008a6c:	623b      	str	r3, [r7, #32]
   return(result);
 8008a6e:	6a3b      	ldr	r3, [r7, #32]
 8008a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a80:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a86:	e841 2300 	strex	r3, r2, [r1]
 8008a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1e6      	bne.n	8008a60 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	3308      	adds	r3, #8
 8008a98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	e853 3f00 	ldrex	r3, [r3]
 8008aa0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	f023 0301 	bic.w	r3, r3, #1
 8008aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3308      	adds	r3, #8
 8008ab0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ab2:	61fa      	str	r2, [r7, #28]
 8008ab4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab6:	69b9      	ldr	r1, [r7, #24]
 8008ab8:	69fa      	ldr	r2, [r7, #28]
 8008aba:	e841 2300 	strex	r3, r2, [r1]
 8008abe:	617b      	str	r3, [r7, #20]
   return(result);
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1e5      	bne.n	8008a92 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ad6:	2303      	movs	r3, #3
 8008ad8:	e012      	b.n	8008b00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2220      	movs	r2, #32
 8008ade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2220      	movs	r2, #32
 8008ae6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008afe:	2300      	movs	r3, #0
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3758      	adds	r7, #88	@ 0x58
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}

08008b08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	60f8      	str	r0, [r7, #12]
 8008b10:	60b9      	str	r1, [r7, #8]
 8008b12:	603b      	str	r3, [r7, #0]
 8008b14:	4613      	mov	r3, r2
 8008b16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b18:	e04f      	b.n	8008bba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b20:	d04b      	beq.n	8008bba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b22:	f7f9 f8c7 	bl	8001cb4 <HAL_GetTick>
 8008b26:	4602      	mov	r2, r0
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	1ad3      	subs	r3, r2, r3
 8008b2c:	69ba      	ldr	r2, [r7, #24]
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d302      	bcc.n	8008b38 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d101      	bne.n	8008b3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008b38:	2303      	movs	r3, #3
 8008b3a:	e04e      	b.n	8008bda <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0304 	and.w	r3, r3, #4
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d037      	beq.n	8008bba <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	2b80      	cmp	r3, #128	@ 0x80
 8008b4e:	d034      	beq.n	8008bba <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	2b40      	cmp	r3, #64	@ 0x40
 8008b54:	d031      	beq.n	8008bba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	69db      	ldr	r3, [r3, #28]
 8008b5c:	f003 0308 	and.w	r3, r3, #8
 8008b60:	2b08      	cmp	r3, #8
 8008b62:	d110      	bne.n	8008b86 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2208      	movs	r2, #8
 8008b6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b6c:	68f8      	ldr	r0, [r7, #12]
 8008b6e:	f000 f839 	bl	8008be4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2208      	movs	r2, #8
 8008b76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	e029      	b.n	8008bda <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69db      	ldr	r3, [r3, #28]
 8008b8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b94:	d111      	bne.n	8008bba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ba0:	68f8      	ldr	r0, [r7, #12]
 8008ba2:	f000 f81f 	bl	8008be4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2220      	movs	r2, #32
 8008baa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	e00f      	b.n	8008bda <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	69da      	ldr	r2, [r3, #28]
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	4013      	ands	r3, r2
 8008bc4:	68ba      	ldr	r2, [r7, #8]
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	bf0c      	ite	eq
 8008bca:	2301      	moveq	r3, #1
 8008bcc:	2300      	movne	r3, #0
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	79fb      	ldrb	r3, [r7, #7]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d0a0      	beq.n	8008b1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3710      	adds	r7, #16
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
	...

08008be4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b095      	sub	sp, #84	@ 0x54
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf4:	e853 3f00 	ldrex	r3, [r3]
 8008bf8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	461a      	mov	r2, r3
 8008c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c12:	e841 2300 	strex	r3, r2, [r1]
 8008c16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1e6      	bne.n	8008bec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	3308      	adds	r3, #8
 8008c24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c26:	6a3b      	ldr	r3, [r7, #32]
 8008c28:	e853 3f00 	ldrex	r3, [r3]
 8008c2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c2e:	69fa      	ldr	r2, [r7, #28]
 8008c30:	4b1e      	ldr	r3, [pc, #120]	@ (8008cac <UART_EndRxTransfer+0xc8>)
 8008c32:	4013      	ands	r3, r2
 8008c34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3308      	adds	r3, #8
 8008c3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c46:	e841 2300 	strex	r3, r2, [r1]
 8008c4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d1e5      	bne.n	8008c1e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d118      	bne.n	8008c8c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	f023 0310 	bic.w	r3, r3, #16
 8008c6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	461a      	mov	r2, r3
 8008c76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c78:	61bb      	str	r3, [r7, #24]
 8008c7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7c:	6979      	ldr	r1, [r7, #20]
 8008c7e:	69ba      	ldr	r2, [r7, #24]
 8008c80:	e841 2300 	strex	r3, r2, [r1]
 8008c84:	613b      	str	r3, [r7, #16]
   return(result);
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d1e6      	bne.n	8008c5a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008ca0:	bf00      	nop
 8008ca2:	3754      	adds	r7, #84	@ 0x54
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr
 8008cac:	effffffe 	.word	0xeffffffe

08008cb0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cc6:	68f8      	ldr	r0, [r7, #12]
 8008cc8:	f7ff f854 	bl	8007d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ccc:	bf00      	nop
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b088      	sub	sp, #32
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	e853 3f00 	ldrex	r3, [r3]
 8008ce8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cf0:	61fb      	str	r3, [r7, #28]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	61bb      	str	r3, [r7, #24]
 8008cfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfe:	6979      	ldr	r1, [r7, #20]
 8008d00:	69ba      	ldr	r2, [r7, #24]
 8008d02:	e841 2300 	strex	r3, r2, [r1]
 8008d06:	613b      	str	r3, [r7, #16]
   return(result);
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d1e6      	bne.n	8008cdc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2220      	movs	r2, #32
 8008d12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7ff f81f 	bl	8007d60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d22:	bf00      	nop
 8008d24:	3720      	adds	r7, #32
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}

08008d2a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b083      	sub	sp, #12
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008d32:	bf00      	nop
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr

08008d3e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008d3e:	b480      	push	{r7}
 8008d40:	b083      	sub	sp, #12
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008d46:	bf00      	nop
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008d5a:	bf00      	nop
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008d66:	b480      	push	{r7}
 8008d68:	b085      	sub	sp, #20
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d101      	bne.n	8008d7c <HAL_UARTEx_DisableFifoMode+0x16>
 8008d78:	2302      	movs	r3, #2
 8008d7a:	e027      	b.n	8008dcc <HAL_UARTEx_DisableFifoMode+0x66>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2224      	movs	r2, #36	@ 0x24
 8008d88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f022 0201 	bic.w	r2, r2, #1
 8008da2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008daa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	68fa      	ldr	r2, [r7, #12]
 8008db8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2220      	movs	r2, #32
 8008dbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dca:	2300      	movs	r3, #0
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b084      	sub	sp, #16
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d101      	bne.n	8008df0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008dec:	2302      	movs	r3, #2
 8008dee:	e02d      	b.n	8008e4c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2224      	movs	r2, #36	@ 0x24
 8008dfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681a      	ldr	r2, [r3, #0]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f022 0201 	bic.w	r2, r2, #1
 8008e16:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	683a      	ldr	r2, [r7, #0]
 8008e28:	430a      	orrs	r2, r1
 8008e2a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f84f 	bl	8008ed0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68fa      	ldr	r2, [r7, #12]
 8008e38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2220      	movs	r2, #32
 8008e3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e4a:	2300      	movs	r3, #0
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3710      	adds	r7, #16
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d101      	bne.n	8008e6c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008e68:	2302      	movs	r3, #2
 8008e6a:	e02d      	b.n	8008ec8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2201      	movs	r2, #1
 8008e70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2224      	movs	r2, #36	@ 0x24
 8008e78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681a      	ldr	r2, [r3, #0]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f022 0201 	bic.w	r2, r2, #1
 8008e92:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	430a      	orrs	r2, r1
 8008ea6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 f811 	bl	8008ed0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68fa      	ldr	r2, [r7, #12]
 8008eb4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3710      	adds	r7, #16
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d108      	bne.n	8008ef2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2201      	movs	r2, #1
 8008eec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ef0:	e031      	b.n	8008f56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008ef2:	2310      	movs	r3, #16
 8008ef4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008ef6:	2310      	movs	r3, #16
 8008ef8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	0e5b      	lsrs	r3, r3, #25
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	f003 0307 	and.w	r3, r3, #7
 8008f08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	689b      	ldr	r3, [r3, #8]
 8008f10:	0f5b      	lsrs	r3, r3, #29
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	f003 0307 	and.w	r3, r3, #7
 8008f18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f1a:	7bbb      	ldrb	r3, [r7, #14]
 8008f1c:	7b3a      	ldrb	r2, [r7, #12]
 8008f1e:	4911      	ldr	r1, [pc, #68]	@ (8008f64 <UARTEx_SetNbDataToProcess+0x94>)
 8008f20:	5c8a      	ldrb	r2, [r1, r2]
 8008f22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008f26:	7b3a      	ldrb	r2, [r7, #12]
 8008f28:	490f      	ldr	r1, [pc, #60]	@ (8008f68 <UARTEx_SetNbDataToProcess+0x98>)
 8008f2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f30:	b29a      	uxth	r2, r3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f38:	7bfb      	ldrb	r3, [r7, #15]
 8008f3a:	7b7a      	ldrb	r2, [r7, #13]
 8008f3c:	4909      	ldr	r1, [pc, #36]	@ (8008f64 <UARTEx_SetNbDataToProcess+0x94>)
 8008f3e:	5c8a      	ldrb	r2, [r1, r2]
 8008f40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008f44:	7b7a      	ldrb	r2, [r7, #13]
 8008f46:	4908      	ldr	r1, [pc, #32]	@ (8008f68 <UARTEx_SetNbDataToProcess+0x98>)
 8008f48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f4e:	b29a      	uxth	r2, r3
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008f56:	bf00      	nop
 8008f58:	3714      	adds	r7, #20
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr
 8008f62:	bf00      	nop
 8008f64:	0800bb4c 	.word	0x0800bb4c
 8008f68:	0800bb54 	.word	0x0800bb54

08008f6c <__cvt>:
 8008f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f6e:	ed2d 8b02 	vpush	{d8}
 8008f72:	eeb0 8b40 	vmov.f64	d8, d0
 8008f76:	b085      	sub	sp, #20
 8008f78:	4617      	mov	r7, r2
 8008f7a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008f7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f7e:	ee18 2a90 	vmov	r2, s17
 8008f82:	f025 0520 	bic.w	r5, r5, #32
 8008f86:	2a00      	cmp	r2, #0
 8008f88:	bfb6      	itet	lt
 8008f8a:	222d      	movlt	r2, #45	@ 0x2d
 8008f8c:	2200      	movge	r2, #0
 8008f8e:	eeb1 8b40 	vneglt.f64	d8, d0
 8008f92:	2d46      	cmp	r5, #70	@ 0x46
 8008f94:	460c      	mov	r4, r1
 8008f96:	701a      	strb	r2, [r3, #0]
 8008f98:	d004      	beq.n	8008fa4 <__cvt+0x38>
 8008f9a:	2d45      	cmp	r5, #69	@ 0x45
 8008f9c:	d100      	bne.n	8008fa0 <__cvt+0x34>
 8008f9e:	3401      	adds	r4, #1
 8008fa0:	2102      	movs	r1, #2
 8008fa2:	e000      	b.n	8008fa6 <__cvt+0x3a>
 8008fa4:	2103      	movs	r1, #3
 8008fa6:	ab03      	add	r3, sp, #12
 8008fa8:	9301      	str	r3, [sp, #4]
 8008faa:	ab02      	add	r3, sp, #8
 8008fac:	9300      	str	r3, [sp, #0]
 8008fae:	4622      	mov	r2, r4
 8008fb0:	4633      	mov	r3, r6
 8008fb2:	eeb0 0b48 	vmov.f64	d0, d8
 8008fb6:	f000 fe3b 	bl	8009c30 <_dtoa_r>
 8008fba:	2d47      	cmp	r5, #71	@ 0x47
 8008fbc:	d114      	bne.n	8008fe8 <__cvt+0x7c>
 8008fbe:	07fb      	lsls	r3, r7, #31
 8008fc0:	d50a      	bpl.n	8008fd8 <__cvt+0x6c>
 8008fc2:	1902      	adds	r2, r0, r4
 8008fc4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fcc:	bf08      	it	eq
 8008fce:	9203      	streq	r2, [sp, #12]
 8008fd0:	2130      	movs	r1, #48	@ 0x30
 8008fd2:	9b03      	ldr	r3, [sp, #12]
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d319      	bcc.n	800900c <__cvt+0xa0>
 8008fd8:	9b03      	ldr	r3, [sp, #12]
 8008fda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fdc:	1a1b      	subs	r3, r3, r0
 8008fde:	6013      	str	r3, [r2, #0]
 8008fe0:	b005      	add	sp, #20
 8008fe2:	ecbd 8b02 	vpop	{d8}
 8008fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fe8:	2d46      	cmp	r5, #70	@ 0x46
 8008fea:	eb00 0204 	add.w	r2, r0, r4
 8008fee:	d1e9      	bne.n	8008fc4 <__cvt+0x58>
 8008ff0:	7803      	ldrb	r3, [r0, #0]
 8008ff2:	2b30      	cmp	r3, #48	@ 0x30
 8008ff4:	d107      	bne.n	8009006 <__cvt+0x9a>
 8008ff6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ffe:	bf1c      	itt	ne
 8009000:	f1c4 0401 	rsbne	r4, r4, #1
 8009004:	6034      	strne	r4, [r6, #0]
 8009006:	6833      	ldr	r3, [r6, #0]
 8009008:	441a      	add	r2, r3
 800900a:	e7db      	b.n	8008fc4 <__cvt+0x58>
 800900c:	1c5c      	adds	r4, r3, #1
 800900e:	9403      	str	r4, [sp, #12]
 8009010:	7019      	strb	r1, [r3, #0]
 8009012:	e7de      	b.n	8008fd2 <__cvt+0x66>

08009014 <__exponent>:
 8009014:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009016:	2900      	cmp	r1, #0
 8009018:	bfba      	itte	lt
 800901a:	4249      	neglt	r1, r1
 800901c:	232d      	movlt	r3, #45	@ 0x2d
 800901e:	232b      	movge	r3, #43	@ 0x2b
 8009020:	2909      	cmp	r1, #9
 8009022:	7002      	strb	r2, [r0, #0]
 8009024:	7043      	strb	r3, [r0, #1]
 8009026:	dd29      	ble.n	800907c <__exponent+0x68>
 8009028:	f10d 0307 	add.w	r3, sp, #7
 800902c:	461d      	mov	r5, r3
 800902e:	270a      	movs	r7, #10
 8009030:	461a      	mov	r2, r3
 8009032:	fbb1 f6f7 	udiv	r6, r1, r7
 8009036:	fb07 1416 	mls	r4, r7, r6, r1
 800903a:	3430      	adds	r4, #48	@ 0x30
 800903c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009040:	460c      	mov	r4, r1
 8009042:	2c63      	cmp	r4, #99	@ 0x63
 8009044:	f103 33ff 	add.w	r3, r3, #4294967295
 8009048:	4631      	mov	r1, r6
 800904a:	dcf1      	bgt.n	8009030 <__exponent+0x1c>
 800904c:	3130      	adds	r1, #48	@ 0x30
 800904e:	1e94      	subs	r4, r2, #2
 8009050:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009054:	1c41      	adds	r1, r0, #1
 8009056:	4623      	mov	r3, r4
 8009058:	42ab      	cmp	r3, r5
 800905a:	d30a      	bcc.n	8009072 <__exponent+0x5e>
 800905c:	f10d 0309 	add.w	r3, sp, #9
 8009060:	1a9b      	subs	r3, r3, r2
 8009062:	42ac      	cmp	r4, r5
 8009064:	bf88      	it	hi
 8009066:	2300      	movhi	r3, #0
 8009068:	3302      	adds	r3, #2
 800906a:	4403      	add	r3, r0
 800906c:	1a18      	subs	r0, r3, r0
 800906e:	b003      	add	sp, #12
 8009070:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009072:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009076:	f801 6f01 	strb.w	r6, [r1, #1]!
 800907a:	e7ed      	b.n	8009058 <__exponent+0x44>
 800907c:	2330      	movs	r3, #48	@ 0x30
 800907e:	3130      	adds	r1, #48	@ 0x30
 8009080:	7083      	strb	r3, [r0, #2]
 8009082:	70c1      	strb	r1, [r0, #3]
 8009084:	1d03      	adds	r3, r0, #4
 8009086:	e7f1      	b.n	800906c <__exponent+0x58>

08009088 <_printf_float>:
 8009088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908c:	b08d      	sub	sp, #52	@ 0x34
 800908e:	460c      	mov	r4, r1
 8009090:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009094:	4616      	mov	r6, r2
 8009096:	461f      	mov	r7, r3
 8009098:	4605      	mov	r5, r0
 800909a:	f000 fcbb 	bl	8009a14 <_localeconv_r>
 800909e:	f8d0 b000 	ldr.w	fp, [r0]
 80090a2:	4658      	mov	r0, fp
 80090a4:	f7f7 f96c 	bl	8000380 <strlen>
 80090a8:	2300      	movs	r3, #0
 80090aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80090ac:	f8d8 3000 	ldr.w	r3, [r8]
 80090b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80090b4:	6822      	ldr	r2, [r4, #0]
 80090b6:	9005      	str	r0, [sp, #20]
 80090b8:	3307      	adds	r3, #7
 80090ba:	f023 0307 	bic.w	r3, r3, #7
 80090be:	f103 0108 	add.w	r1, r3, #8
 80090c2:	f8c8 1000 	str.w	r1, [r8]
 80090c6:	ed93 0b00 	vldr	d0, [r3]
 80090ca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009328 <_printf_float+0x2a0>
 80090ce:	eeb0 7bc0 	vabs.f64	d7, d0
 80090d2:	eeb4 7b46 	vcmp.f64	d7, d6
 80090d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090da:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80090de:	dd24      	ble.n	800912a <_printf_float+0xa2>
 80090e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80090e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090e8:	d502      	bpl.n	80090f0 <_printf_float+0x68>
 80090ea:	232d      	movs	r3, #45	@ 0x2d
 80090ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090f0:	498f      	ldr	r1, [pc, #572]	@ (8009330 <_printf_float+0x2a8>)
 80090f2:	4b90      	ldr	r3, [pc, #576]	@ (8009334 <_printf_float+0x2ac>)
 80090f4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80090f8:	bf8c      	ite	hi
 80090fa:	4688      	movhi	r8, r1
 80090fc:	4698      	movls	r8, r3
 80090fe:	f022 0204 	bic.w	r2, r2, #4
 8009102:	2303      	movs	r3, #3
 8009104:	6123      	str	r3, [r4, #16]
 8009106:	6022      	str	r2, [r4, #0]
 8009108:	f04f 0a00 	mov.w	sl, #0
 800910c:	9700      	str	r7, [sp, #0]
 800910e:	4633      	mov	r3, r6
 8009110:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009112:	4621      	mov	r1, r4
 8009114:	4628      	mov	r0, r5
 8009116:	f000 f9d1 	bl	80094bc <_printf_common>
 800911a:	3001      	adds	r0, #1
 800911c:	f040 8089 	bne.w	8009232 <_printf_float+0x1aa>
 8009120:	f04f 30ff 	mov.w	r0, #4294967295
 8009124:	b00d      	add	sp, #52	@ 0x34
 8009126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800912a:	eeb4 0b40 	vcmp.f64	d0, d0
 800912e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009132:	d709      	bvc.n	8009148 <_printf_float+0xc0>
 8009134:	ee10 3a90 	vmov	r3, s1
 8009138:	2b00      	cmp	r3, #0
 800913a:	bfbc      	itt	lt
 800913c:	232d      	movlt	r3, #45	@ 0x2d
 800913e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009142:	497d      	ldr	r1, [pc, #500]	@ (8009338 <_printf_float+0x2b0>)
 8009144:	4b7d      	ldr	r3, [pc, #500]	@ (800933c <_printf_float+0x2b4>)
 8009146:	e7d5      	b.n	80090f4 <_printf_float+0x6c>
 8009148:	6863      	ldr	r3, [r4, #4]
 800914a:	1c59      	adds	r1, r3, #1
 800914c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009150:	d139      	bne.n	80091c6 <_printf_float+0x13e>
 8009152:	2306      	movs	r3, #6
 8009154:	6063      	str	r3, [r4, #4]
 8009156:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800915a:	2300      	movs	r3, #0
 800915c:	6022      	str	r2, [r4, #0]
 800915e:	9303      	str	r3, [sp, #12]
 8009160:	ab0a      	add	r3, sp, #40	@ 0x28
 8009162:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009166:	ab09      	add	r3, sp, #36	@ 0x24
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	6861      	ldr	r1, [r4, #4]
 800916c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009170:	4628      	mov	r0, r5
 8009172:	f7ff fefb 	bl	8008f6c <__cvt>
 8009176:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800917a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800917c:	4680      	mov	r8, r0
 800917e:	d129      	bne.n	80091d4 <_printf_float+0x14c>
 8009180:	1cc8      	adds	r0, r1, #3
 8009182:	db02      	blt.n	800918a <_printf_float+0x102>
 8009184:	6863      	ldr	r3, [r4, #4]
 8009186:	4299      	cmp	r1, r3
 8009188:	dd41      	ble.n	800920e <_printf_float+0x186>
 800918a:	f1a9 0902 	sub.w	r9, r9, #2
 800918e:	fa5f f989 	uxtb.w	r9, r9
 8009192:	3901      	subs	r1, #1
 8009194:	464a      	mov	r2, r9
 8009196:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800919a:	9109      	str	r1, [sp, #36]	@ 0x24
 800919c:	f7ff ff3a 	bl	8009014 <__exponent>
 80091a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091a2:	1813      	adds	r3, r2, r0
 80091a4:	2a01      	cmp	r2, #1
 80091a6:	4682      	mov	sl, r0
 80091a8:	6123      	str	r3, [r4, #16]
 80091aa:	dc02      	bgt.n	80091b2 <_printf_float+0x12a>
 80091ac:	6822      	ldr	r2, [r4, #0]
 80091ae:	07d2      	lsls	r2, r2, #31
 80091b0:	d501      	bpl.n	80091b6 <_printf_float+0x12e>
 80091b2:	3301      	adds	r3, #1
 80091b4:	6123      	str	r3, [r4, #16]
 80091b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d0a6      	beq.n	800910c <_printf_float+0x84>
 80091be:	232d      	movs	r3, #45	@ 0x2d
 80091c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091c4:	e7a2      	b.n	800910c <_printf_float+0x84>
 80091c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80091ca:	d1c4      	bne.n	8009156 <_printf_float+0xce>
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1c2      	bne.n	8009156 <_printf_float+0xce>
 80091d0:	2301      	movs	r3, #1
 80091d2:	e7bf      	b.n	8009154 <_printf_float+0xcc>
 80091d4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80091d8:	d9db      	bls.n	8009192 <_printf_float+0x10a>
 80091da:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80091de:	d118      	bne.n	8009212 <_printf_float+0x18a>
 80091e0:	2900      	cmp	r1, #0
 80091e2:	6863      	ldr	r3, [r4, #4]
 80091e4:	dd0b      	ble.n	80091fe <_printf_float+0x176>
 80091e6:	6121      	str	r1, [r4, #16]
 80091e8:	b913      	cbnz	r3, 80091f0 <_printf_float+0x168>
 80091ea:	6822      	ldr	r2, [r4, #0]
 80091ec:	07d0      	lsls	r0, r2, #31
 80091ee:	d502      	bpl.n	80091f6 <_printf_float+0x16e>
 80091f0:	3301      	adds	r3, #1
 80091f2:	440b      	add	r3, r1
 80091f4:	6123      	str	r3, [r4, #16]
 80091f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80091f8:	f04f 0a00 	mov.w	sl, #0
 80091fc:	e7db      	b.n	80091b6 <_printf_float+0x12e>
 80091fe:	b913      	cbnz	r3, 8009206 <_printf_float+0x17e>
 8009200:	6822      	ldr	r2, [r4, #0]
 8009202:	07d2      	lsls	r2, r2, #31
 8009204:	d501      	bpl.n	800920a <_printf_float+0x182>
 8009206:	3302      	adds	r3, #2
 8009208:	e7f4      	b.n	80091f4 <_printf_float+0x16c>
 800920a:	2301      	movs	r3, #1
 800920c:	e7f2      	b.n	80091f4 <_printf_float+0x16c>
 800920e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8009212:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009214:	4299      	cmp	r1, r3
 8009216:	db05      	blt.n	8009224 <_printf_float+0x19c>
 8009218:	6823      	ldr	r3, [r4, #0]
 800921a:	6121      	str	r1, [r4, #16]
 800921c:	07d8      	lsls	r0, r3, #31
 800921e:	d5ea      	bpl.n	80091f6 <_printf_float+0x16e>
 8009220:	1c4b      	adds	r3, r1, #1
 8009222:	e7e7      	b.n	80091f4 <_printf_float+0x16c>
 8009224:	2900      	cmp	r1, #0
 8009226:	bfd4      	ite	le
 8009228:	f1c1 0202 	rsble	r2, r1, #2
 800922c:	2201      	movgt	r2, #1
 800922e:	4413      	add	r3, r2
 8009230:	e7e0      	b.n	80091f4 <_printf_float+0x16c>
 8009232:	6823      	ldr	r3, [r4, #0]
 8009234:	055a      	lsls	r2, r3, #21
 8009236:	d407      	bmi.n	8009248 <_printf_float+0x1c0>
 8009238:	6923      	ldr	r3, [r4, #16]
 800923a:	4642      	mov	r2, r8
 800923c:	4631      	mov	r1, r6
 800923e:	4628      	mov	r0, r5
 8009240:	47b8      	blx	r7
 8009242:	3001      	adds	r0, #1
 8009244:	d12a      	bne.n	800929c <_printf_float+0x214>
 8009246:	e76b      	b.n	8009120 <_printf_float+0x98>
 8009248:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800924c:	f240 80e0 	bls.w	8009410 <_printf_float+0x388>
 8009250:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009254:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800925c:	d133      	bne.n	80092c6 <_printf_float+0x23e>
 800925e:	4a38      	ldr	r2, [pc, #224]	@ (8009340 <_printf_float+0x2b8>)
 8009260:	2301      	movs	r3, #1
 8009262:	4631      	mov	r1, r6
 8009264:	4628      	mov	r0, r5
 8009266:	47b8      	blx	r7
 8009268:	3001      	adds	r0, #1
 800926a:	f43f af59 	beq.w	8009120 <_printf_float+0x98>
 800926e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009272:	4543      	cmp	r3, r8
 8009274:	db02      	blt.n	800927c <_printf_float+0x1f4>
 8009276:	6823      	ldr	r3, [r4, #0]
 8009278:	07d8      	lsls	r0, r3, #31
 800927a:	d50f      	bpl.n	800929c <_printf_float+0x214>
 800927c:	9b05      	ldr	r3, [sp, #20]
 800927e:	465a      	mov	r2, fp
 8009280:	4631      	mov	r1, r6
 8009282:	4628      	mov	r0, r5
 8009284:	47b8      	blx	r7
 8009286:	3001      	adds	r0, #1
 8009288:	f43f af4a 	beq.w	8009120 <_printf_float+0x98>
 800928c:	f04f 0900 	mov.w	r9, #0
 8009290:	f108 38ff 	add.w	r8, r8, #4294967295
 8009294:	f104 0a1a 	add.w	sl, r4, #26
 8009298:	45c8      	cmp	r8, r9
 800929a:	dc09      	bgt.n	80092b0 <_printf_float+0x228>
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	079b      	lsls	r3, r3, #30
 80092a0:	f100 8107 	bmi.w	80094b2 <_printf_float+0x42a>
 80092a4:	68e0      	ldr	r0, [r4, #12]
 80092a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80092a8:	4298      	cmp	r0, r3
 80092aa:	bfb8      	it	lt
 80092ac:	4618      	movlt	r0, r3
 80092ae:	e739      	b.n	8009124 <_printf_float+0x9c>
 80092b0:	2301      	movs	r3, #1
 80092b2:	4652      	mov	r2, sl
 80092b4:	4631      	mov	r1, r6
 80092b6:	4628      	mov	r0, r5
 80092b8:	47b8      	blx	r7
 80092ba:	3001      	adds	r0, #1
 80092bc:	f43f af30 	beq.w	8009120 <_printf_float+0x98>
 80092c0:	f109 0901 	add.w	r9, r9, #1
 80092c4:	e7e8      	b.n	8009298 <_printf_float+0x210>
 80092c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	dc3b      	bgt.n	8009344 <_printf_float+0x2bc>
 80092cc:	4a1c      	ldr	r2, [pc, #112]	@ (8009340 <_printf_float+0x2b8>)
 80092ce:	2301      	movs	r3, #1
 80092d0:	4631      	mov	r1, r6
 80092d2:	4628      	mov	r0, r5
 80092d4:	47b8      	blx	r7
 80092d6:	3001      	adds	r0, #1
 80092d8:	f43f af22 	beq.w	8009120 <_printf_float+0x98>
 80092dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80092e0:	ea59 0303 	orrs.w	r3, r9, r3
 80092e4:	d102      	bne.n	80092ec <_printf_float+0x264>
 80092e6:	6823      	ldr	r3, [r4, #0]
 80092e8:	07d9      	lsls	r1, r3, #31
 80092ea:	d5d7      	bpl.n	800929c <_printf_float+0x214>
 80092ec:	9b05      	ldr	r3, [sp, #20]
 80092ee:	465a      	mov	r2, fp
 80092f0:	4631      	mov	r1, r6
 80092f2:	4628      	mov	r0, r5
 80092f4:	47b8      	blx	r7
 80092f6:	3001      	adds	r0, #1
 80092f8:	f43f af12 	beq.w	8009120 <_printf_float+0x98>
 80092fc:	f04f 0a00 	mov.w	sl, #0
 8009300:	f104 0b1a 	add.w	fp, r4, #26
 8009304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009306:	425b      	negs	r3, r3
 8009308:	4553      	cmp	r3, sl
 800930a:	dc01      	bgt.n	8009310 <_printf_float+0x288>
 800930c:	464b      	mov	r3, r9
 800930e:	e794      	b.n	800923a <_printf_float+0x1b2>
 8009310:	2301      	movs	r3, #1
 8009312:	465a      	mov	r2, fp
 8009314:	4631      	mov	r1, r6
 8009316:	4628      	mov	r0, r5
 8009318:	47b8      	blx	r7
 800931a:	3001      	adds	r0, #1
 800931c:	f43f af00 	beq.w	8009120 <_printf_float+0x98>
 8009320:	f10a 0a01 	add.w	sl, sl, #1
 8009324:	e7ee      	b.n	8009304 <_printf_float+0x27c>
 8009326:	bf00      	nop
 8009328:	ffffffff 	.word	0xffffffff
 800932c:	7fefffff 	.word	0x7fefffff
 8009330:	0800bb60 	.word	0x0800bb60
 8009334:	0800bb5c 	.word	0x0800bb5c
 8009338:	0800bb68 	.word	0x0800bb68
 800933c:	0800bb64 	.word	0x0800bb64
 8009340:	0800bb6c 	.word	0x0800bb6c
 8009344:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009346:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800934a:	4553      	cmp	r3, sl
 800934c:	bfa8      	it	ge
 800934e:	4653      	movge	r3, sl
 8009350:	2b00      	cmp	r3, #0
 8009352:	4699      	mov	r9, r3
 8009354:	dc37      	bgt.n	80093c6 <_printf_float+0x33e>
 8009356:	2300      	movs	r3, #0
 8009358:	9307      	str	r3, [sp, #28]
 800935a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800935e:	f104 021a 	add.w	r2, r4, #26
 8009362:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009364:	9907      	ldr	r1, [sp, #28]
 8009366:	9306      	str	r3, [sp, #24]
 8009368:	eba3 0309 	sub.w	r3, r3, r9
 800936c:	428b      	cmp	r3, r1
 800936e:	dc31      	bgt.n	80093d4 <_printf_float+0x34c>
 8009370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009372:	459a      	cmp	sl, r3
 8009374:	dc3b      	bgt.n	80093ee <_printf_float+0x366>
 8009376:	6823      	ldr	r3, [r4, #0]
 8009378:	07da      	lsls	r2, r3, #31
 800937a:	d438      	bmi.n	80093ee <_printf_float+0x366>
 800937c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800937e:	ebaa 0903 	sub.w	r9, sl, r3
 8009382:	9b06      	ldr	r3, [sp, #24]
 8009384:	ebaa 0303 	sub.w	r3, sl, r3
 8009388:	4599      	cmp	r9, r3
 800938a:	bfa8      	it	ge
 800938c:	4699      	movge	r9, r3
 800938e:	f1b9 0f00 	cmp.w	r9, #0
 8009392:	dc34      	bgt.n	80093fe <_printf_float+0x376>
 8009394:	f04f 0800 	mov.w	r8, #0
 8009398:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800939c:	f104 0b1a 	add.w	fp, r4, #26
 80093a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093a2:	ebaa 0303 	sub.w	r3, sl, r3
 80093a6:	eba3 0309 	sub.w	r3, r3, r9
 80093aa:	4543      	cmp	r3, r8
 80093ac:	f77f af76 	ble.w	800929c <_printf_float+0x214>
 80093b0:	2301      	movs	r3, #1
 80093b2:	465a      	mov	r2, fp
 80093b4:	4631      	mov	r1, r6
 80093b6:	4628      	mov	r0, r5
 80093b8:	47b8      	blx	r7
 80093ba:	3001      	adds	r0, #1
 80093bc:	f43f aeb0 	beq.w	8009120 <_printf_float+0x98>
 80093c0:	f108 0801 	add.w	r8, r8, #1
 80093c4:	e7ec      	b.n	80093a0 <_printf_float+0x318>
 80093c6:	4642      	mov	r2, r8
 80093c8:	4631      	mov	r1, r6
 80093ca:	4628      	mov	r0, r5
 80093cc:	47b8      	blx	r7
 80093ce:	3001      	adds	r0, #1
 80093d0:	d1c1      	bne.n	8009356 <_printf_float+0x2ce>
 80093d2:	e6a5      	b.n	8009120 <_printf_float+0x98>
 80093d4:	2301      	movs	r3, #1
 80093d6:	4631      	mov	r1, r6
 80093d8:	4628      	mov	r0, r5
 80093da:	9206      	str	r2, [sp, #24]
 80093dc:	47b8      	blx	r7
 80093de:	3001      	adds	r0, #1
 80093e0:	f43f ae9e 	beq.w	8009120 <_printf_float+0x98>
 80093e4:	9b07      	ldr	r3, [sp, #28]
 80093e6:	9a06      	ldr	r2, [sp, #24]
 80093e8:	3301      	adds	r3, #1
 80093ea:	9307      	str	r3, [sp, #28]
 80093ec:	e7b9      	b.n	8009362 <_printf_float+0x2da>
 80093ee:	9b05      	ldr	r3, [sp, #20]
 80093f0:	465a      	mov	r2, fp
 80093f2:	4631      	mov	r1, r6
 80093f4:	4628      	mov	r0, r5
 80093f6:	47b8      	blx	r7
 80093f8:	3001      	adds	r0, #1
 80093fa:	d1bf      	bne.n	800937c <_printf_float+0x2f4>
 80093fc:	e690      	b.n	8009120 <_printf_float+0x98>
 80093fe:	9a06      	ldr	r2, [sp, #24]
 8009400:	464b      	mov	r3, r9
 8009402:	4442      	add	r2, r8
 8009404:	4631      	mov	r1, r6
 8009406:	4628      	mov	r0, r5
 8009408:	47b8      	blx	r7
 800940a:	3001      	adds	r0, #1
 800940c:	d1c2      	bne.n	8009394 <_printf_float+0x30c>
 800940e:	e687      	b.n	8009120 <_printf_float+0x98>
 8009410:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8009414:	f1b9 0f01 	cmp.w	r9, #1
 8009418:	dc01      	bgt.n	800941e <_printf_float+0x396>
 800941a:	07db      	lsls	r3, r3, #31
 800941c:	d536      	bpl.n	800948c <_printf_float+0x404>
 800941e:	2301      	movs	r3, #1
 8009420:	4642      	mov	r2, r8
 8009422:	4631      	mov	r1, r6
 8009424:	4628      	mov	r0, r5
 8009426:	47b8      	blx	r7
 8009428:	3001      	adds	r0, #1
 800942a:	f43f ae79 	beq.w	8009120 <_printf_float+0x98>
 800942e:	9b05      	ldr	r3, [sp, #20]
 8009430:	465a      	mov	r2, fp
 8009432:	4631      	mov	r1, r6
 8009434:	4628      	mov	r0, r5
 8009436:	47b8      	blx	r7
 8009438:	3001      	adds	r0, #1
 800943a:	f43f ae71 	beq.w	8009120 <_printf_float+0x98>
 800943e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009442:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800944a:	f109 39ff 	add.w	r9, r9, #4294967295
 800944e:	d018      	beq.n	8009482 <_printf_float+0x3fa>
 8009450:	464b      	mov	r3, r9
 8009452:	f108 0201 	add.w	r2, r8, #1
 8009456:	4631      	mov	r1, r6
 8009458:	4628      	mov	r0, r5
 800945a:	47b8      	blx	r7
 800945c:	3001      	adds	r0, #1
 800945e:	d10c      	bne.n	800947a <_printf_float+0x3f2>
 8009460:	e65e      	b.n	8009120 <_printf_float+0x98>
 8009462:	2301      	movs	r3, #1
 8009464:	465a      	mov	r2, fp
 8009466:	4631      	mov	r1, r6
 8009468:	4628      	mov	r0, r5
 800946a:	47b8      	blx	r7
 800946c:	3001      	adds	r0, #1
 800946e:	f43f ae57 	beq.w	8009120 <_printf_float+0x98>
 8009472:	f108 0801 	add.w	r8, r8, #1
 8009476:	45c8      	cmp	r8, r9
 8009478:	dbf3      	blt.n	8009462 <_printf_float+0x3da>
 800947a:	4653      	mov	r3, sl
 800947c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009480:	e6dc      	b.n	800923c <_printf_float+0x1b4>
 8009482:	f04f 0800 	mov.w	r8, #0
 8009486:	f104 0b1a 	add.w	fp, r4, #26
 800948a:	e7f4      	b.n	8009476 <_printf_float+0x3ee>
 800948c:	2301      	movs	r3, #1
 800948e:	4642      	mov	r2, r8
 8009490:	e7e1      	b.n	8009456 <_printf_float+0x3ce>
 8009492:	2301      	movs	r3, #1
 8009494:	464a      	mov	r2, r9
 8009496:	4631      	mov	r1, r6
 8009498:	4628      	mov	r0, r5
 800949a:	47b8      	blx	r7
 800949c:	3001      	adds	r0, #1
 800949e:	f43f ae3f 	beq.w	8009120 <_printf_float+0x98>
 80094a2:	f108 0801 	add.w	r8, r8, #1
 80094a6:	68e3      	ldr	r3, [r4, #12]
 80094a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80094aa:	1a5b      	subs	r3, r3, r1
 80094ac:	4543      	cmp	r3, r8
 80094ae:	dcf0      	bgt.n	8009492 <_printf_float+0x40a>
 80094b0:	e6f8      	b.n	80092a4 <_printf_float+0x21c>
 80094b2:	f04f 0800 	mov.w	r8, #0
 80094b6:	f104 0919 	add.w	r9, r4, #25
 80094ba:	e7f4      	b.n	80094a6 <_printf_float+0x41e>

080094bc <_printf_common>:
 80094bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094c0:	4616      	mov	r6, r2
 80094c2:	4698      	mov	r8, r3
 80094c4:	688a      	ldr	r2, [r1, #8]
 80094c6:	690b      	ldr	r3, [r1, #16]
 80094c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80094cc:	4293      	cmp	r3, r2
 80094ce:	bfb8      	it	lt
 80094d0:	4613      	movlt	r3, r2
 80094d2:	6033      	str	r3, [r6, #0]
 80094d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80094d8:	4607      	mov	r7, r0
 80094da:	460c      	mov	r4, r1
 80094dc:	b10a      	cbz	r2, 80094e2 <_printf_common+0x26>
 80094de:	3301      	adds	r3, #1
 80094e0:	6033      	str	r3, [r6, #0]
 80094e2:	6823      	ldr	r3, [r4, #0]
 80094e4:	0699      	lsls	r1, r3, #26
 80094e6:	bf42      	ittt	mi
 80094e8:	6833      	ldrmi	r3, [r6, #0]
 80094ea:	3302      	addmi	r3, #2
 80094ec:	6033      	strmi	r3, [r6, #0]
 80094ee:	6825      	ldr	r5, [r4, #0]
 80094f0:	f015 0506 	ands.w	r5, r5, #6
 80094f4:	d106      	bne.n	8009504 <_printf_common+0x48>
 80094f6:	f104 0a19 	add.w	sl, r4, #25
 80094fa:	68e3      	ldr	r3, [r4, #12]
 80094fc:	6832      	ldr	r2, [r6, #0]
 80094fe:	1a9b      	subs	r3, r3, r2
 8009500:	42ab      	cmp	r3, r5
 8009502:	dc26      	bgt.n	8009552 <_printf_common+0x96>
 8009504:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009508:	6822      	ldr	r2, [r4, #0]
 800950a:	3b00      	subs	r3, #0
 800950c:	bf18      	it	ne
 800950e:	2301      	movne	r3, #1
 8009510:	0692      	lsls	r2, r2, #26
 8009512:	d42b      	bmi.n	800956c <_printf_common+0xb0>
 8009514:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009518:	4641      	mov	r1, r8
 800951a:	4638      	mov	r0, r7
 800951c:	47c8      	blx	r9
 800951e:	3001      	adds	r0, #1
 8009520:	d01e      	beq.n	8009560 <_printf_common+0xa4>
 8009522:	6823      	ldr	r3, [r4, #0]
 8009524:	6922      	ldr	r2, [r4, #16]
 8009526:	f003 0306 	and.w	r3, r3, #6
 800952a:	2b04      	cmp	r3, #4
 800952c:	bf02      	ittt	eq
 800952e:	68e5      	ldreq	r5, [r4, #12]
 8009530:	6833      	ldreq	r3, [r6, #0]
 8009532:	1aed      	subeq	r5, r5, r3
 8009534:	68a3      	ldr	r3, [r4, #8]
 8009536:	bf0c      	ite	eq
 8009538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800953c:	2500      	movne	r5, #0
 800953e:	4293      	cmp	r3, r2
 8009540:	bfc4      	itt	gt
 8009542:	1a9b      	subgt	r3, r3, r2
 8009544:	18ed      	addgt	r5, r5, r3
 8009546:	2600      	movs	r6, #0
 8009548:	341a      	adds	r4, #26
 800954a:	42b5      	cmp	r5, r6
 800954c:	d11a      	bne.n	8009584 <_printf_common+0xc8>
 800954e:	2000      	movs	r0, #0
 8009550:	e008      	b.n	8009564 <_printf_common+0xa8>
 8009552:	2301      	movs	r3, #1
 8009554:	4652      	mov	r2, sl
 8009556:	4641      	mov	r1, r8
 8009558:	4638      	mov	r0, r7
 800955a:	47c8      	blx	r9
 800955c:	3001      	adds	r0, #1
 800955e:	d103      	bne.n	8009568 <_printf_common+0xac>
 8009560:	f04f 30ff 	mov.w	r0, #4294967295
 8009564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009568:	3501      	adds	r5, #1
 800956a:	e7c6      	b.n	80094fa <_printf_common+0x3e>
 800956c:	18e1      	adds	r1, r4, r3
 800956e:	1c5a      	adds	r2, r3, #1
 8009570:	2030      	movs	r0, #48	@ 0x30
 8009572:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009576:	4422      	add	r2, r4
 8009578:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800957c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009580:	3302      	adds	r3, #2
 8009582:	e7c7      	b.n	8009514 <_printf_common+0x58>
 8009584:	2301      	movs	r3, #1
 8009586:	4622      	mov	r2, r4
 8009588:	4641      	mov	r1, r8
 800958a:	4638      	mov	r0, r7
 800958c:	47c8      	blx	r9
 800958e:	3001      	adds	r0, #1
 8009590:	d0e6      	beq.n	8009560 <_printf_common+0xa4>
 8009592:	3601      	adds	r6, #1
 8009594:	e7d9      	b.n	800954a <_printf_common+0x8e>
	...

08009598 <_printf_i>:
 8009598:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800959c:	7e0f      	ldrb	r7, [r1, #24]
 800959e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095a0:	2f78      	cmp	r7, #120	@ 0x78
 80095a2:	4691      	mov	r9, r2
 80095a4:	4680      	mov	r8, r0
 80095a6:	460c      	mov	r4, r1
 80095a8:	469a      	mov	sl, r3
 80095aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095ae:	d807      	bhi.n	80095c0 <_printf_i+0x28>
 80095b0:	2f62      	cmp	r7, #98	@ 0x62
 80095b2:	d80a      	bhi.n	80095ca <_printf_i+0x32>
 80095b4:	2f00      	cmp	r7, #0
 80095b6:	f000 80d1 	beq.w	800975c <_printf_i+0x1c4>
 80095ba:	2f58      	cmp	r7, #88	@ 0x58
 80095bc:	f000 80b8 	beq.w	8009730 <_printf_i+0x198>
 80095c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80095c8:	e03a      	b.n	8009640 <_printf_i+0xa8>
 80095ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80095ce:	2b15      	cmp	r3, #21
 80095d0:	d8f6      	bhi.n	80095c0 <_printf_i+0x28>
 80095d2:	a101      	add	r1, pc, #4	@ (adr r1, 80095d8 <_printf_i+0x40>)
 80095d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095d8:	08009631 	.word	0x08009631
 80095dc:	08009645 	.word	0x08009645
 80095e0:	080095c1 	.word	0x080095c1
 80095e4:	080095c1 	.word	0x080095c1
 80095e8:	080095c1 	.word	0x080095c1
 80095ec:	080095c1 	.word	0x080095c1
 80095f0:	08009645 	.word	0x08009645
 80095f4:	080095c1 	.word	0x080095c1
 80095f8:	080095c1 	.word	0x080095c1
 80095fc:	080095c1 	.word	0x080095c1
 8009600:	080095c1 	.word	0x080095c1
 8009604:	08009743 	.word	0x08009743
 8009608:	0800966f 	.word	0x0800966f
 800960c:	080096fd 	.word	0x080096fd
 8009610:	080095c1 	.word	0x080095c1
 8009614:	080095c1 	.word	0x080095c1
 8009618:	08009765 	.word	0x08009765
 800961c:	080095c1 	.word	0x080095c1
 8009620:	0800966f 	.word	0x0800966f
 8009624:	080095c1 	.word	0x080095c1
 8009628:	080095c1 	.word	0x080095c1
 800962c:	08009705 	.word	0x08009705
 8009630:	6833      	ldr	r3, [r6, #0]
 8009632:	1d1a      	adds	r2, r3, #4
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	6032      	str	r2, [r6, #0]
 8009638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800963c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009640:	2301      	movs	r3, #1
 8009642:	e09c      	b.n	800977e <_printf_i+0x1e6>
 8009644:	6833      	ldr	r3, [r6, #0]
 8009646:	6820      	ldr	r0, [r4, #0]
 8009648:	1d19      	adds	r1, r3, #4
 800964a:	6031      	str	r1, [r6, #0]
 800964c:	0606      	lsls	r6, r0, #24
 800964e:	d501      	bpl.n	8009654 <_printf_i+0xbc>
 8009650:	681d      	ldr	r5, [r3, #0]
 8009652:	e003      	b.n	800965c <_printf_i+0xc4>
 8009654:	0645      	lsls	r5, r0, #25
 8009656:	d5fb      	bpl.n	8009650 <_printf_i+0xb8>
 8009658:	f9b3 5000 	ldrsh.w	r5, [r3]
 800965c:	2d00      	cmp	r5, #0
 800965e:	da03      	bge.n	8009668 <_printf_i+0xd0>
 8009660:	232d      	movs	r3, #45	@ 0x2d
 8009662:	426d      	negs	r5, r5
 8009664:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009668:	4858      	ldr	r0, [pc, #352]	@ (80097cc <_printf_i+0x234>)
 800966a:	230a      	movs	r3, #10
 800966c:	e011      	b.n	8009692 <_printf_i+0xfa>
 800966e:	6821      	ldr	r1, [r4, #0]
 8009670:	6833      	ldr	r3, [r6, #0]
 8009672:	0608      	lsls	r0, r1, #24
 8009674:	f853 5b04 	ldr.w	r5, [r3], #4
 8009678:	d402      	bmi.n	8009680 <_printf_i+0xe8>
 800967a:	0649      	lsls	r1, r1, #25
 800967c:	bf48      	it	mi
 800967e:	b2ad      	uxthmi	r5, r5
 8009680:	2f6f      	cmp	r7, #111	@ 0x6f
 8009682:	4852      	ldr	r0, [pc, #328]	@ (80097cc <_printf_i+0x234>)
 8009684:	6033      	str	r3, [r6, #0]
 8009686:	bf14      	ite	ne
 8009688:	230a      	movne	r3, #10
 800968a:	2308      	moveq	r3, #8
 800968c:	2100      	movs	r1, #0
 800968e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009692:	6866      	ldr	r6, [r4, #4]
 8009694:	60a6      	str	r6, [r4, #8]
 8009696:	2e00      	cmp	r6, #0
 8009698:	db05      	blt.n	80096a6 <_printf_i+0x10e>
 800969a:	6821      	ldr	r1, [r4, #0]
 800969c:	432e      	orrs	r6, r5
 800969e:	f021 0104 	bic.w	r1, r1, #4
 80096a2:	6021      	str	r1, [r4, #0]
 80096a4:	d04b      	beq.n	800973e <_printf_i+0x1a6>
 80096a6:	4616      	mov	r6, r2
 80096a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80096ac:	fb03 5711 	mls	r7, r3, r1, r5
 80096b0:	5dc7      	ldrb	r7, [r0, r7]
 80096b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096b6:	462f      	mov	r7, r5
 80096b8:	42bb      	cmp	r3, r7
 80096ba:	460d      	mov	r5, r1
 80096bc:	d9f4      	bls.n	80096a8 <_printf_i+0x110>
 80096be:	2b08      	cmp	r3, #8
 80096c0:	d10b      	bne.n	80096da <_printf_i+0x142>
 80096c2:	6823      	ldr	r3, [r4, #0]
 80096c4:	07df      	lsls	r7, r3, #31
 80096c6:	d508      	bpl.n	80096da <_printf_i+0x142>
 80096c8:	6923      	ldr	r3, [r4, #16]
 80096ca:	6861      	ldr	r1, [r4, #4]
 80096cc:	4299      	cmp	r1, r3
 80096ce:	bfde      	ittt	le
 80096d0:	2330      	movle	r3, #48	@ 0x30
 80096d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80096d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80096da:	1b92      	subs	r2, r2, r6
 80096dc:	6122      	str	r2, [r4, #16]
 80096de:	f8cd a000 	str.w	sl, [sp]
 80096e2:	464b      	mov	r3, r9
 80096e4:	aa03      	add	r2, sp, #12
 80096e6:	4621      	mov	r1, r4
 80096e8:	4640      	mov	r0, r8
 80096ea:	f7ff fee7 	bl	80094bc <_printf_common>
 80096ee:	3001      	adds	r0, #1
 80096f0:	d14a      	bne.n	8009788 <_printf_i+0x1f0>
 80096f2:	f04f 30ff 	mov.w	r0, #4294967295
 80096f6:	b004      	add	sp, #16
 80096f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096fc:	6823      	ldr	r3, [r4, #0]
 80096fe:	f043 0320 	orr.w	r3, r3, #32
 8009702:	6023      	str	r3, [r4, #0]
 8009704:	4832      	ldr	r0, [pc, #200]	@ (80097d0 <_printf_i+0x238>)
 8009706:	2778      	movs	r7, #120	@ 0x78
 8009708:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800970c:	6823      	ldr	r3, [r4, #0]
 800970e:	6831      	ldr	r1, [r6, #0]
 8009710:	061f      	lsls	r7, r3, #24
 8009712:	f851 5b04 	ldr.w	r5, [r1], #4
 8009716:	d402      	bmi.n	800971e <_printf_i+0x186>
 8009718:	065f      	lsls	r7, r3, #25
 800971a:	bf48      	it	mi
 800971c:	b2ad      	uxthmi	r5, r5
 800971e:	6031      	str	r1, [r6, #0]
 8009720:	07d9      	lsls	r1, r3, #31
 8009722:	bf44      	itt	mi
 8009724:	f043 0320 	orrmi.w	r3, r3, #32
 8009728:	6023      	strmi	r3, [r4, #0]
 800972a:	b11d      	cbz	r5, 8009734 <_printf_i+0x19c>
 800972c:	2310      	movs	r3, #16
 800972e:	e7ad      	b.n	800968c <_printf_i+0xf4>
 8009730:	4826      	ldr	r0, [pc, #152]	@ (80097cc <_printf_i+0x234>)
 8009732:	e7e9      	b.n	8009708 <_printf_i+0x170>
 8009734:	6823      	ldr	r3, [r4, #0]
 8009736:	f023 0320 	bic.w	r3, r3, #32
 800973a:	6023      	str	r3, [r4, #0]
 800973c:	e7f6      	b.n	800972c <_printf_i+0x194>
 800973e:	4616      	mov	r6, r2
 8009740:	e7bd      	b.n	80096be <_printf_i+0x126>
 8009742:	6833      	ldr	r3, [r6, #0]
 8009744:	6825      	ldr	r5, [r4, #0]
 8009746:	6961      	ldr	r1, [r4, #20]
 8009748:	1d18      	adds	r0, r3, #4
 800974a:	6030      	str	r0, [r6, #0]
 800974c:	062e      	lsls	r6, r5, #24
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	d501      	bpl.n	8009756 <_printf_i+0x1be>
 8009752:	6019      	str	r1, [r3, #0]
 8009754:	e002      	b.n	800975c <_printf_i+0x1c4>
 8009756:	0668      	lsls	r0, r5, #25
 8009758:	d5fb      	bpl.n	8009752 <_printf_i+0x1ba>
 800975a:	8019      	strh	r1, [r3, #0]
 800975c:	2300      	movs	r3, #0
 800975e:	6123      	str	r3, [r4, #16]
 8009760:	4616      	mov	r6, r2
 8009762:	e7bc      	b.n	80096de <_printf_i+0x146>
 8009764:	6833      	ldr	r3, [r6, #0]
 8009766:	1d1a      	adds	r2, r3, #4
 8009768:	6032      	str	r2, [r6, #0]
 800976a:	681e      	ldr	r6, [r3, #0]
 800976c:	6862      	ldr	r2, [r4, #4]
 800976e:	2100      	movs	r1, #0
 8009770:	4630      	mov	r0, r6
 8009772:	f7f6 fdb5 	bl	80002e0 <memchr>
 8009776:	b108      	cbz	r0, 800977c <_printf_i+0x1e4>
 8009778:	1b80      	subs	r0, r0, r6
 800977a:	6060      	str	r0, [r4, #4]
 800977c:	6863      	ldr	r3, [r4, #4]
 800977e:	6123      	str	r3, [r4, #16]
 8009780:	2300      	movs	r3, #0
 8009782:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009786:	e7aa      	b.n	80096de <_printf_i+0x146>
 8009788:	6923      	ldr	r3, [r4, #16]
 800978a:	4632      	mov	r2, r6
 800978c:	4649      	mov	r1, r9
 800978e:	4640      	mov	r0, r8
 8009790:	47d0      	blx	sl
 8009792:	3001      	adds	r0, #1
 8009794:	d0ad      	beq.n	80096f2 <_printf_i+0x15a>
 8009796:	6823      	ldr	r3, [r4, #0]
 8009798:	079b      	lsls	r3, r3, #30
 800979a:	d413      	bmi.n	80097c4 <_printf_i+0x22c>
 800979c:	68e0      	ldr	r0, [r4, #12]
 800979e:	9b03      	ldr	r3, [sp, #12]
 80097a0:	4298      	cmp	r0, r3
 80097a2:	bfb8      	it	lt
 80097a4:	4618      	movlt	r0, r3
 80097a6:	e7a6      	b.n	80096f6 <_printf_i+0x15e>
 80097a8:	2301      	movs	r3, #1
 80097aa:	4632      	mov	r2, r6
 80097ac:	4649      	mov	r1, r9
 80097ae:	4640      	mov	r0, r8
 80097b0:	47d0      	blx	sl
 80097b2:	3001      	adds	r0, #1
 80097b4:	d09d      	beq.n	80096f2 <_printf_i+0x15a>
 80097b6:	3501      	adds	r5, #1
 80097b8:	68e3      	ldr	r3, [r4, #12]
 80097ba:	9903      	ldr	r1, [sp, #12]
 80097bc:	1a5b      	subs	r3, r3, r1
 80097be:	42ab      	cmp	r3, r5
 80097c0:	dcf2      	bgt.n	80097a8 <_printf_i+0x210>
 80097c2:	e7eb      	b.n	800979c <_printf_i+0x204>
 80097c4:	2500      	movs	r5, #0
 80097c6:	f104 0619 	add.w	r6, r4, #25
 80097ca:	e7f5      	b.n	80097b8 <_printf_i+0x220>
 80097cc:	0800bb6e 	.word	0x0800bb6e
 80097d0:	0800bb7f 	.word	0x0800bb7f

080097d4 <std>:
 80097d4:	2300      	movs	r3, #0
 80097d6:	b510      	push	{r4, lr}
 80097d8:	4604      	mov	r4, r0
 80097da:	e9c0 3300 	strd	r3, r3, [r0]
 80097de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097e2:	6083      	str	r3, [r0, #8]
 80097e4:	8181      	strh	r1, [r0, #12]
 80097e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80097e8:	81c2      	strh	r2, [r0, #14]
 80097ea:	6183      	str	r3, [r0, #24]
 80097ec:	4619      	mov	r1, r3
 80097ee:	2208      	movs	r2, #8
 80097f0:	305c      	adds	r0, #92	@ 0x5c
 80097f2:	f000 f906 	bl	8009a02 <memset>
 80097f6:	4b0d      	ldr	r3, [pc, #52]	@ (800982c <std+0x58>)
 80097f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80097fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009830 <std+0x5c>)
 80097fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80097fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009834 <std+0x60>)
 8009800:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009802:	4b0d      	ldr	r3, [pc, #52]	@ (8009838 <std+0x64>)
 8009804:	6323      	str	r3, [r4, #48]	@ 0x30
 8009806:	4b0d      	ldr	r3, [pc, #52]	@ (800983c <std+0x68>)
 8009808:	6224      	str	r4, [r4, #32]
 800980a:	429c      	cmp	r4, r3
 800980c:	d006      	beq.n	800981c <std+0x48>
 800980e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009812:	4294      	cmp	r4, r2
 8009814:	d002      	beq.n	800981c <std+0x48>
 8009816:	33d0      	adds	r3, #208	@ 0xd0
 8009818:	429c      	cmp	r4, r3
 800981a:	d105      	bne.n	8009828 <std+0x54>
 800981c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009824:	f000 b96a 	b.w	8009afc <__retarget_lock_init_recursive>
 8009828:	bd10      	pop	{r4, pc}
 800982a:	bf00      	nop
 800982c:	0800997d 	.word	0x0800997d
 8009830:	0800999f 	.word	0x0800999f
 8009834:	080099d7 	.word	0x080099d7
 8009838:	080099fb 	.word	0x080099fb
 800983c:	24000550 	.word	0x24000550

08009840 <stdio_exit_handler>:
 8009840:	4a02      	ldr	r2, [pc, #8]	@ (800984c <stdio_exit_handler+0xc>)
 8009842:	4903      	ldr	r1, [pc, #12]	@ (8009850 <stdio_exit_handler+0x10>)
 8009844:	4803      	ldr	r0, [pc, #12]	@ (8009854 <stdio_exit_handler+0x14>)
 8009846:	f000 b869 	b.w	800991c <_fwalk_sglue>
 800984a:	bf00      	nop
 800984c:	240000b0 	.word	0x240000b0
 8009850:	0800b36d 	.word	0x0800b36d
 8009854:	240000c0 	.word	0x240000c0

08009858 <cleanup_stdio>:
 8009858:	6841      	ldr	r1, [r0, #4]
 800985a:	4b0c      	ldr	r3, [pc, #48]	@ (800988c <cleanup_stdio+0x34>)
 800985c:	4299      	cmp	r1, r3
 800985e:	b510      	push	{r4, lr}
 8009860:	4604      	mov	r4, r0
 8009862:	d001      	beq.n	8009868 <cleanup_stdio+0x10>
 8009864:	f001 fd82 	bl	800b36c <_fflush_r>
 8009868:	68a1      	ldr	r1, [r4, #8]
 800986a:	4b09      	ldr	r3, [pc, #36]	@ (8009890 <cleanup_stdio+0x38>)
 800986c:	4299      	cmp	r1, r3
 800986e:	d002      	beq.n	8009876 <cleanup_stdio+0x1e>
 8009870:	4620      	mov	r0, r4
 8009872:	f001 fd7b 	bl	800b36c <_fflush_r>
 8009876:	68e1      	ldr	r1, [r4, #12]
 8009878:	4b06      	ldr	r3, [pc, #24]	@ (8009894 <cleanup_stdio+0x3c>)
 800987a:	4299      	cmp	r1, r3
 800987c:	d004      	beq.n	8009888 <cleanup_stdio+0x30>
 800987e:	4620      	mov	r0, r4
 8009880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009884:	f001 bd72 	b.w	800b36c <_fflush_r>
 8009888:	bd10      	pop	{r4, pc}
 800988a:	bf00      	nop
 800988c:	24000550 	.word	0x24000550
 8009890:	240005b8 	.word	0x240005b8
 8009894:	24000620 	.word	0x24000620

08009898 <global_stdio_init.part.0>:
 8009898:	b510      	push	{r4, lr}
 800989a:	4b0b      	ldr	r3, [pc, #44]	@ (80098c8 <global_stdio_init.part.0+0x30>)
 800989c:	4c0b      	ldr	r4, [pc, #44]	@ (80098cc <global_stdio_init.part.0+0x34>)
 800989e:	4a0c      	ldr	r2, [pc, #48]	@ (80098d0 <global_stdio_init.part.0+0x38>)
 80098a0:	601a      	str	r2, [r3, #0]
 80098a2:	4620      	mov	r0, r4
 80098a4:	2200      	movs	r2, #0
 80098a6:	2104      	movs	r1, #4
 80098a8:	f7ff ff94 	bl	80097d4 <std>
 80098ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80098b0:	2201      	movs	r2, #1
 80098b2:	2109      	movs	r1, #9
 80098b4:	f7ff ff8e 	bl	80097d4 <std>
 80098b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80098bc:	2202      	movs	r2, #2
 80098be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098c2:	2112      	movs	r1, #18
 80098c4:	f7ff bf86 	b.w	80097d4 <std>
 80098c8:	24000688 	.word	0x24000688
 80098cc:	24000550 	.word	0x24000550
 80098d0:	08009841 	.word	0x08009841

080098d4 <__sfp_lock_acquire>:
 80098d4:	4801      	ldr	r0, [pc, #4]	@ (80098dc <__sfp_lock_acquire+0x8>)
 80098d6:	f000 b912 	b.w	8009afe <__retarget_lock_acquire_recursive>
 80098da:	bf00      	nop
 80098dc:	24000691 	.word	0x24000691

080098e0 <__sfp_lock_release>:
 80098e0:	4801      	ldr	r0, [pc, #4]	@ (80098e8 <__sfp_lock_release+0x8>)
 80098e2:	f000 b90d 	b.w	8009b00 <__retarget_lock_release_recursive>
 80098e6:	bf00      	nop
 80098e8:	24000691 	.word	0x24000691

080098ec <__sinit>:
 80098ec:	b510      	push	{r4, lr}
 80098ee:	4604      	mov	r4, r0
 80098f0:	f7ff fff0 	bl	80098d4 <__sfp_lock_acquire>
 80098f4:	6a23      	ldr	r3, [r4, #32]
 80098f6:	b11b      	cbz	r3, 8009900 <__sinit+0x14>
 80098f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098fc:	f7ff bff0 	b.w	80098e0 <__sfp_lock_release>
 8009900:	4b04      	ldr	r3, [pc, #16]	@ (8009914 <__sinit+0x28>)
 8009902:	6223      	str	r3, [r4, #32]
 8009904:	4b04      	ldr	r3, [pc, #16]	@ (8009918 <__sinit+0x2c>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d1f5      	bne.n	80098f8 <__sinit+0xc>
 800990c:	f7ff ffc4 	bl	8009898 <global_stdio_init.part.0>
 8009910:	e7f2      	b.n	80098f8 <__sinit+0xc>
 8009912:	bf00      	nop
 8009914:	08009859 	.word	0x08009859
 8009918:	24000688 	.word	0x24000688

0800991c <_fwalk_sglue>:
 800991c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009920:	4607      	mov	r7, r0
 8009922:	4688      	mov	r8, r1
 8009924:	4614      	mov	r4, r2
 8009926:	2600      	movs	r6, #0
 8009928:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800992c:	f1b9 0901 	subs.w	r9, r9, #1
 8009930:	d505      	bpl.n	800993e <_fwalk_sglue+0x22>
 8009932:	6824      	ldr	r4, [r4, #0]
 8009934:	2c00      	cmp	r4, #0
 8009936:	d1f7      	bne.n	8009928 <_fwalk_sglue+0xc>
 8009938:	4630      	mov	r0, r6
 800993a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800993e:	89ab      	ldrh	r3, [r5, #12]
 8009940:	2b01      	cmp	r3, #1
 8009942:	d907      	bls.n	8009954 <_fwalk_sglue+0x38>
 8009944:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009948:	3301      	adds	r3, #1
 800994a:	d003      	beq.n	8009954 <_fwalk_sglue+0x38>
 800994c:	4629      	mov	r1, r5
 800994e:	4638      	mov	r0, r7
 8009950:	47c0      	blx	r8
 8009952:	4306      	orrs	r6, r0
 8009954:	3568      	adds	r5, #104	@ 0x68
 8009956:	e7e9      	b.n	800992c <_fwalk_sglue+0x10>

08009958 <iprintf>:
 8009958:	b40f      	push	{r0, r1, r2, r3}
 800995a:	b507      	push	{r0, r1, r2, lr}
 800995c:	4906      	ldr	r1, [pc, #24]	@ (8009978 <iprintf+0x20>)
 800995e:	ab04      	add	r3, sp, #16
 8009960:	6808      	ldr	r0, [r1, #0]
 8009962:	f853 2b04 	ldr.w	r2, [r3], #4
 8009966:	6881      	ldr	r1, [r0, #8]
 8009968:	9301      	str	r3, [sp, #4]
 800996a:	f001 fb63 	bl	800b034 <_vfiprintf_r>
 800996e:	b003      	add	sp, #12
 8009970:	f85d eb04 	ldr.w	lr, [sp], #4
 8009974:	b004      	add	sp, #16
 8009976:	4770      	bx	lr
 8009978:	240000bc 	.word	0x240000bc

0800997c <__sread>:
 800997c:	b510      	push	{r4, lr}
 800997e:	460c      	mov	r4, r1
 8009980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009984:	f000 f86c 	bl	8009a60 <_read_r>
 8009988:	2800      	cmp	r0, #0
 800998a:	bfab      	itete	ge
 800998c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800998e:	89a3      	ldrhlt	r3, [r4, #12]
 8009990:	181b      	addge	r3, r3, r0
 8009992:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009996:	bfac      	ite	ge
 8009998:	6563      	strge	r3, [r4, #84]	@ 0x54
 800999a:	81a3      	strhlt	r3, [r4, #12]
 800999c:	bd10      	pop	{r4, pc}

0800999e <__swrite>:
 800999e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099a2:	461f      	mov	r7, r3
 80099a4:	898b      	ldrh	r3, [r1, #12]
 80099a6:	05db      	lsls	r3, r3, #23
 80099a8:	4605      	mov	r5, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	4616      	mov	r6, r2
 80099ae:	d505      	bpl.n	80099bc <__swrite+0x1e>
 80099b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b4:	2302      	movs	r3, #2
 80099b6:	2200      	movs	r2, #0
 80099b8:	f000 f840 	bl	8009a3c <_lseek_r>
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80099c6:	81a3      	strh	r3, [r4, #12]
 80099c8:	4632      	mov	r2, r6
 80099ca:	463b      	mov	r3, r7
 80099cc:	4628      	mov	r0, r5
 80099ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099d2:	f000 b857 	b.w	8009a84 <_write_r>

080099d6 <__sseek>:
 80099d6:	b510      	push	{r4, lr}
 80099d8:	460c      	mov	r4, r1
 80099da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099de:	f000 f82d 	bl	8009a3c <_lseek_r>
 80099e2:	1c43      	adds	r3, r0, #1
 80099e4:	89a3      	ldrh	r3, [r4, #12]
 80099e6:	bf15      	itete	ne
 80099e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80099ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80099ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099f2:	81a3      	strheq	r3, [r4, #12]
 80099f4:	bf18      	it	ne
 80099f6:	81a3      	strhne	r3, [r4, #12]
 80099f8:	bd10      	pop	{r4, pc}

080099fa <__sclose>:
 80099fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099fe:	f000 b80d 	b.w	8009a1c <_close_r>

08009a02 <memset>:
 8009a02:	4402      	add	r2, r0
 8009a04:	4603      	mov	r3, r0
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d100      	bne.n	8009a0c <memset+0xa>
 8009a0a:	4770      	bx	lr
 8009a0c:	f803 1b01 	strb.w	r1, [r3], #1
 8009a10:	e7f9      	b.n	8009a06 <memset+0x4>
	...

08009a14 <_localeconv_r>:
 8009a14:	4800      	ldr	r0, [pc, #0]	@ (8009a18 <_localeconv_r+0x4>)
 8009a16:	4770      	bx	lr
 8009a18:	240001fc 	.word	0x240001fc

08009a1c <_close_r>:
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	4d06      	ldr	r5, [pc, #24]	@ (8009a38 <_close_r+0x1c>)
 8009a20:	2300      	movs	r3, #0
 8009a22:	4604      	mov	r4, r0
 8009a24:	4608      	mov	r0, r1
 8009a26:	602b      	str	r3, [r5, #0]
 8009a28:	f7f8 f828 	bl	8001a7c <_close>
 8009a2c:	1c43      	adds	r3, r0, #1
 8009a2e:	d102      	bne.n	8009a36 <_close_r+0x1a>
 8009a30:	682b      	ldr	r3, [r5, #0]
 8009a32:	b103      	cbz	r3, 8009a36 <_close_r+0x1a>
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	bd38      	pop	{r3, r4, r5, pc}
 8009a38:	2400068c 	.word	0x2400068c

08009a3c <_lseek_r>:
 8009a3c:	b538      	push	{r3, r4, r5, lr}
 8009a3e:	4d07      	ldr	r5, [pc, #28]	@ (8009a5c <_lseek_r+0x20>)
 8009a40:	4604      	mov	r4, r0
 8009a42:	4608      	mov	r0, r1
 8009a44:	4611      	mov	r1, r2
 8009a46:	2200      	movs	r2, #0
 8009a48:	602a      	str	r2, [r5, #0]
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	f7f8 f83d 	bl	8001aca <_lseek>
 8009a50:	1c43      	adds	r3, r0, #1
 8009a52:	d102      	bne.n	8009a5a <_lseek_r+0x1e>
 8009a54:	682b      	ldr	r3, [r5, #0]
 8009a56:	b103      	cbz	r3, 8009a5a <_lseek_r+0x1e>
 8009a58:	6023      	str	r3, [r4, #0]
 8009a5a:	bd38      	pop	{r3, r4, r5, pc}
 8009a5c:	2400068c 	.word	0x2400068c

08009a60 <_read_r>:
 8009a60:	b538      	push	{r3, r4, r5, lr}
 8009a62:	4d07      	ldr	r5, [pc, #28]	@ (8009a80 <_read_r+0x20>)
 8009a64:	4604      	mov	r4, r0
 8009a66:	4608      	mov	r0, r1
 8009a68:	4611      	mov	r1, r2
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	602a      	str	r2, [r5, #0]
 8009a6e:	461a      	mov	r2, r3
 8009a70:	f7f7 ffcb 	bl	8001a0a <_read>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d102      	bne.n	8009a7e <_read_r+0x1e>
 8009a78:	682b      	ldr	r3, [r5, #0]
 8009a7a:	b103      	cbz	r3, 8009a7e <_read_r+0x1e>
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	2400068c 	.word	0x2400068c

08009a84 <_write_r>:
 8009a84:	b538      	push	{r3, r4, r5, lr}
 8009a86:	4d07      	ldr	r5, [pc, #28]	@ (8009aa4 <_write_r+0x20>)
 8009a88:	4604      	mov	r4, r0
 8009a8a:	4608      	mov	r0, r1
 8009a8c:	4611      	mov	r1, r2
 8009a8e:	2200      	movs	r2, #0
 8009a90:	602a      	str	r2, [r5, #0]
 8009a92:	461a      	mov	r2, r3
 8009a94:	f7f7 ffd6 	bl	8001a44 <_write>
 8009a98:	1c43      	adds	r3, r0, #1
 8009a9a:	d102      	bne.n	8009aa2 <_write_r+0x1e>
 8009a9c:	682b      	ldr	r3, [r5, #0]
 8009a9e:	b103      	cbz	r3, 8009aa2 <_write_r+0x1e>
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	bd38      	pop	{r3, r4, r5, pc}
 8009aa4:	2400068c 	.word	0x2400068c

08009aa8 <__errno>:
 8009aa8:	4b01      	ldr	r3, [pc, #4]	@ (8009ab0 <__errno+0x8>)
 8009aaa:	6818      	ldr	r0, [r3, #0]
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	240000bc 	.word	0x240000bc

08009ab4 <__libc_init_array>:
 8009ab4:	b570      	push	{r4, r5, r6, lr}
 8009ab6:	4d0d      	ldr	r5, [pc, #52]	@ (8009aec <__libc_init_array+0x38>)
 8009ab8:	4c0d      	ldr	r4, [pc, #52]	@ (8009af0 <__libc_init_array+0x3c>)
 8009aba:	1b64      	subs	r4, r4, r5
 8009abc:	10a4      	asrs	r4, r4, #2
 8009abe:	2600      	movs	r6, #0
 8009ac0:	42a6      	cmp	r6, r4
 8009ac2:	d109      	bne.n	8009ad8 <__libc_init_array+0x24>
 8009ac4:	4d0b      	ldr	r5, [pc, #44]	@ (8009af4 <__libc_init_array+0x40>)
 8009ac6:	4c0c      	ldr	r4, [pc, #48]	@ (8009af8 <__libc_init_array+0x44>)
 8009ac8:	f001 fe7e 	bl	800b7c8 <_init>
 8009acc:	1b64      	subs	r4, r4, r5
 8009ace:	10a4      	asrs	r4, r4, #2
 8009ad0:	2600      	movs	r6, #0
 8009ad2:	42a6      	cmp	r6, r4
 8009ad4:	d105      	bne.n	8009ae2 <__libc_init_array+0x2e>
 8009ad6:	bd70      	pop	{r4, r5, r6, pc}
 8009ad8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009adc:	4798      	blx	r3
 8009ade:	3601      	adds	r6, #1
 8009ae0:	e7ee      	b.n	8009ac0 <__libc_init_array+0xc>
 8009ae2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ae6:	4798      	blx	r3
 8009ae8:	3601      	adds	r6, #1
 8009aea:	e7f2      	b.n	8009ad2 <__libc_init_array+0x1e>
 8009aec:	0800bedc 	.word	0x0800bedc
 8009af0:	0800bedc 	.word	0x0800bedc
 8009af4:	0800bedc 	.word	0x0800bedc
 8009af8:	0800bee0 	.word	0x0800bee0

08009afc <__retarget_lock_init_recursive>:
 8009afc:	4770      	bx	lr

08009afe <__retarget_lock_acquire_recursive>:
 8009afe:	4770      	bx	lr

08009b00 <__retarget_lock_release_recursive>:
 8009b00:	4770      	bx	lr

08009b02 <memcpy>:
 8009b02:	440a      	add	r2, r1
 8009b04:	4291      	cmp	r1, r2
 8009b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b0a:	d100      	bne.n	8009b0e <memcpy+0xc>
 8009b0c:	4770      	bx	lr
 8009b0e:	b510      	push	{r4, lr}
 8009b10:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b18:	4291      	cmp	r1, r2
 8009b1a:	d1f9      	bne.n	8009b10 <memcpy+0xe>
 8009b1c:	bd10      	pop	{r4, pc}

08009b1e <quorem>:
 8009b1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b22:	6903      	ldr	r3, [r0, #16]
 8009b24:	690c      	ldr	r4, [r1, #16]
 8009b26:	42a3      	cmp	r3, r4
 8009b28:	4607      	mov	r7, r0
 8009b2a:	db7e      	blt.n	8009c2a <quorem+0x10c>
 8009b2c:	3c01      	subs	r4, #1
 8009b2e:	f101 0814 	add.w	r8, r1, #20
 8009b32:	00a3      	lsls	r3, r4, #2
 8009b34:	f100 0514 	add.w	r5, r0, #20
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b3e:	9301      	str	r3, [sp, #4]
 8009b40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b48:	3301      	adds	r3, #1
 8009b4a:	429a      	cmp	r2, r3
 8009b4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b50:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b54:	d32e      	bcc.n	8009bb4 <quorem+0x96>
 8009b56:	f04f 0a00 	mov.w	sl, #0
 8009b5a:	46c4      	mov	ip, r8
 8009b5c:	46ae      	mov	lr, r5
 8009b5e:	46d3      	mov	fp, sl
 8009b60:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009b64:	b298      	uxth	r0, r3
 8009b66:	fb06 a000 	mla	r0, r6, r0, sl
 8009b6a:	0c02      	lsrs	r2, r0, #16
 8009b6c:	0c1b      	lsrs	r3, r3, #16
 8009b6e:	fb06 2303 	mla	r3, r6, r3, r2
 8009b72:	f8de 2000 	ldr.w	r2, [lr]
 8009b76:	b280      	uxth	r0, r0
 8009b78:	b292      	uxth	r2, r2
 8009b7a:	1a12      	subs	r2, r2, r0
 8009b7c:	445a      	add	r2, fp
 8009b7e:	f8de 0000 	ldr.w	r0, [lr]
 8009b82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009b8c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009b90:	b292      	uxth	r2, r2
 8009b92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009b96:	45e1      	cmp	r9, ip
 8009b98:	f84e 2b04 	str.w	r2, [lr], #4
 8009b9c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009ba0:	d2de      	bcs.n	8009b60 <quorem+0x42>
 8009ba2:	9b00      	ldr	r3, [sp, #0]
 8009ba4:	58eb      	ldr	r3, [r5, r3]
 8009ba6:	b92b      	cbnz	r3, 8009bb4 <quorem+0x96>
 8009ba8:	9b01      	ldr	r3, [sp, #4]
 8009baa:	3b04      	subs	r3, #4
 8009bac:	429d      	cmp	r5, r3
 8009bae:	461a      	mov	r2, r3
 8009bb0:	d32f      	bcc.n	8009c12 <quorem+0xf4>
 8009bb2:	613c      	str	r4, [r7, #16]
 8009bb4:	4638      	mov	r0, r7
 8009bb6:	f001 f90b 	bl	800add0 <__mcmp>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	db25      	blt.n	8009c0a <quorem+0xec>
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	f858 2b04 	ldr.w	r2, [r8], #4
 8009bc6:	f8d1 c000 	ldr.w	ip, [r1]
 8009bca:	fa1f fe82 	uxth.w	lr, r2
 8009bce:	fa1f f38c 	uxth.w	r3, ip
 8009bd2:	eba3 030e 	sub.w	r3, r3, lr
 8009bd6:	4403      	add	r3, r0
 8009bd8:	0c12      	lsrs	r2, r2, #16
 8009bda:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009bde:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009be8:	45c1      	cmp	r9, r8
 8009bea:	f841 3b04 	str.w	r3, [r1], #4
 8009bee:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009bf2:	d2e6      	bcs.n	8009bc2 <quorem+0xa4>
 8009bf4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bf8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009bfc:	b922      	cbnz	r2, 8009c08 <quorem+0xea>
 8009bfe:	3b04      	subs	r3, #4
 8009c00:	429d      	cmp	r5, r3
 8009c02:	461a      	mov	r2, r3
 8009c04:	d30b      	bcc.n	8009c1e <quorem+0x100>
 8009c06:	613c      	str	r4, [r7, #16]
 8009c08:	3601      	adds	r6, #1
 8009c0a:	4630      	mov	r0, r6
 8009c0c:	b003      	add	sp, #12
 8009c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c12:	6812      	ldr	r2, [r2, #0]
 8009c14:	3b04      	subs	r3, #4
 8009c16:	2a00      	cmp	r2, #0
 8009c18:	d1cb      	bne.n	8009bb2 <quorem+0x94>
 8009c1a:	3c01      	subs	r4, #1
 8009c1c:	e7c6      	b.n	8009bac <quorem+0x8e>
 8009c1e:	6812      	ldr	r2, [r2, #0]
 8009c20:	3b04      	subs	r3, #4
 8009c22:	2a00      	cmp	r2, #0
 8009c24:	d1ef      	bne.n	8009c06 <quorem+0xe8>
 8009c26:	3c01      	subs	r4, #1
 8009c28:	e7ea      	b.n	8009c00 <quorem+0xe2>
 8009c2a:	2000      	movs	r0, #0
 8009c2c:	e7ee      	b.n	8009c0c <quorem+0xee>
	...

08009c30 <_dtoa_r>:
 8009c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	ed2d 8b02 	vpush	{d8}
 8009c38:	69c7      	ldr	r7, [r0, #28]
 8009c3a:	b091      	sub	sp, #68	@ 0x44
 8009c3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009c40:	ec55 4b10 	vmov	r4, r5, d0
 8009c44:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8009c46:	9107      	str	r1, [sp, #28]
 8009c48:	4681      	mov	r9, r0
 8009c4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c4c:	930d      	str	r3, [sp, #52]	@ 0x34
 8009c4e:	b97f      	cbnz	r7, 8009c70 <_dtoa_r+0x40>
 8009c50:	2010      	movs	r0, #16
 8009c52:	f000 fd95 	bl	800a780 <malloc>
 8009c56:	4602      	mov	r2, r0
 8009c58:	f8c9 001c 	str.w	r0, [r9, #28]
 8009c5c:	b920      	cbnz	r0, 8009c68 <_dtoa_r+0x38>
 8009c5e:	4ba0      	ldr	r3, [pc, #640]	@ (8009ee0 <_dtoa_r+0x2b0>)
 8009c60:	21ef      	movs	r1, #239	@ 0xef
 8009c62:	48a0      	ldr	r0, [pc, #640]	@ (8009ee4 <_dtoa_r+0x2b4>)
 8009c64:	f001 fc4e 	bl	800b504 <__assert_func>
 8009c68:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009c6c:	6007      	str	r7, [r0, #0]
 8009c6e:	60c7      	str	r7, [r0, #12]
 8009c70:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009c74:	6819      	ldr	r1, [r3, #0]
 8009c76:	b159      	cbz	r1, 8009c90 <_dtoa_r+0x60>
 8009c78:	685a      	ldr	r2, [r3, #4]
 8009c7a:	604a      	str	r2, [r1, #4]
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	4093      	lsls	r3, r2
 8009c80:	608b      	str	r3, [r1, #8]
 8009c82:	4648      	mov	r0, r9
 8009c84:	f000 fe72 	bl	800a96c <_Bfree>
 8009c88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	601a      	str	r2, [r3, #0]
 8009c90:	1e2b      	subs	r3, r5, #0
 8009c92:	bfbb      	ittet	lt
 8009c94:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009c98:	9303      	strlt	r3, [sp, #12]
 8009c9a:	2300      	movge	r3, #0
 8009c9c:	2201      	movlt	r2, #1
 8009c9e:	bfac      	ite	ge
 8009ca0:	6033      	strge	r3, [r6, #0]
 8009ca2:	6032      	strlt	r2, [r6, #0]
 8009ca4:	4b90      	ldr	r3, [pc, #576]	@ (8009ee8 <_dtoa_r+0x2b8>)
 8009ca6:	9e03      	ldr	r6, [sp, #12]
 8009ca8:	43b3      	bics	r3, r6
 8009caa:	d110      	bne.n	8009cce <_dtoa_r+0x9e>
 8009cac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009cae:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009cb2:	6013      	str	r3, [r2, #0]
 8009cb4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8009cb8:	4323      	orrs	r3, r4
 8009cba:	f000 84e6 	beq.w	800a68a <_dtoa_r+0xa5a>
 8009cbe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009cc0:	4f8a      	ldr	r7, [pc, #552]	@ (8009eec <_dtoa_r+0x2bc>)
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	f000 84e8 	beq.w	800a698 <_dtoa_r+0xa68>
 8009cc8:	1cfb      	adds	r3, r7, #3
 8009cca:	f000 bce3 	b.w	800a694 <_dtoa_r+0xa64>
 8009cce:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009cd2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cda:	d10a      	bne.n	8009cf2 <_dtoa_r+0xc2>
 8009cdc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009cde:	2301      	movs	r3, #1
 8009ce0:	6013      	str	r3, [r2, #0]
 8009ce2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009ce4:	b113      	cbz	r3, 8009cec <_dtoa_r+0xbc>
 8009ce6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009ce8:	4b81      	ldr	r3, [pc, #516]	@ (8009ef0 <_dtoa_r+0x2c0>)
 8009cea:	6013      	str	r3, [r2, #0]
 8009cec:	4f81      	ldr	r7, [pc, #516]	@ (8009ef4 <_dtoa_r+0x2c4>)
 8009cee:	f000 bcd3 	b.w	800a698 <_dtoa_r+0xa68>
 8009cf2:	aa0e      	add	r2, sp, #56	@ 0x38
 8009cf4:	a90f      	add	r1, sp, #60	@ 0x3c
 8009cf6:	4648      	mov	r0, r9
 8009cf8:	eeb0 0b48 	vmov.f64	d0, d8
 8009cfc:	f001 f918 	bl	800af30 <__d2b>
 8009d00:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8009d04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d06:	9001      	str	r0, [sp, #4]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d045      	beq.n	8009d98 <_dtoa_r+0x168>
 8009d0c:	eeb0 7b48 	vmov.f64	d7, d8
 8009d10:	ee18 1a90 	vmov	r1, s17
 8009d14:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009d18:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8009d1c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009d20:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009d24:	2500      	movs	r5, #0
 8009d26:	ee07 1a90 	vmov	s15, r1
 8009d2a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8009d2e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009ec8 <_dtoa_r+0x298>
 8009d32:	ee37 7b46 	vsub.f64	d7, d7, d6
 8009d36:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8009ed0 <_dtoa_r+0x2a0>
 8009d3a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009d3e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009ed8 <_dtoa_r+0x2a8>
 8009d42:	ee07 3a90 	vmov	s15, r3
 8009d46:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8009d4a:	eeb0 7b46 	vmov.f64	d7, d6
 8009d4e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8009d52:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8009d56:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8009d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d5e:	ee16 8a90 	vmov	r8, s13
 8009d62:	d508      	bpl.n	8009d76 <_dtoa_r+0x146>
 8009d64:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8009d68:	eeb4 6b47 	vcmp.f64	d6, d7
 8009d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d70:	bf18      	it	ne
 8009d72:	f108 38ff 	addne.w	r8, r8, #4294967295
 8009d76:	f1b8 0f16 	cmp.w	r8, #22
 8009d7a:	d82b      	bhi.n	8009dd4 <_dtoa_r+0x1a4>
 8009d7c:	495e      	ldr	r1, [pc, #376]	@ (8009ef8 <_dtoa_r+0x2c8>)
 8009d7e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8009d82:	ed91 7b00 	vldr	d7, [r1]
 8009d86:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d8e:	d501      	bpl.n	8009d94 <_dtoa_r+0x164>
 8009d90:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d94:	2100      	movs	r1, #0
 8009d96:	e01e      	b.n	8009dd6 <_dtoa_r+0x1a6>
 8009d98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d9a:	4413      	add	r3, r2
 8009d9c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8009da0:	2920      	cmp	r1, #32
 8009da2:	bfc1      	itttt	gt
 8009da4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8009da8:	408e      	lslgt	r6, r1
 8009daa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8009dae:	fa24 f101 	lsrgt.w	r1, r4, r1
 8009db2:	bfd6      	itet	le
 8009db4:	f1c1 0120 	rsble	r1, r1, #32
 8009db8:	4331      	orrgt	r1, r6
 8009dba:	fa04 f101 	lslle.w	r1, r4, r1
 8009dbe:	ee07 1a90 	vmov	s15, r1
 8009dc2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	ee17 1a90 	vmov	r1, s15
 8009dcc:	2501      	movs	r5, #1
 8009dce:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8009dd2:	e7a8      	b.n	8009d26 <_dtoa_r+0xf6>
 8009dd4:	2101      	movs	r1, #1
 8009dd6:	1ad2      	subs	r2, r2, r3
 8009dd8:	1e53      	subs	r3, r2, #1
 8009dda:	9306      	str	r3, [sp, #24]
 8009ddc:	bf45      	ittet	mi
 8009dde:	f1c2 0301 	rsbmi	r3, r2, #1
 8009de2:	9304      	strmi	r3, [sp, #16]
 8009de4:	2300      	movpl	r3, #0
 8009de6:	2300      	movmi	r3, #0
 8009de8:	bf4c      	ite	mi
 8009dea:	9306      	strmi	r3, [sp, #24]
 8009dec:	9304      	strpl	r3, [sp, #16]
 8009dee:	f1b8 0f00 	cmp.w	r8, #0
 8009df2:	910c      	str	r1, [sp, #48]	@ 0x30
 8009df4:	db18      	blt.n	8009e28 <_dtoa_r+0x1f8>
 8009df6:	9b06      	ldr	r3, [sp, #24]
 8009df8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009dfc:	4443      	add	r3, r8
 8009dfe:	9306      	str	r3, [sp, #24]
 8009e00:	2300      	movs	r3, #0
 8009e02:	9a07      	ldr	r2, [sp, #28]
 8009e04:	2a09      	cmp	r2, #9
 8009e06:	d845      	bhi.n	8009e94 <_dtoa_r+0x264>
 8009e08:	2a05      	cmp	r2, #5
 8009e0a:	bfc4      	itt	gt
 8009e0c:	3a04      	subgt	r2, #4
 8009e0e:	9207      	strgt	r2, [sp, #28]
 8009e10:	9a07      	ldr	r2, [sp, #28]
 8009e12:	f1a2 0202 	sub.w	r2, r2, #2
 8009e16:	bfcc      	ite	gt
 8009e18:	2400      	movgt	r4, #0
 8009e1a:	2401      	movle	r4, #1
 8009e1c:	2a03      	cmp	r2, #3
 8009e1e:	d844      	bhi.n	8009eaa <_dtoa_r+0x27a>
 8009e20:	e8df f002 	tbb	[pc, r2]
 8009e24:	0b173634 	.word	0x0b173634
 8009e28:	9b04      	ldr	r3, [sp, #16]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	eba3 0308 	sub.w	r3, r3, r8
 8009e30:	9304      	str	r3, [sp, #16]
 8009e32:	920a      	str	r2, [sp, #40]	@ 0x28
 8009e34:	f1c8 0300 	rsb	r3, r8, #0
 8009e38:	e7e3      	b.n	8009e02 <_dtoa_r+0x1d2>
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	9208      	str	r2, [sp, #32]
 8009e3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e40:	eb08 0b02 	add.w	fp, r8, r2
 8009e44:	f10b 0a01 	add.w	sl, fp, #1
 8009e48:	4652      	mov	r2, sl
 8009e4a:	2a01      	cmp	r2, #1
 8009e4c:	bfb8      	it	lt
 8009e4e:	2201      	movlt	r2, #1
 8009e50:	e006      	b.n	8009e60 <_dtoa_r+0x230>
 8009e52:	2201      	movs	r2, #1
 8009e54:	9208      	str	r2, [sp, #32]
 8009e56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e58:	2a00      	cmp	r2, #0
 8009e5a:	dd29      	ble.n	8009eb0 <_dtoa_r+0x280>
 8009e5c:	4693      	mov	fp, r2
 8009e5e:	4692      	mov	sl, r2
 8009e60:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8009e64:	2100      	movs	r1, #0
 8009e66:	2004      	movs	r0, #4
 8009e68:	f100 0614 	add.w	r6, r0, #20
 8009e6c:	4296      	cmp	r6, r2
 8009e6e:	d926      	bls.n	8009ebe <_dtoa_r+0x28e>
 8009e70:	6079      	str	r1, [r7, #4]
 8009e72:	4648      	mov	r0, r9
 8009e74:	9305      	str	r3, [sp, #20]
 8009e76:	f000 fd39 	bl	800a8ec <_Balloc>
 8009e7a:	9b05      	ldr	r3, [sp, #20]
 8009e7c:	4607      	mov	r7, r0
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	d13e      	bne.n	8009f00 <_dtoa_r+0x2d0>
 8009e82:	4b1e      	ldr	r3, [pc, #120]	@ (8009efc <_dtoa_r+0x2cc>)
 8009e84:	4602      	mov	r2, r0
 8009e86:	f240 11af 	movw	r1, #431	@ 0x1af
 8009e8a:	e6ea      	b.n	8009c62 <_dtoa_r+0x32>
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	e7e1      	b.n	8009e54 <_dtoa_r+0x224>
 8009e90:	2200      	movs	r2, #0
 8009e92:	e7d3      	b.n	8009e3c <_dtoa_r+0x20c>
 8009e94:	2401      	movs	r4, #1
 8009e96:	2200      	movs	r2, #0
 8009e98:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8009e9c:	f04f 3bff 	mov.w	fp, #4294967295
 8009ea0:	2100      	movs	r1, #0
 8009ea2:	46da      	mov	sl, fp
 8009ea4:	2212      	movs	r2, #18
 8009ea6:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ea8:	e7da      	b.n	8009e60 <_dtoa_r+0x230>
 8009eaa:	2201      	movs	r2, #1
 8009eac:	9208      	str	r2, [sp, #32]
 8009eae:	e7f5      	b.n	8009e9c <_dtoa_r+0x26c>
 8009eb0:	f04f 0b01 	mov.w	fp, #1
 8009eb4:	46da      	mov	sl, fp
 8009eb6:	465a      	mov	r2, fp
 8009eb8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8009ebc:	e7d0      	b.n	8009e60 <_dtoa_r+0x230>
 8009ebe:	3101      	adds	r1, #1
 8009ec0:	0040      	lsls	r0, r0, #1
 8009ec2:	e7d1      	b.n	8009e68 <_dtoa_r+0x238>
 8009ec4:	f3af 8000 	nop.w
 8009ec8:	636f4361 	.word	0x636f4361
 8009ecc:	3fd287a7 	.word	0x3fd287a7
 8009ed0:	8b60c8b3 	.word	0x8b60c8b3
 8009ed4:	3fc68a28 	.word	0x3fc68a28
 8009ed8:	509f79fb 	.word	0x509f79fb
 8009edc:	3fd34413 	.word	0x3fd34413
 8009ee0:	0800bb9d 	.word	0x0800bb9d
 8009ee4:	0800bbb4 	.word	0x0800bbb4
 8009ee8:	7ff00000 	.word	0x7ff00000
 8009eec:	0800bb99 	.word	0x0800bb99
 8009ef0:	0800bb6d 	.word	0x0800bb6d
 8009ef4:	0800bb6c 	.word	0x0800bb6c
 8009ef8:	0800bd08 	.word	0x0800bd08
 8009efc:	0800bc0c 	.word	0x0800bc0c
 8009f00:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8009f04:	f1ba 0f0e 	cmp.w	sl, #14
 8009f08:	6010      	str	r0, [r2, #0]
 8009f0a:	d86e      	bhi.n	8009fea <_dtoa_r+0x3ba>
 8009f0c:	2c00      	cmp	r4, #0
 8009f0e:	d06c      	beq.n	8009fea <_dtoa_r+0x3ba>
 8009f10:	f1b8 0f00 	cmp.w	r8, #0
 8009f14:	f340 80b4 	ble.w	800a080 <_dtoa_r+0x450>
 8009f18:	4ac8      	ldr	r2, [pc, #800]	@ (800a23c <_dtoa_r+0x60c>)
 8009f1a:	f008 010f 	and.w	r1, r8, #15
 8009f1e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009f22:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8009f26:	ed92 7b00 	vldr	d7, [r2]
 8009f2a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8009f2e:	f000 809b 	beq.w	800a068 <_dtoa_r+0x438>
 8009f32:	4ac3      	ldr	r2, [pc, #780]	@ (800a240 <_dtoa_r+0x610>)
 8009f34:	ed92 6b08 	vldr	d6, [r2, #32]
 8009f38:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8009f3c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009f40:	f001 010f 	and.w	r1, r1, #15
 8009f44:	2203      	movs	r2, #3
 8009f46:	48be      	ldr	r0, [pc, #760]	@ (800a240 <_dtoa_r+0x610>)
 8009f48:	2900      	cmp	r1, #0
 8009f4a:	f040 808f 	bne.w	800a06c <_dtoa_r+0x43c>
 8009f4e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009f52:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009f56:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009f5a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009f5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f60:	2900      	cmp	r1, #0
 8009f62:	f000 80b3 	beq.w	800a0cc <_dtoa_r+0x49c>
 8009f66:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8009f6a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f72:	f140 80ab 	bpl.w	800a0cc <_dtoa_r+0x49c>
 8009f76:	f1ba 0f00 	cmp.w	sl, #0
 8009f7a:	f000 80a7 	beq.w	800a0cc <_dtoa_r+0x49c>
 8009f7e:	f1bb 0f00 	cmp.w	fp, #0
 8009f82:	dd30      	ble.n	8009fe6 <_dtoa_r+0x3b6>
 8009f84:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009f88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009f8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009f90:	f108 31ff 	add.w	r1, r8, #4294967295
 8009f94:	9105      	str	r1, [sp, #20]
 8009f96:	3201      	adds	r2, #1
 8009f98:	465c      	mov	r4, fp
 8009f9a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009f9e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8009fa2:	ee07 2a90 	vmov	s15, r2
 8009fa6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009faa:	eea7 5b06 	vfma.f64	d5, d7, d6
 8009fae:	ee15 2a90 	vmov	r2, s11
 8009fb2:	ec51 0b15 	vmov	r0, r1, d5
 8009fb6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8009fba:	2c00      	cmp	r4, #0
 8009fbc:	f040 808a 	bne.w	800a0d4 <_dtoa_r+0x4a4>
 8009fc0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009fc4:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009fc8:	ec41 0b17 	vmov	d7, r0, r1
 8009fcc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd4:	f300 826a 	bgt.w	800a4ac <_dtoa_r+0x87c>
 8009fd8:	eeb1 7b47 	vneg.f64	d7, d7
 8009fdc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fe4:	d423      	bmi.n	800a02e <_dtoa_r+0x3fe>
 8009fe6:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009fea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009fec:	2a00      	cmp	r2, #0
 8009fee:	f2c0 8129 	blt.w	800a244 <_dtoa_r+0x614>
 8009ff2:	f1b8 0f0e 	cmp.w	r8, #14
 8009ff6:	f300 8125 	bgt.w	800a244 <_dtoa_r+0x614>
 8009ffa:	4b90      	ldr	r3, [pc, #576]	@ (800a23c <_dtoa_r+0x60c>)
 8009ffc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a000:	ed93 6b00 	vldr	d6, [r3]
 800a004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a006:	2b00      	cmp	r3, #0
 800a008:	f280 80c8 	bge.w	800a19c <_dtoa_r+0x56c>
 800a00c:	f1ba 0f00 	cmp.w	sl, #0
 800a010:	f300 80c4 	bgt.w	800a19c <_dtoa_r+0x56c>
 800a014:	d10b      	bne.n	800a02e <_dtoa_r+0x3fe>
 800a016:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800a01a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a01e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a022:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a02a:	f2c0 823c 	blt.w	800a4a6 <_dtoa_r+0x876>
 800a02e:	2400      	movs	r4, #0
 800a030:	4625      	mov	r5, r4
 800a032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a034:	43db      	mvns	r3, r3
 800a036:	9305      	str	r3, [sp, #20]
 800a038:	463e      	mov	r6, r7
 800a03a:	f04f 0800 	mov.w	r8, #0
 800a03e:	4621      	mov	r1, r4
 800a040:	4648      	mov	r0, r9
 800a042:	f000 fc93 	bl	800a96c <_Bfree>
 800a046:	2d00      	cmp	r5, #0
 800a048:	f000 80a2 	beq.w	800a190 <_dtoa_r+0x560>
 800a04c:	f1b8 0f00 	cmp.w	r8, #0
 800a050:	d005      	beq.n	800a05e <_dtoa_r+0x42e>
 800a052:	45a8      	cmp	r8, r5
 800a054:	d003      	beq.n	800a05e <_dtoa_r+0x42e>
 800a056:	4641      	mov	r1, r8
 800a058:	4648      	mov	r0, r9
 800a05a:	f000 fc87 	bl	800a96c <_Bfree>
 800a05e:	4629      	mov	r1, r5
 800a060:	4648      	mov	r0, r9
 800a062:	f000 fc83 	bl	800a96c <_Bfree>
 800a066:	e093      	b.n	800a190 <_dtoa_r+0x560>
 800a068:	2202      	movs	r2, #2
 800a06a:	e76c      	b.n	8009f46 <_dtoa_r+0x316>
 800a06c:	07cc      	lsls	r4, r1, #31
 800a06e:	d504      	bpl.n	800a07a <_dtoa_r+0x44a>
 800a070:	ed90 6b00 	vldr	d6, [r0]
 800a074:	3201      	adds	r2, #1
 800a076:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a07a:	1049      	asrs	r1, r1, #1
 800a07c:	3008      	adds	r0, #8
 800a07e:	e763      	b.n	8009f48 <_dtoa_r+0x318>
 800a080:	d022      	beq.n	800a0c8 <_dtoa_r+0x498>
 800a082:	f1c8 0100 	rsb	r1, r8, #0
 800a086:	4a6d      	ldr	r2, [pc, #436]	@ (800a23c <_dtoa_r+0x60c>)
 800a088:	f001 000f 	and.w	r0, r1, #15
 800a08c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a090:	ed92 7b00 	vldr	d7, [r2]
 800a094:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a098:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a09c:	4868      	ldr	r0, [pc, #416]	@ (800a240 <_dtoa_r+0x610>)
 800a09e:	1109      	asrs	r1, r1, #4
 800a0a0:	2400      	movs	r4, #0
 800a0a2:	2202      	movs	r2, #2
 800a0a4:	b929      	cbnz	r1, 800a0b2 <_dtoa_r+0x482>
 800a0a6:	2c00      	cmp	r4, #0
 800a0a8:	f43f af57 	beq.w	8009f5a <_dtoa_r+0x32a>
 800a0ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a0b0:	e753      	b.n	8009f5a <_dtoa_r+0x32a>
 800a0b2:	07ce      	lsls	r6, r1, #31
 800a0b4:	d505      	bpl.n	800a0c2 <_dtoa_r+0x492>
 800a0b6:	ed90 6b00 	vldr	d6, [r0]
 800a0ba:	3201      	adds	r2, #1
 800a0bc:	2401      	movs	r4, #1
 800a0be:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a0c2:	1049      	asrs	r1, r1, #1
 800a0c4:	3008      	adds	r0, #8
 800a0c6:	e7ed      	b.n	800a0a4 <_dtoa_r+0x474>
 800a0c8:	2202      	movs	r2, #2
 800a0ca:	e746      	b.n	8009f5a <_dtoa_r+0x32a>
 800a0cc:	f8cd 8014 	str.w	r8, [sp, #20]
 800a0d0:	4654      	mov	r4, sl
 800a0d2:	e762      	b.n	8009f9a <_dtoa_r+0x36a>
 800a0d4:	4a59      	ldr	r2, [pc, #356]	@ (800a23c <_dtoa_r+0x60c>)
 800a0d6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800a0da:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a0de:	9a08      	ldr	r2, [sp, #32]
 800a0e0:	ec41 0b17 	vmov	d7, r0, r1
 800a0e4:	443c      	add	r4, r7
 800a0e6:	b34a      	cbz	r2, 800a13c <_dtoa_r+0x50c>
 800a0e8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800a0ec:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800a0f0:	463e      	mov	r6, r7
 800a0f2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a0f6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a0fa:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a0fe:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a102:	ee14 2a90 	vmov	r2, s9
 800a106:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a10a:	3230      	adds	r2, #48	@ 0x30
 800a10c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a110:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a118:	f806 2b01 	strb.w	r2, [r6], #1
 800a11c:	d438      	bmi.n	800a190 <_dtoa_r+0x560>
 800a11e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a122:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a12a:	d46e      	bmi.n	800a20a <_dtoa_r+0x5da>
 800a12c:	42a6      	cmp	r6, r4
 800a12e:	f43f af5a 	beq.w	8009fe6 <_dtoa_r+0x3b6>
 800a132:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a136:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a13a:	e7e0      	b.n	800a0fe <_dtoa_r+0x4ce>
 800a13c:	4621      	mov	r1, r4
 800a13e:	463e      	mov	r6, r7
 800a140:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a144:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800a148:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a14c:	ee14 2a90 	vmov	r2, s9
 800a150:	3230      	adds	r2, #48	@ 0x30
 800a152:	f806 2b01 	strb.w	r2, [r6], #1
 800a156:	42a6      	cmp	r6, r4
 800a158:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a15c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a160:	d119      	bne.n	800a196 <_dtoa_r+0x566>
 800a162:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800a166:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a16a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a172:	dc4a      	bgt.n	800a20a <_dtoa_r+0x5da>
 800a174:	ee35 5b47 	vsub.f64	d5, d5, d7
 800a178:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a17c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a180:	f57f af31 	bpl.w	8009fe6 <_dtoa_r+0x3b6>
 800a184:	460e      	mov	r6, r1
 800a186:	3901      	subs	r1, #1
 800a188:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a18c:	2b30      	cmp	r3, #48	@ 0x30
 800a18e:	d0f9      	beq.n	800a184 <_dtoa_r+0x554>
 800a190:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a194:	e027      	b.n	800a1e6 <_dtoa_r+0x5b6>
 800a196:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a19a:	e7d5      	b.n	800a148 <_dtoa_r+0x518>
 800a19c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1a0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800a1a4:	463e      	mov	r6, r7
 800a1a6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a1aa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a1ae:	ee15 3a10 	vmov	r3, s10
 800a1b2:	3330      	adds	r3, #48	@ 0x30
 800a1b4:	f806 3b01 	strb.w	r3, [r6], #1
 800a1b8:	1bf3      	subs	r3, r6, r7
 800a1ba:	459a      	cmp	sl, r3
 800a1bc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a1c0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a1c4:	d132      	bne.n	800a22c <_dtoa_r+0x5fc>
 800a1c6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a1ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1d2:	dc18      	bgt.n	800a206 <_dtoa_r+0x5d6>
 800a1d4:	eeb4 7b46 	vcmp.f64	d7, d6
 800a1d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1dc:	d103      	bne.n	800a1e6 <_dtoa_r+0x5b6>
 800a1de:	ee15 3a10 	vmov	r3, s10
 800a1e2:	07db      	lsls	r3, r3, #31
 800a1e4:	d40f      	bmi.n	800a206 <_dtoa_r+0x5d6>
 800a1e6:	9901      	ldr	r1, [sp, #4]
 800a1e8:	4648      	mov	r0, r9
 800a1ea:	f000 fbbf 	bl	800a96c <_Bfree>
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1f2:	7033      	strb	r3, [r6, #0]
 800a1f4:	f108 0301 	add.w	r3, r8, #1
 800a1f8:	6013      	str	r3, [r2, #0]
 800a1fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	f000 824b 	beq.w	800a698 <_dtoa_r+0xa68>
 800a202:	601e      	str	r6, [r3, #0]
 800a204:	e248      	b.n	800a698 <_dtoa_r+0xa68>
 800a206:	f8cd 8014 	str.w	r8, [sp, #20]
 800a20a:	4633      	mov	r3, r6
 800a20c:	461e      	mov	r6, r3
 800a20e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a212:	2a39      	cmp	r2, #57	@ 0x39
 800a214:	d106      	bne.n	800a224 <_dtoa_r+0x5f4>
 800a216:	429f      	cmp	r7, r3
 800a218:	d1f8      	bne.n	800a20c <_dtoa_r+0x5dc>
 800a21a:	9a05      	ldr	r2, [sp, #20]
 800a21c:	3201      	adds	r2, #1
 800a21e:	9205      	str	r2, [sp, #20]
 800a220:	2230      	movs	r2, #48	@ 0x30
 800a222:	703a      	strb	r2, [r7, #0]
 800a224:	781a      	ldrb	r2, [r3, #0]
 800a226:	3201      	adds	r2, #1
 800a228:	701a      	strb	r2, [r3, #0]
 800a22a:	e7b1      	b.n	800a190 <_dtoa_r+0x560>
 800a22c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a230:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a238:	d1b5      	bne.n	800a1a6 <_dtoa_r+0x576>
 800a23a:	e7d4      	b.n	800a1e6 <_dtoa_r+0x5b6>
 800a23c:	0800bd08 	.word	0x0800bd08
 800a240:	0800bce0 	.word	0x0800bce0
 800a244:	9908      	ldr	r1, [sp, #32]
 800a246:	2900      	cmp	r1, #0
 800a248:	f000 80e9 	beq.w	800a41e <_dtoa_r+0x7ee>
 800a24c:	9907      	ldr	r1, [sp, #28]
 800a24e:	2901      	cmp	r1, #1
 800a250:	f300 80cb 	bgt.w	800a3ea <_dtoa_r+0x7ba>
 800a254:	2d00      	cmp	r5, #0
 800a256:	f000 80c4 	beq.w	800a3e2 <_dtoa_r+0x7b2>
 800a25a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a25e:	9e04      	ldr	r6, [sp, #16]
 800a260:	461c      	mov	r4, r3
 800a262:	9305      	str	r3, [sp, #20]
 800a264:	9b04      	ldr	r3, [sp, #16]
 800a266:	4413      	add	r3, r2
 800a268:	9304      	str	r3, [sp, #16]
 800a26a:	9b06      	ldr	r3, [sp, #24]
 800a26c:	2101      	movs	r1, #1
 800a26e:	4413      	add	r3, r2
 800a270:	4648      	mov	r0, r9
 800a272:	9306      	str	r3, [sp, #24]
 800a274:	f000 fc2e 	bl	800aad4 <__i2b>
 800a278:	9b05      	ldr	r3, [sp, #20]
 800a27a:	4605      	mov	r5, r0
 800a27c:	b166      	cbz	r6, 800a298 <_dtoa_r+0x668>
 800a27e:	9a06      	ldr	r2, [sp, #24]
 800a280:	2a00      	cmp	r2, #0
 800a282:	dd09      	ble.n	800a298 <_dtoa_r+0x668>
 800a284:	42b2      	cmp	r2, r6
 800a286:	9904      	ldr	r1, [sp, #16]
 800a288:	bfa8      	it	ge
 800a28a:	4632      	movge	r2, r6
 800a28c:	1a89      	subs	r1, r1, r2
 800a28e:	9104      	str	r1, [sp, #16]
 800a290:	9906      	ldr	r1, [sp, #24]
 800a292:	1ab6      	subs	r6, r6, r2
 800a294:	1a8a      	subs	r2, r1, r2
 800a296:	9206      	str	r2, [sp, #24]
 800a298:	b30b      	cbz	r3, 800a2de <_dtoa_r+0x6ae>
 800a29a:	9a08      	ldr	r2, [sp, #32]
 800a29c:	2a00      	cmp	r2, #0
 800a29e:	f000 80c5 	beq.w	800a42c <_dtoa_r+0x7fc>
 800a2a2:	2c00      	cmp	r4, #0
 800a2a4:	f000 80bf 	beq.w	800a426 <_dtoa_r+0x7f6>
 800a2a8:	4629      	mov	r1, r5
 800a2aa:	4622      	mov	r2, r4
 800a2ac:	4648      	mov	r0, r9
 800a2ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a2b0:	f000 fcc8 	bl	800ac44 <__pow5mult>
 800a2b4:	9a01      	ldr	r2, [sp, #4]
 800a2b6:	4601      	mov	r1, r0
 800a2b8:	4605      	mov	r5, r0
 800a2ba:	4648      	mov	r0, r9
 800a2bc:	f000 fc20 	bl	800ab00 <__multiply>
 800a2c0:	9901      	ldr	r1, [sp, #4]
 800a2c2:	9005      	str	r0, [sp, #20]
 800a2c4:	4648      	mov	r0, r9
 800a2c6:	f000 fb51 	bl	800a96c <_Bfree>
 800a2ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2cc:	1b1b      	subs	r3, r3, r4
 800a2ce:	f000 80b0 	beq.w	800a432 <_dtoa_r+0x802>
 800a2d2:	9905      	ldr	r1, [sp, #20]
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	4648      	mov	r0, r9
 800a2d8:	f000 fcb4 	bl	800ac44 <__pow5mult>
 800a2dc:	9001      	str	r0, [sp, #4]
 800a2de:	2101      	movs	r1, #1
 800a2e0:	4648      	mov	r0, r9
 800a2e2:	f000 fbf7 	bl	800aad4 <__i2b>
 800a2e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2e8:	4604      	mov	r4, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f000 81da 	beq.w	800a6a4 <_dtoa_r+0xa74>
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	4601      	mov	r1, r0
 800a2f4:	4648      	mov	r0, r9
 800a2f6:	f000 fca5 	bl	800ac44 <__pow5mult>
 800a2fa:	9b07      	ldr	r3, [sp, #28]
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	4604      	mov	r4, r0
 800a300:	f300 80a0 	bgt.w	800a444 <_dtoa_r+0x814>
 800a304:	9b02      	ldr	r3, [sp, #8]
 800a306:	2b00      	cmp	r3, #0
 800a308:	f040 8096 	bne.w	800a438 <_dtoa_r+0x808>
 800a30c:	9b03      	ldr	r3, [sp, #12]
 800a30e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a312:	2a00      	cmp	r2, #0
 800a314:	f040 8092 	bne.w	800a43c <_dtoa_r+0x80c>
 800a318:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a31c:	0d12      	lsrs	r2, r2, #20
 800a31e:	0512      	lsls	r2, r2, #20
 800a320:	2a00      	cmp	r2, #0
 800a322:	f000 808d 	beq.w	800a440 <_dtoa_r+0x810>
 800a326:	9b04      	ldr	r3, [sp, #16]
 800a328:	3301      	adds	r3, #1
 800a32a:	9304      	str	r3, [sp, #16]
 800a32c:	9b06      	ldr	r3, [sp, #24]
 800a32e:	3301      	adds	r3, #1
 800a330:	9306      	str	r3, [sp, #24]
 800a332:	2301      	movs	r3, #1
 800a334:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a336:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a338:	2b00      	cmp	r3, #0
 800a33a:	f000 81b9 	beq.w	800a6b0 <_dtoa_r+0xa80>
 800a33e:	6922      	ldr	r2, [r4, #16]
 800a340:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a344:	6910      	ldr	r0, [r2, #16]
 800a346:	f000 fb79 	bl	800aa3c <__hi0bits>
 800a34a:	f1c0 0020 	rsb	r0, r0, #32
 800a34e:	9b06      	ldr	r3, [sp, #24]
 800a350:	4418      	add	r0, r3
 800a352:	f010 001f 	ands.w	r0, r0, #31
 800a356:	f000 8081 	beq.w	800a45c <_dtoa_r+0x82c>
 800a35a:	f1c0 0220 	rsb	r2, r0, #32
 800a35e:	2a04      	cmp	r2, #4
 800a360:	dd73      	ble.n	800a44a <_dtoa_r+0x81a>
 800a362:	9b04      	ldr	r3, [sp, #16]
 800a364:	f1c0 001c 	rsb	r0, r0, #28
 800a368:	4403      	add	r3, r0
 800a36a:	9304      	str	r3, [sp, #16]
 800a36c:	9b06      	ldr	r3, [sp, #24]
 800a36e:	4406      	add	r6, r0
 800a370:	4403      	add	r3, r0
 800a372:	9306      	str	r3, [sp, #24]
 800a374:	9b04      	ldr	r3, [sp, #16]
 800a376:	2b00      	cmp	r3, #0
 800a378:	dd05      	ble.n	800a386 <_dtoa_r+0x756>
 800a37a:	9901      	ldr	r1, [sp, #4]
 800a37c:	461a      	mov	r2, r3
 800a37e:	4648      	mov	r0, r9
 800a380:	f000 fcba 	bl	800acf8 <__lshift>
 800a384:	9001      	str	r0, [sp, #4]
 800a386:	9b06      	ldr	r3, [sp, #24]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	dd05      	ble.n	800a398 <_dtoa_r+0x768>
 800a38c:	4621      	mov	r1, r4
 800a38e:	461a      	mov	r2, r3
 800a390:	4648      	mov	r0, r9
 800a392:	f000 fcb1 	bl	800acf8 <__lshift>
 800a396:	4604      	mov	r4, r0
 800a398:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d060      	beq.n	800a460 <_dtoa_r+0x830>
 800a39e:	9801      	ldr	r0, [sp, #4]
 800a3a0:	4621      	mov	r1, r4
 800a3a2:	f000 fd15 	bl	800add0 <__mcmp>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	da5a      	bge.n	800a460 <_dtoa_r+0x830>
 800a3aa:	f108 33ff 	add.w	r3, r8, #4294967295
 800a3ae:	9305      	str	r3, [sp, #20]
 800a3b0:	9901      	ldr	r1, [sp, #4]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	220a      	movs	r2, #10
 800a3b6:	4648      	mov	r0, r9
 800a3b8:	f000 fafa 	bl	800a9b0 <__multadd>
 800a3bc:	9b08      	ldr	r3, [sp, #32]
 800a3be:	9001      	str	r0, [sp, #4]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	f000 8177 	beq.w	800a6b4 <_dtoa_r+0xa84>
 800a3c6:	4629      	mov	r1, r5
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	220a      	movs	r2, #10
 800a3cc:	4648      	mov	r0, r9
 800a3ce:	f000 faef 	bl	800a9b0 <__multadd>
 800a3d2:	f1bb 0f00 	cmp.w	fp, #0
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	dc6e      	bgt.n	800a4b8 <_dtoa_r+0x888>
 800a3da:	9b07      	ldr	r3, [sp, #28]
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	dc48      	bgt.n	800a472 <_dtoa_r+0x842>
 800a3e0:	e06a      	b.n	800a4b8 <_dtoa_r+0x888>
 800a3e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a3e8:	e739      	b.n	800a25e <_dtoa_r+0x62e>
 800a3ea:	f10a 34ff 	add.w	r4, sl, #4294967295
 800a3ee:	42a3      	cmp	r3, r4
 800a3f0:	db07      	blt.n	800a402 <_dtoa_r+0x7d2>
 800a3f2:	f1ba 0f00 	cmp.w	sl, #0
 800a3f6:	eba3 0404 	sub.w	r4, r3, r4
 800a3fa:	db0b      	blt.n	800a414 <_dtoa_r+0x7e4>
 800a3fc:	9e04      	ldr	r6, [sp, #16]
 800a3fe:	4652      	mov	r2, sl
 800a400:	e72f      	b.n	800a262 <_dtoa_r+0x632>
 800a402:	1ae2      	subs	r2, r4, r3
 800a404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a406:	9e04      	ldr	r6, [sp, #16]
 800a408:	4413      	add	r3, r2
 800a40a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a40c:	4652      	mov	r2, sl
 800a40e:	4623      	mov	r3, r4
 800a410:	2400      	movs	r4, #0
 800a412:	e726      	b.n	800a262 <_dtoa_r+0x632>
 800a414:	9a04      	ldr	r2, [sp, #16]
 800a416:	eba2 060a 	sub.w	r6, r2, sl
 800a41a:	2200      	movs	r2, #0
 800a41c:	e721      	b.n	800a262 <_dtoa_r+0x632>
 800a41e:	9e04      	ldr	r6, [sp, #16]
 800a420:	9d08      	ldr	r5, [sp, #32]
 800a422:	461c      	mov	r4, r3
 800a424:	e72a      	b.n	800a27c <_dtoa_r+0x64c>
 800a426:	9a01      	ldr	r2, [sp, #4]
 800a428:	9205      	str	r2, [sp, #20]
 800a42a:	e752      	b.n	800a2d2 <_dtoa_r+0x6a2>
 800a42c:	9901      	ldr	r1, [sp, #4]
 800a42e:	461a      	mov	r2, r3
 800a430:	e751      	b.n	800a2d6 <_dtoa_r+0x6a6>
 800a432:	9b05      	ldr	r3, [sp, #20]
 800a434:	9301      	str	r3, [sp, #4]
 800a436:	e752      	b.n	800a2de <_dtoa_r+0x6ae>
 800a438:	2300      	movs	r3, #0
 800a43a:	e77b      	b.n	800a334 <_dtoa_r+0x704>
 800a43c:	9b02      	ldr	r3, [sp, #8]
 800a43e:	e779      	b.n	800a334 <_dtoa_r+0x704>
 800a440:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a442:	e778      	b.n	800a336 <_dtoa_r+0x706>
 800a444:	2300      	movs	r3, #0
 800a446:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a448:	e779      	b.n	800a33e <_dtoa_r+0x70e>
 800a44a:	d093      	beq.n	800a374 <_dtoa_r+0x744>
 800a44c:	9b04      	ldr	r3, [sp, #16]
 800a44e:	321c      	adds	r2, #28
 800a450:	4413      	add	r3, r2
 800a452:	9304      	str	r3, [sp, #16]
 800a454:	9b06      	ldr	r3, [sp, #24]
 800a456:	4416      	add	r6, r2
 800a458:	4413      	add	r3, r2
 800a45a:	e78a      	b.n	800a372 <_dtoa_r+0x742>
 800a45c:	4602      	mov	r2, r0
 800a45e:	e7f5      	b.n	800a44c <_dtoa_r+0x81c>
 800a460:	f1ba 0f00 	cmp.w	sl, #0
 800a464:	f8cd 8014 	str.w	r8, [sp, #20]
 800a468:	46d3      	mov	fp, sl
 800a46a:	dc21      	bgt.n	800a4b0 <_dtoa_r+0x880>
 800a46c:	9b07      	ldr	r3, [sp, #28]
 800a46e:	2b02      	cmp	r3, #2
 800a470:	dd1e      	ble.n	800a4b0 <_dtoa_r+0x880>
 800a472:	f1bb 0f00 	cmp.w	fp, #0
 800a476:	f47f addc 	bne.w	800a032 <_dtoa_r+0x402>
 800a47a:	4621      	mov	r1, r4
 800a47c:	465b      	mov	r3, fp
 800a47e:	2205      	movs	r2, #5
 800a480:	4648      	mov	r0, r9
 800a482:	f000 fa95 	bl	800a9b0 <__multadd>
 800a486:	4601      	mov	r1, r0
 800a488:	4604      	mov	r4, r0
 800a48a:	9801      	ldr	r0, [sp, #4]
 800a48c:	f000 fca0 	bl	800add0 <__mcmp>
 800a490:	2800      	cmp	r0, #0
 800a492:	f77f adce 	ble.w	800a032 <_dtoa_r+0x402>
 800a496:	463e      	mov	r6, r7
 800a498:	2331      	movs	r3, #49	@ 0x31
 800a49a:	f806 3b01 	strb.w	r3, [r6], #1
 800a49e:	9b05      	ldr	r3, [sp, #20]
 800a4a0:	3301      	adds	r3, #1
 800a4a2:	9305      	str	r3, [sp, #20]
 800a4a4:	e5c9      	b.n	800a03a <_dtoa_r+0x40a>
 800a4a6:	f8cd 8014 	str.w	r8, [sp, #20]
 800a4aa:	4654      	mov	r4, sl
 800a4ac:	4625      	mov	r5, r4
 800a4ae:	e7f2      	b.n	800a496 <_dtoa_r+0x866>
 800a4b0:	9b08      	ldr	r3, [sp, #32]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f000 8102 	beq.w	800a6bc <_dtoa_r+0xa8c>
 800a4b8:	2e00      	cmp	r6, #0
 800a4ba:	dd05      	ble.n	800a4c8 <_dtoa_r+0x898>
 800a4bc:	4629      	mov	r1, r5
 800a4be:	4632      	mov	r2, r6
 800a4c0:	4648      	mov	r0, r9
 800a4c2:	f000 fc19 	bl	800acf8 <__lshift>
 800a4c6:	4605      	mov	r5, r0
 800a4c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d058      	beq.n	800a580 <_dtoa_r+0x950>
 800a4ce:	6869      	ldr	r1, [r5, #4]
 800a4d0:	4648      	mov	r0, r9
 800a4d2:	f000 fa0b 	bl	800a8ec <_Balloc>
 800a4d6:	4606      	mov	r6, r0
 800a4d8:	b928      	cbnz	r0, 800a4e6 <_dtoa_r+0x8b6>
 800a4da:	4b82      	ldr	r3, [pc, #520]	@ (800a6e4 <_dtoa_r+0xab4>)
 800a4dc:	4602      	mov	r2, r0
 800a4de:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a4e2:	f7ff bbbe 	b.w	8009c62 <_dtoa_r+0x32>
 800a4e6:	692a      	ldr	r2, [r5, #16]
 800a4e8:	3202      	adds	r2, #2
 800a4ea:	0092      	lsls	r2, r2, #2
 800a4ec:	f105 010c 	add.w	r1, r5, #12
 800a4f0:	300c      	adds	r0, #12
 800a4f2:	f7ff fb06 	bl	8009b02 <memcpy>
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	4631      	mov	r1, r6
 800a4fa:	4648      	mov	r0, r9
 800a4fc:	f000 fbfc 	bl	800acf8 <__lshift>
 800a500:	1c7b      	adds	r3, r7, #1
 800a502:	9304      	str	r3, [sp, #16]
 800a504:	eb07 030b 	add.w	r3, r7, fp
 800a508:	9309      	str	r3, [sp, #36]	@ 0x24
 800a50a:	9b02      	ldr	r3, [sp, #8]
 800a50c:	f003 0301 	and.w	r3, r3, #1
 800a510:	46a8      	mov	r8, r5
 800a512:	9308      	str	r3, [sp, #32]
 800a514:	4605      	mov	r5, r0
 800a516:	9b04      	ldr	r3, [sp, #16]
 800a518:	9801      	ldr	r0, [sp, #4]
 800a51a:	4621      	mov	r1, r4
 800a51c:	f103 3bff 	add.w	fp, r3, #4294967295
 800a520:	f7ff fafd 	bl	8009b1e <quorem>
 800a524:	4641      	mov	r1, r8
 800a526:	9002      	str	r0, [sp, #8]
 800a528:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a52c:	9801      	ldr	r0, [sp, #4]
 800a52e:	f000 fc4f 	bl	800add0 <__mcmp>
 800a532:	462a      	mov	r2, r5
 800a534:	9006      	str	r0, [sp, #24]
 800a536:	4621      	mov	r1, r4
 800a538:	4648      	mov	r0, r9
 800a53a:	f000 fc65 	bl	800ae08 <__mdiff>
 800a53e:	68c2      	ldr	r2, [r0, #12]
 800a540:	4606      	mov	r6, r0
 800a542:	b9fa      	cbnz	r2, 800a584 <_dtoa_r+0x954>
 800a544:	4601      	mov	r1, r0
 800a546:	9801      	ldr	r0, [sp, #4]
 800a548:	f000 fc42 	bl	800add0 <__mcmp>
 800a54c:	4602      	mov	r2, r0
 800a54e:	4631      	mov	r1, r6
 800a550:	4648      	mov	r0, r9
 800a552:	920a      	str	r2, [sp, #40]	@ 0x28
 800a554:	f000 fa0a 	bl	800a96c <_Bfree>
 800a558:	9b07      	ldr	r3, [sp, #28]
 800a55a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a55c:	9e04      	ldr	r6, [sp, #16]
 800a55e:	ea42 0103 	orr.w	r1, r2, r3
 800a562:	9b08      	ldr	r3, [sp, #32]
 800a564:	4319      	orrs	r1, r3
 800a566:	d10f      	bne.n	800a588 <_dtoa_r+0x958>
 800a568:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a56c:	d028      	beq.n	800a5c0 <_dtoa_r+0x990>
 800a56e:	9b06      	ldr	r3, [sp, #24]
 800a570:	2b00      	cmp	r3, #0
 800a572:	dd02      	ble.n	800a57a <_dtoa_r+0x94a>
 800a574:	9b02      	ldr	r3, [sp, #8]
 800a576:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800a57a:	f88b a000 	strb.w	sl, [fp]
 800a57e:	e55e      	b.n	800a03e <_dtoa_r+0x40e>
 800a580:	4628      	mov	r0, r5
 800a582:	e7bd      	b.n	800a500 <_dtoa_r+0x8d0>
 800a584:	2201      	movs	r2, #1
 800a586:	e7e2      	b.n	800a54e <_dtoa_r+0x91e>
 800a588:	9b06      	ldr	r3, [sp, #24]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	db04      	blt.n	800a598 <_dtoa_r+0x968>
 800a58e:	9907      	ldr	r1, [sp, #28]
 800a590:	430b      	orrs	r3, r1
 800a592:	9908      	ldr	r1, [sp, #32]
 800a594:	430b      	orrs	r3, r1
 800a596:	d120      	bne.n	800a5da <_dtoa_r+0x9aa>
 800a598:	2a00      	cmp	r2, #0
 800a59a:	ddee      	ble.n	800a57a <_dtoa_r+0x94a>
 800a59c:	9901      	ldr	r1, [sp, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	4648      	mov	r0, r9
 800a5a2:	f000 fba9 	bl	800acf8 <__lshift>
 800a5a6:	4621      	mov	r1, r4
 800a5a8:	9001      	str	r0, [sp, #4]
 800a5aa:	f000 fc11 	bl	800add0 <__mcmp>
 800a5ae:	2800      	cmp	r0, #0
 800a5b0:	dc03      	bgt.n	800a5ba <_dtoa_r+0x98a>
 800a5b2:	d1e2      	bne.n	800a57a <_dtoa_r+0x94a>
 800a5b4:	f01a 0f01 	tst.w	sl, #1
 800a5b8:	d0df      	beq.n	800a57a <_dtoa_r+0x94a>
 800a5ba:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a5be:	d1d9      	bne.n	800a574 <_dtoa_r+0x944>
 800a5c0:	2339      	movs	r3, #57	@ 0x39
 800a5c2:	f88b 3000 	strb.w	r3, [fp]
 800a5c6:	4633      	mov	r3, r6
 800a5c8:	461e      	mov	r6, r3
 800a5ca:	3b01      	subs	r3, #1
 800a5cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a5d0:	2a39      	cmp	r2, #57	@ 0x39
 800a5d2:	d052      	beq.n	800a67a <_dtoa_r+0xa4a>
 800a5d4:	3201      	adds	r2, #1
 800a5d6:	701a      	strb	r2, [r3, #0]
 800a5d8:	e531      	b.n	800a03e <_dtoa_r+0x40e>
 800a5da:	2a00      	cmp	r2, #0
 800a5dc:	dd07      	ble.n	800a5ee <_dtoa_r+0x9be>
 800a5de:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800a5e2:	d0ed      	beq.n	800a5c0 <_dtoa_r+0x990>
 800a5e4:	f10a 0301 	add.w	r3, sl, #1
 800a5e8:	f88b 3000 	strb.w	r3, [fp]
 800a5ec:	e527      	b.n	800a03e <_dtoa_r+0x40e>
 800a5ee:	9b04      	ldr	r3, [sp, #16]
 800a5f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5f2:	f803 ac01 	strb.w	sl, [r3, #-1]
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d029      	beq.n	800a64e <_dtoa_r+0xa1e>
 800a5fa:	9901      	ldr	r1, [sp, #4]
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	220a      	movs	r2, #10
 800a600:	4648      	mov	r0, r9
 800a602:	f000 f9d5 	bl	800a9b0 <__multadd>
 800a606:	45a8      	cmp	r8, r5
 800a608:	9001      	str	r0, [sp, #4]
 800a60a:	f04f 0300 	mov.w	r3, #0
 800a60e:	f04f 020a 	mov.w	r2, #10
 800a612:	4641      	mov	r1, r8
 800a614:	4648      	mov	r0, r9
 800a616:	d107      	bne.n	800a628 <_dtoa_r+0x9f8>
 800a618:	f000 f9ca 	bl	800a9b0 <__multadd>
 800a61c:	4680      	mov	r8, r0
 800a61e:	4605      	mov	r5, r0
 800a620:	9b04      	ldr	r3, [sp, #16]
 800a622:	3301      	adds	r3, #1
 800a624:	9304      	str	r3, [sp, #16]
 800a626:	e776      	b.n	800a516 <_dtoa_r+0x8e6>
 800a628:	f000 f9c2 	bl	800a9b0 <__multadd>
 800a62c:	4629      	mov	r1, r5
 800a62e:	4680      	mov	r8, r0
 800a630:	2300      	movs	r3, #0
 800a632:	220a      	movs	r2, #10
 800a634:	4648      	mov	r0, r9
 800a636:	f000 f9bb 	bl	800a9b0 <__multadd>
 800a63a:	4605      	mov	r5, r0
 800a63c:	e7f0      	b.n	800a620 <_dtoa_r+0x9f0>
 800a63e:	f1bb 0f00 	cmp.w	fp, #0
 800a642:	bfcc      	ite	gt
 800a644:	465e      	movgt	r6, fp
 800a646:	2601      	movle	r6, #1
 800a648:	443e      	add	r6, r7
 800a64a:	f04f 0800 	mov.w	r8, #0
 800a64e:	9901      	ldr	r1, [sp, #4]
 800a650:	2201      	movs	r2, #1
 800a652:	4648      	mov	r0, r9
 800a654:	f000 fb50 	bl	800acf8 <__lshift>
 800a658:	4621      	mov	r1, r4
 800a65a:	9001      	str	r0, [sp, #4]
 800a65c:	f000 fbb8 	bl	800add0 <__mcmp>
 800a660:	2800      	cmp	r0, #0
 800a662:	dcb0      	bgt.n	800a5c6 <_dtoa_r+0x996>
 800a664:	d102      	bne.n	800a66c <_dtoa_r+0xa3c>
 800a666:	f01a 0f01 	tst.w	sl, #1
 800a66a:	d1ac      	bne.n	800a5c6 <_dtoa_r+0x996>
 800a66c:	4633      	mov	r3, r6
 800a66e:	461e      	mov	r6, r3
 800a670:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a674:	2a30      	cmp	r2, #48	@ 0x30
 800a676:	d0fa      	beq.n	800a66e <_dtoa_r+0xa3e>
 800a678:	e4e1      	b.n	800a03e <_dtoa_r+0x40e>
 800a67a:	429f      	cmp	r7, r3
 800a67c:	d1a4      	bne.n	800a5c8 <_dtoa_r+0x998>
 800a67e:	9b05      	ldr	r3, [sp, #20]
 800a680:	3301      	adds	r3, #1
 800a682:	9305      	str	r3, [sp, #20]
 800a684:	2331      	movs	r3, #49	@ 0x31
 800a686:	703b      	strb	r3, [r7, #0]
 800a688:	e4d9      	b.n	800a03e <_dtoa_r+0x40e>
 800a68a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a68c:	4f16      	ldr	r7, [pc, #88]	@ (800a6e8 <_dtoa_r+0xab8>)
 800a68e:	b11b      	cbz	r3, 800a698 <_dtoa_r+0xa68>
 800a690:	f107 0308 	add.w	r3, r7, #8
 800a694:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a696:	6013      	str	r3, [r2, #0]
 800a698:	4638      	mov	r0, r7
 800a69a:	b011      	add	sp, #68	@ 0x44
 800a69c:	ecbd 8b02 	vpop	{d8}
 800a6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6a4:	9b07      	ldr	r3, [sp, #28]
 800a6a6:	2b01      	cmp	r3, #1
 800a6a8:	f77f ae2c 	ble.w	800a304 <_dtoa_r+0x6d4>
 800a6ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a6ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a6b0:	2001      	movs	r0, #1
 800a6b2:	e64c      	b.n	800a34e <_dtoa_r+0x71e>
 800a6b4:	f1bb 0f00 	cmp.w	fp, #0
 800a6b8:	f77f aed8 	ble.w	800a46c <_dtoa_r+0x83c>
 800a6bc:	463e      	mov	r6, r7
 800a6be:	9801      	ldr	r0, [sp, #4]
 800a6c0:	4621      	mov	r1, r4
 800a6c2:	f7ff fa2c 	bl	8009b1e <quorem>
 800a6c6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800a6ca:	f806 ab01 	strb.w	sl, [r6], #1
 800a6ce:	1bf2      	subs	r2, r6, r7
 800a6d0:	4593      	cmp	fp, r2
 800a6d2:	ddb4      	ble.n	800a63e <_dtoa_r+0xa0e>
 800a6d4:	9901      	ldr	r1, [sp, #4]
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	220a      	movs	r2, #10
 800a6da:	4648      	mov	r0, r9
 800a6dc:	f000 f968 	bl	800a9b0 <__multadd>
 800a6e0:	9001      	str	r0, [sp, #4]
 800a6e2:	e7ec      	b.n	800a6be <_dtoa_r+0xa8e>
 800a6e4:	0800bc0c 	.word	0x0800bc0c
 800a6e8:	0800bb90 	.word	0x0800bb90

0800a6ec <_free_r>:
 800a6ec:	b538      	push	{r3, r4, r5, lr}
 800a6ee:	4605      	mov	r5, r0
 800a6f0:	2900      	cmp	r1, #0
 800a6f2:	d041      	beq.n	800a778 <_free_r+0x8c>
 800a6f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6f8:	1f0c      	subs	r4, r1, #4
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	bfb8      	it	lt
 800a6fe:	18e4      	addlt	r4, r4, r3
 800a700:	f000 f8e8 	bl	800a8d4 <__malloc_lock>
 800a704:	4a1d      	ldr	r2, [pc, #116]	@ (800a77c <_free_r+0x90>)
 800a706:	6813      	ldr	r3, [r2, #0]
 800a708:	b933      	cbnz	r3, 800a718 <_free_r+0x2c>
 800a70a:	6063      	str	r3, [r4, #4]
 800a70c:	6014      	str	r4, [r2, #0]
 800a70e:	4628      	mov	r0, r5
 800a710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a714:	f000 b8e4 	b.w	800a8e0 <__malloc_unlock>
 800a718:	42a3      	cmp	r3, r4
 800a71a:	d908      	bls.n	800a72e <_free_r+0x42>
 800a71c:	6820      	ldr	r0, [r4, #0]
 800a71e:	1821      	adds	r1, r4, r0
 800a720:	428b      	cmp	r3, r1
 800a722:	bf01      	itttt	eq
 800a724:	6819      	ldreq	r1, [r3, #0]
 800a726:	685b      	ldreq	r3, [r3, #4]
 800a728:	1809      	addeq	r1, r1, r0
 800a72a:	6021      	streq	r1, [r4, #0]
 800a72c:	e7ed      	b.n	800a70a <_free_r+0x1e>
 800a72e:	461a      	mov	r2, r3
 800a730:	685b      	ldr	r3, [r3, #4]
 800a732:	b10b      	cbz	r3, 800a738 <_free_r+0x4c>
 800a734:	42a3      	cmp	r3, r4
 800a736:	d9fa      	bls.n	800a72e <_free_r+0x42>
 800a738:	6811      	ldr	r1, [r2, #0]
 800a73a:	1850      	adds	r0, r2, r1
 800a73c:	42a0      	cmp	r0, r4
 800a73e:	d10b      	bne.n	800a758 <_free_r+0x6c>
 800a740:	6820      	ldr	r0, [r4, #0]
 800a742:	4401      	add	r1, r0
 800a744:	1850      	adds	r0, r2, r1
 800a746:	4283      	cmp	r3, r0
 800a748:	6011      	str	r1, [r2, #0]
 800a74a:	d1e0      	bne.n	800a70e <_free_r+0x22>
 800a74c:	6818      	ldr	r0, [r3, #0]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	6053      	str	r3, [r2, #4]
 800a752:	4408      	add	r0, r1
 800a754:	6010      	str	r0, [r2, #0]
 800a756:	e7da      	b.n	800a70e <_free_r+0x22>
 800a758:	d902      	bls.n	800a760 <_free_r+0x74>
 800a75a:	230c      	movs	r3, #12
 800a75c:	602b      	str	r3, [r5, #0]
 800a75e:	e7d6      	b.n	800a70e <_free_r+0x22>
 800a760:	6820      	ldr	r0, [r4, #0]
 800a762:	1821      	adds	r1, r4, r0
 800a764:	428b      	cmp	r3, r1
 800a766:	bf04      	itt	eq
 800a768:	6819      	ldreq	r1, [r3, #0]
 800a76a:	685b      	ldreq	r3, [r3, #4]
 800a76c:	6063      	str	r3, [r4, #4]
 800a76e:	bf04      	itt	eq
 800a770:	1809      	addeq	r1, r1, r0
 800a772:	6021      	streq	r1, [r4, #0]
 800a774:	6054      	str	r4, [r2, #4]
 800a776:	e7ca      	b.n	800a70e <_free_r+0x22>
 800a778:	bd38      	pop	{r3, r4, r5, pc}
 800a77a:	bf00      	nop
 800a77c:	24000698 	.word	0x24000698

0800a780 <malloc>:
 800a780:	4b02      	ldr	r3, [pc, #8]	@ (800a78c <malloc+0xc>)
 800a782:	4601      	mov	r1, r0
 800a784:	6818      	ldr	r0, [r3, #0]
 800a786:	f000 b825 	b.w	800a7d4 <_malloc_r>
 800a78a:	bf00      	nop
 800a78c:	240000bc 	.word	0x240000bc

0800a790 <sbrk_aligned>:
 800a790:	b570      	push	{r4, r5, r6, lr}
 800a792:	4e0f      	ldr	r6, [pc, #60]	@ (800a7d0 <sbrk_aligned+0x40>)
 800a794:	460c      	mov	r4, r1
 800a796:	6831      	ldr	r1, [r6, #0]
 800a798:	4605      	mov	r5, r0
 800a79a:	b911      	cbnz	r1, 800a7a2 <sbrk_aligned+0x12>
 800a79c:	f000 fea2 	bl	800b4e4 <_sbrk_r>
 800a7a0:	6030      	str	r0, [r6, #0]
 800a7a2:	4621      	mov	r1, r4
 800a7a4:	4628      	mov	r0, r5
 800a7a6:	f000 fe9d 	bl	800b4e4 <_sbrk_r>
 800a7aa:	1c43      	adds	r3, r0, #1
 800a7ac:	d103      	bne.n	800a7b6 <sbrk_aligned+0x26>
 800a7ae:	f04f 34ff 	mov.w	r4, #4294967295
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	bd70      	pop	{r4, r5, r6, pc}
 800a7b6:	1cc4      	adds	r4, r0, #3
 800a7b8:	f024 0403 	bic.w	r4, r4, #3
 800a7bc:	42a0      	cmp	r0, r4
 800a7be:	d0f8      	beq.n	800a7b2 <sbrk_aligned+0x22>
 800a7c0:	1a21      	subs	r1, r4, r0
 800a7c2:	4628      	mov	r0, r5
 800a7c4:	f000 fe8e 	bl	800b4e4 <_sbrk_r>
 800a7c8:	3001      	adds	r0, #1
 800a7ca:	d1f2      	bne.n	800a7b2 <sbrk_aligned+0x22>
 800a7cc:	e7ef      	b.n	800a7ae <sbrk_aligned+0x1e>
 800a7ce:	bf00      	nop
 800a7d0:	24000694 	.word	0x24000694

0800a7d4 <_malloc_r>:
 800a7d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7d8:	1ccd      	adds	r5, r1, #3
 800a7da:	f025 0503 	bic.w	r5, r5, #3
 800a7de:	3508      	adds	r5, #8
 800a7e0:	2d0c      	cmp	r5, #12
 800a7e2:	bf38      	it	cc
 800a7e4:	250c      	movcc	r5, #12
 800a7e6:	2d00      	cmp	r5, #0
 800a7e8:	4606      	mov	r6, r0
 800a7ea:	db01      	blt.n	800a7f0 <_malloc_r+0x1c>
 800a7ec:	42a9      	cmp	r1, r5
 800a7ee:	d904      	bls.n	800a7fa <_malloc_r+0x26>
 800a7f0:	230c      	movs	r3, #12
 800a7f2:	6033      	str	r3, [r6, #0]
 800a7f4:	2000      	movs	r0, #0
 800a7f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8d0 <_malloc_r+0xfc>
 800a7fe:	f000 f869 	bl	800a8d4 <__malloc_lock>
 800a802:	f8d8 3000 	ldr.w	r3, [r8]
 800a806:	461c      	mov	r4, r3
 800a808:	bb44      	cbnz	r4, 800a85c <_malloc_r+0x88>
 800a80a:	4629      	mov	r1, r5
 800a80c:	4630      	mov	r0, r6
 800a80e:	f7ff ffbf 	bl	800a790 <sbrk_aligned>
 800a812:	1c43      	adds	r3, r0, #1
 800a814:	4604      	mov	r4, r0
 800a816:	d158      	bne.n	800a8ca <_malloc_r+0xf6>
 800a818:	f8d8 4000 	ldr.w	r4, [r8]
 800a81c:	4627      	mov	r7, r4
 800a81e:	2f00      	cmp	r7, #0
 800a820:	d143      	bne.n	800a8aa <_malloc_r+0xd6>
 800a822:	2c00      	cmp	r4, #0
 800a824:	d04b      	beq.n	800a8be <_malloc_r+0xea>
 800a826:	6823      	ldr	r3, [r4, #0]
 800a828:	4639      	mov	r1, r7
 800a82a:	4630      	mov	r0, r6
 800a82c:	eb04 0903 	add.w	r9, r4, r3
 800a830:	f000 fe58 	bl	800b4e4 <_sbrk_r>
 800a834:	4581      	cmp	r9, r0
 800a836:	d142      	bne.n	800a8be <_malloc_r+0xea>
 800a838:	6821      	ldr	r1, [r4, #0]
 800a83a:	1a6d      	subs	r5, r5, r1
 800a83c:	4629      	mov	r1, r5
 800a83e:	4630      	mov	r0, r6
 800a840:	f7ff ffa6 	bl	800a790 <sbrk_aligned>
 800a844:	3001      	adds	r0, #1
 800a846:	d03a      	beq.n	800a8be <_malloc_r+0xea>
 800a848:	6823      	ldr	r3, [r4, #0]
 800a84a:	442b      	add	r3, r5
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	f8d8 3000 	ldr.w	r3, [r8]
 800a852:	685a      	ldr	r2, [r3, #4]
 800a854:	bb62      	cbnz	r2, 800a8b0 <_malloc_r+0xdc>
 800a856:	f8c8 7000 	str.w	r7, [r8]
 800a85a:	e00f      	b.n	800a87c <_malloc_r+0xa8>
 800a85c:	6822      	ldr	r2, [r4, #0]
 800a85e:	1b52      	subs	r2, r2, r5
 800a860:	d420      	bmi.n	800a8a4 <_malloc_r+0xd0>
 800a862:	2a0b      	cmp	r2, #11
 800a864:	d917      	bls.n	800a896 <_malloc_r+0xc2>
 800a866:	1961      	adds	r1, r4, r5
 800a868:	42a3      	cmp	r3, r4
 800a86a:	6025      	str	r5, [r4, #0]
 800a86c:	bf18      	it	ne
 800a86e:	6059      	strne	r1, [r3, #4]
 800a870:	6863      	ldr	r3, [r4, #4]
 800a872:	bf08      	it	eq
 800a874:	f8c8 1000 	streq.w	r1, [r8]
 800a878:	5162      	str	r2, [r4, r5]
 800a87a:	604b      	str	r3, [r1, #4]
 800a87c:	4630      	mov	r0, r6
 800a87e:	f000 f82f 	bl	800a8e0 <__malloc_unlock>
 800a882:	f104 000b 	add.w	r0, r4, #11
 800a886:	1d23      	adds	r3, r4, #4
 800a888:	f020 0007 	bic.w	r0, r0, #7
 800a88c:	1ac2      	subs	r2, r0, r3
 800a88e:	bf1c      	itt	ne
 800a890:	1a1b      	subne	r3, r3, r0
 800a892:	50a3      	strne	r3, [r4, r2]
 800a894:	e7af      	b.n	800a7f6 <_malloc_r+0x22>
 800a896:	6862      	ldr	r2, [r4, #4]
 800a898:	42a3      	cmp	r3, r4
 800a89a:	bf0c      	ite	eq
 800a89c:	f8c8 2000 	streq.w	r2, [r8]
 800a8a0:	605a      	strne	r2, [r3, #4]
 800a8a2:	e7eb      	b.n	800a87c <_malloc_r+0xa8>
 800a8a4:	4623      	mov	r3, r4
 800a8a6:	6864      	ldr	r4, [r4, #4]
 800a8a8:	e7ae      	b.n	800a808 <_malloc_r+0x34>
 800a8aa:	463c      	mov	r4, r7
 800a8ac:	687f      	ldr	r7, [r7, #4]
 800a8ae:	e7b6      	b.n	800a81e <_malloc_r+0x4a>
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	42a3      	cmp	r3, r4
 800a8b6:	d1fb      	bne.n	800a8b0 <_malloc_r+0xdc>
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	6053      	str	r3, [r2, #4]
 800a8bc:	e7de      	b.n	800a87c <_malloc_r+0xa8>
 800a8be:	230c      	movs	r3, #12
 800a8c0:	6033      	str	r3, [r6, #0]
 800a8c2:	4630      	mov	r0, r6
 800a8c4:	f000 f80c 	bl	800a8e0 <__malloc_unlock>
 800a8c8:	e794      	b.n	800a7f4 <_malloc_r+0x20>
 800a8ca:	6005      	str	r5, [r0, #0]
 800a8cc:	e7d6      	b.n	800a87c <_malloc_r+0xa8>
 800a8ce:	bf00      	nop
 800a8d0:	24000698 	.word	0x24000698

0800a8d4 <__malloc_lock>:
 800a8d4:	4801      	ldr	r0, [pc, #4]	@ (800a8dc <__malloc_lock+0x8>)
 800a8d6:	f7ff b912 	b.w	8009afe <__retarget_lock_acquire_recursive>
 800a8da:	bf00      	nop
 800a8dc:	24000690 	.word	0x24000690

0800a8e0 <__malloc_unlock>:
 800a8e0:	4801      	ldr	r0, [pc, #4]	@ (800a8e8 <__malloc_unlock+0x8>)
 800a8e2:	f7ff b90d 	b.w	8009b00 <__retarget_lock_release_recursive>
 800a8e6:	bf00      	nop
 800a8e8:	24000690 	.word	0x24000690

0800a8ec <_Balloc>:
 800a8ec:	b570      	push	{r4, r5, r6, lr}
 800a8ee:	69c6      	ldr	r6, [r0, #28]
 800a8f0:	4604      	mov	r4, r0
 800a8f2:	460d      	mov	r5, r1
 800a8f4:	b976      	cbnz	r6, 800a914 <_Balloc+0x28>
 800a8f6:	2010      	movs	r0, #16
 800a8f8:	f7ff ff42 	bl	800a780 <malloc>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	61e0      	str	r0, [r4, #28]
 800a900:	b920      	cbnz	r0, 800a90c <_Balloc+0x20>
 800a902:	4b18      	ldr	r3, [pc, #96]	@ (800a964 <_Balloc+0x78>)
 800a904:	4818      	ldr	r0, [pc, #96]	@ (800a968 <_Balloc+0x7c>)
 800a906:	216b      	movs	r1, #107	@ 0x6b
 800a908:	f000 fdfc 	bl	800b504 <__assert_func>
 800a90c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a910:	6006      	str	r6, [r0, #0]
 800a912:	60c6      	str	r6, [r0, #12]
 800a914:	69e6      	ldr	r6, [r4, #28]
 800a916:	68f3      	ldr	r3, [r6, #12]
 800a918:	b183      	cbz	r3, 800a93c <_Balloc+0x50>
 800a91a:	69e3      	ldr	r3, [r4, #28]
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a922:	b9b8      	cbnz	r0, 800a954 <_Balloc+0x68>
 800a924:	2101      	movs	r1, #1
 800a926:	fa01 f605 	lsl.w	r6, r1, r5
 800a92a:	1d72      	adds	r2, r6, #5
 800a92c:	0092      	lsls	r2, r2, #2
 800a92e:	4620      	mov	r0, r4
 800a930:	f000 fe06 	bl	800b540 <_calloc_r>
 800a934:	b160      	cbz	r0, 800a950 <_Balloc+0x64>
 800a936:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a93a:	e00e      	b.n	800a95a <_Balloc+0x6e>
 800a93c:	2221      	movs	r2, #33	@ 0x21
 800a93e:	2104      	movs	r1, #4
 800a940:	4620      	mov	r0, r4
 800a942:	f000 fdfd 	bl	800b540 <_calloc_r>
 800a946:	69e3      	ldr	r3, [r4, #28]
 800a948:	60f0      	str	r0, [r6, #12]
 800a94a:	68db      	ldr	r3, [r3, #12]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d1e4      	bne.n	800a91a <_Balloc+0x2e>
 800a950:	2000      	movs	r0, #0
 800a952:	bd70      	pop	{r4, r5, r6, pc}
 800a954:	6802      	ldr	r2, [r0, #0]
 800a956:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a95a:	2300      	movs	r3, #0
 800a95c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a960:	e7f7      	b.n	800a952 <_Balloc+0x66>
 800a962:	bf00      	nop
 800a964:	0800bb9d 	.word	0x0800bb9d
 800a968:	0800bc1d 	.word	0x0800bc1d

0800a96c <_Bfree>:
 800a96c:	b570      	push	{r4, r5, r6, lr}
 800a96e:	69c6      	ldr	r6, [r0, #28]
 800a970:	4605      	mov	r5, r0
 800a972:	460c      	mov	r4, r1
 800a974:	b976      	cbnz	r6, 800a994 <_Bfree+0x28>
 800a976:	2010      	movs	r0, #16
 800a978:	f7ff ff02 	bl	800a780 <malloc>
 800a97c:	4602      	mov	r2, r0
 800a97e:	61e8      	str	r0, [r5, #28]
 800a980:	b920      	cbnz	r0, 800a98c <_Bfree+0x20>
 800a982:	4b09      	ldr	r3, [pc, #36]	@ (800a9a8 <_Bfree+0x3c>)
 800a984:	4809      	ldr	r0, [pc, #36]	@ (800a9ac <_Bfree+0x40>)
 800a986:	218f      	movs	r1, #143	@ 0x8f
 800a988:	f000 fdbc 	bl	800b504 <__assert_func>
 800a98c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a990:	6006      	str	r6, [r0, #0]
 800a992:	60c6      	str	r6, [r0, #12]
 800a994:	b13c      	cbz	r4, 800a9a6 <_Bfree+0x3a>
 800a996:	69eb      	ldr	r3, [r5, #28]
 800a998:	6862      	ldr	r2, [r4, #4]
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a9a0:	6021      	str	r1, [r4, #0]
 800a9a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a9a6:	bd70      	pop	{r4, r5, r6, pc}
 800a9a8:	0800bb9d 	.word	0x0800bb9d
 800a9ac:	0800bc1d 	.word	0x0800bc1d

0800a9b0 <__multadd>:
 800a9b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9b4:	690d      	ldr	r5, [r1, #16]
 800a9b6:	4607      	mov	r7, r0
 800a9b8:	460c      	mov	r4, r1
 800a9ba:	461e      	mov	r6, r3
 800a9bc:	f101 0c14 	add.w	ip, r1, #20
 800a9c0:	2000      	movs	r0, #0
 800a9c2:	f8dc 3000 	ldr.w	r3, [ip]
 800a9c6:	b299      	uxth	r1, r3
 800a9c8:	fb02 6101 	mla	r1, r2, r1, r6
 800a9cc:	0c1e      	lsrs	r6, r3, #16
 800a9ce:	0c0b      	lsrs	r3, r1, #16
 800a9d0:	fb02 3306 	mla	r3, r2, r6, r3
 800a9d4:	b289      	uxth	r1, r1
 800a9d6:	3001      	adds	r0, #1
 800a9d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a9dc:	4285      	cmp	r5, r0
 800a9de:	f84c 1b04 	str.w	r1, [ip], #4
 800a9e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a9e6:	dcec      	bgt.n	800a9c2 <__multadd+0x12>
 800a9e8:	b30e      	cbz	r6, 800aa2e <__multadd+0x7e>
 800a9ea:	68a3      	ldr	r3, [r4, #8]
 800a9ec:	42ab      	cmp	r3, r5
 800a9ee:	dc19      	bgt.n	800aa24 <__multadd+0x74>
 800a9f0:	6861      	ldr	r1, [r4, #4]
 800a9f2:	4638      	mov	r0, r7
 800a9f4:	3101      	adds	r1, #1
 800a9f6:	f7ff ff79 	bl	800a8ec <_Balloc>
 800a9fa:	4680      	mov	r8, r0
 800a9fc:	b928      	cbnz	r0, 800aa0a <__multadd+0x5a>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	4b0c      	ldr	r3, [pc, #48]	@ (800aa34 <__multadd+0x84>)
 800aa02:	480d      	ldr	r0, [pc, #52]	@ (800aa38 <__multadd+0x88>)
 800aa04:	21ba      	movs	r1, #186	@ 0xba
 800aa06:	f000 fd7d 	bl	800b504 <__assert_func>
 800aa0a:	6922      	ldr	r2, [r4, #16]
 800aa0c:	3202      	adds	r2, #2
 800aa0e:	f104 010c 	add.w	r1, r4, #12
 800aa12:	0092      	lsls	r2, r2, #2
 800aa14:	300c      	adds	r0, #12
 800aa16:	f7ff f874 	bl	8009b02 <memcpy>
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	4638      	mov	r0, r7
 800aa1e:	f7ff ffa5 	bl	800a96c <_Bfree>
 800aa22:	4644      	mov	r4, r8
 800aa24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aa28:	3501      	adds	r5, #1
 800aa2a:	615e      	str	r6, [r3, #20]
 800aa2c:	6125      	str	r5, [r4, #16]
 800aa2e:	4620      	mov	r0, r4
 800aa30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa34:	0800bc0c 	.word	0x0800bc0c
 800aa38:	0800bc1d 	.word	0x0800bc1d

0800aa3c <__hi0bits>:
 800aa3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800aa40:	4603      	mov	r3, r0
 800aa42:	bf36      	itet	cc
 800aa44:	0403      	lslcc	r3, r0, #16
 800aa46:	2000      	movcs	r0, #0
 800aa48:	2010      	movcc	r0, #16
 800aa4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa4e:	bf3c      	itt	cc
 800aa50:	021b      	lslcc	r3, r3, #8
 800aa52:	3008      	addcc	r0, #8
 800aa54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa58:	bf3c      	itt	cc
 800aa5a:	011b      	lslcc	r3, r3, #4
 800aa5c:	3004      	addcc	r0, #4
 800aa5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa62:	bf3c      	itt	cc
 800aa64:	009b      	lslcc	r3, r3, #2
 800aa66:	3002      	addcc	r0, #2
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	db05      	blt.n	800aa78 <__hi0bits+0x3c>
 800aa6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800aa70:	f100 0001 	add.w	r0, r0, #1
 800aa74:	bf08      	it	eq
 800aa76:	2020      	moveq	r0, #32
 800aa78:	4770      	bx	lr

0800aa7a <__lo0bits>:
 800aa7a:	6803      	ldr	r3, [r0, #0]
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	f013 0007 	ands.w	r0, r3, #7
 800aa82:	d00b      	beq.n	800aa9c <__lo0bits+0x22>
 800aa84:	07d9      	lsls	r1, r3, #31
 800aa86:	d421      	bmi.n	800aacc <__lo0bits+0x52>
 800aa88:	0798      	lsls	r0, r3, #30
 800aa8a:	bf49      	itett	mi
 800aa8c:	085b      	lsrmi	r3, r3, #1
 800aa8e:	089b      	lsrpl	r3, r3, #2
 800aa90:	2001      	movmi	r0, #1
 800aa92:	6013      	strmi	r3, [r2, #0]
 800aa94:	bf5c      	itt	pl
 800aa96:	6013      	strpl	r3, [r2, #0]
 800aa98:	2002      	movpl	r0, #2
 800aa9a:	4770      	bx	lr
 800aa9c:	b299      	uxth	r1, r3
 800aa9e:	b909      	cbnz	r1, 800aaa4 <__lo0bits+0x2a>
 800aaa0:	0c1b      	lsrs	r3, r3, #16
 800aaa2:	2010      	movs	r0, #16
 800aaa4:	b2d9      	uxtb	r1, r3
 800aaa6:	b909      	cbnz	r1, 800aaac <__lo0bits+0x32>
 800aaa8:	3008      	adds	r0, #8
 800aaaa:	0a1b      	lsrs	r3, r3, #8
 800aaac:	0719      	lsls	r1, r3, #28
 800aaae:	bf04      	itt	eq
 800aab0:	091b      	lsreq	r3, r3, #4
 800aab2:	3004      	addeq	r0, #4
 800aab4:	0799      	lsls	r1, r3, #30
 800aab6:	bf04      	itt	eq
 800aab8:	089b      	lsreq	r3, r3, #2
 800aaba:	3002      	addeq	r0, #2
 800aabc:	07d9      	lsls	r1, r3, #31
 800aabe:	d403      	bmi.n	800aac8 <__lo0bits+0x4e>
 800aac0:	085b      	lsrs	r3, r3, #1
 800aac2:	f100 0001 	add.w	r0, r0, #1
 800aac6:	d003      	beq.n	800aad0 <__lo0bits+0x56>
 800aac8:	6013      	str	r3, [r2, #0]
 800aaca:	4770      	bx	lr
 800aacc:	2000      	movs	r0, #0
 800aace:	4770      	bx	lr
 800aad0:	2020      	movs	r0, #32
 800aad2:	4770      	bx	lr

0800aad4 <__i2b>:
 800aad4:	b510      	push	{r4, lr}
 800aad6:	460c      	mov	r4, r1
 800aad8:	2101      	movs	r1, #1
 800aada:	f7ff ff07 	bl	800a8ec <_Balloc>
 800aade:	4602      	mov	r2, r0
 800aae0:	b928      	cbnz	r0, 800aaee <__i2b+0x1a>
 800aae2:	4b05      	ldr	r3, [pc, #20]	@ (800aaf8 <__i2b+0x24>)
 800aae4:	4805      	ldr	r0, [pc, #20]	@ (800aafc <__i2b+0x28>)
 800aae6:	f240 1145 	movw	r1, #325	@ 0x145
 800aaea:	f000 fd0b 	bl	800b504 <__assert_func>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	6144      	str	r4, [r0, #20]
 800aaf2:	6103      	str	r3, [r0, #16]
 800aaf4:	bd10      	pop	{r4, pc}
 800aaf6:	bf00      	nop
 800aaf8:	0800bc0c 	.word	0x0800bc0c
 800aafc:	0800bc1d 	.word	0x0800bc1d

0800ab00 <__multiply>:
 800ab00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab04:	4617      	mov	r7, r2
 800ab06:	690a      	ldr	r2, [r1, #16]
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	bfa8      	it	ge
 800ab0e:	463b      	movge	r3, r7
 800ab10:	4689      	mov	r9, r1
 800ab12:	bfa4      	itt	ge
 800ab14:	460f      	movge	r7, r1
 800ab16:	4699      	movge	r9, r3
 800ab18:	693d      	ldr	r5, [r7, #16]
 800ab1a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ab1e:	68bb      	ldr	r3, [r7, #8]
 800ab20:	6879      	ldr	r1, [r7, #4]
 800ab22:	eb05 060a 	add.w	r6, r5, sl
 800ab26:	42b3      	cmp	r3, r6
 800ab28:	b085      	sub	sp, #20
 800ab2a:	bfb8      	it	lt
 800ab2c:	3101      	addlt	r1, #1
 800ab2e:	f7ff fedd 	bl	800a8ec <_Balloc>
 800ab32:	b930      	cbnz	r0, 800ab42 <__multiply+0x42>
 800ab34:	4602      	mov	r2, r0
 800ab36:	4b41      	ldr	r3, [pc, #260]	@ (800ac3c <__multiply+0x13c>)
 800ab38:	4841      	ldr	r0, [pc, #260]	@ (800ac40 <__multiply+0x140>)
 800ab3a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ab3e:	f000 fce1 	bl	800b504 <__assert_func>
 800ab42:	f100 0414 	add.w	r4, r0, #20
 800ab46:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ab4a:	4623      	mov	r3, r4
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	4573      	cmp	r3, lr
 800ab50:	d320      	bcc.n	800ab94 <__multiply+0x94>
 800ab52:	f107 0814 	add.w	r8, r7, #20
 800ab56:	f109 0114 	add.w	r1, r9, #20
 800ab5a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ab5e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ab62:	9302      	str	r3, [sp, #8]
 800ab64:	1beb      	subs	r3, r5, r7
 800ab66:	3b15      	subs	r3, #21
 800ab68:	f023 0303 	bic.w	r3, r3, #3
 800ab6c:	3304      	adds	r3, #4
 800ab6e:	3715      	adds	r7, #21
 800ab70:	42bd      	cmp	r5, r7
 800ab72:	bf38      	it	cc
 800ab74:	2304      	movcc	r3, #4
 800ab76:	9301      	str	r3, [sp, #4]
 800ab78:	9b02      	ldr	r3, [sp, #8]
 800ab7a:	9103      	str	r1, [sp, #12]
 800ab7c:	428b      	cmp	r3, r1
 800ab7e:	d80c      	bhi.n	800ab9a <__multiply+0x9a>
 800ab80:	2e00      	cmp	r6, #0
 800ab82:	dd03      	ble.n	800ab8c <__multiply+0x8c>
 800ab84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d055      	beq.n	800ac38 <__multiply+0x138>
 800ab8c:	6106      	str	r6, [r0, #16]
 800ab8e:	b005      	add	sp, #20
 800ab90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab94:	f843 2b04 	str.w	r2, [r3], #4
 800ab98:	e7d9      	b.n	800ab4e <__multiply+0x4e>
 800ab9a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ab9e:	f1ba 0f00 	cmp.w	sl, #0
 800aba2:	d01f      	beq.n	800abe4 <__multiply+0xe4>
 800aba4:	46c4      	mov	ip, r8
 800aba6:	46a1      	mov	r9, r4
 800aba8:	2700      	movs	r7, #0
 800abaa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800abae:	f8d9 3000 	ldr.w	r3, [r9]
 800abb2:	fa1f fb82 	uxth.w	fp, r2
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	fb0a 330b 	mla	r3, sl, fp, r3
 800abbc:	443b      	add	r3, r7
 800abbe:	f8d9 7000 	ldr.w	r7, [r9]
 800abc2:	0c12      	lsrs	r2, r2, #16
 800abc4:	0c3f      	lsrs	r7, r7, #16
 800abc6:	fb0a 7202 	mla	r2, sl, r2, r7
 800abca:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800abce:	b29b      	uxth	r3, r3
 800abd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800abd4:	4565      	cmp	r5, ip
 800abd6:	f849 3b04 	str.w	r3, [r9], #4
 800abda:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800abde:	d8e4      	bhi.n	800abaa <__multiply+0xaa>
 800abe0:	9b01      	ldr	r3, [sp, #4]
 800abe2:	50e7      	str	r7, [r4, r3]
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800abea:	3104      	adds	r1, #4
 800abec:	f1b9 0f00 	cmp.w	r9, #0
 800abf0:	d020      	beq.n	800ac34 <__multiply+0x134>
 800abf2:	6823      	ldr	r3, [r4, #0]
 800abf4:	4647      	mov	r7, r8
 800abf6:	46a4      	mov	ip, r4
 800abf8:	f04f 0a00 	mov.w	sl, #0
 800abfc:	f8b7 b000 	ldrh.w	fp, [r7]
 800ac00:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ac04:	fb09 220b 	mla	r2, r9, fp, r2
 800ac08:	4452      	add	r2, sl
 800ac0a:	b29b      	uxth	r3, r3
 800ac0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac10:	f84c 3b04 	str.w	r3, [ip], #4
 800ac14:	f857 3b04 	ldr.w	r3, [r7], #4
 800ac18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ac1c:	f8bc 3000 	ldrh.w	r3, [ip]
 800ac20:	fb09 330a 	mla	r3, r9, sl, r3
 800ac24:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ac28:	42bd      	cmp	r5, r7
 800ac2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ac2e:	d8e5      	bhi.n	800abfc <__multiply+0xfc>
 800ac30:	9a01      	ldr	r2, [sp, #4]
 800ac32:	50a3      	str	r3, [r4, r2]
 800ac34:	3404      	adds	r4, #4
 800ac36:	e79f      	b.n	800ab78 <__multiply+0x78>
 800ac38:	3e01      	subs	r6, #1
 800ac3a:	e7a1      	b.n	800ab80 <__multiply+0x80>
 800ac3c:	0800bc0c 	.word	0x0800bc0c
 800ac40:	0800bc1d 	.word	0x0800bc1d

0800ac44 <__pow5mult>:
 800ac44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac48:	4615      	mov	r5, r2
 800ac4a:	f012 0203 	ands.w	r2, r2, #3
 800ac4e:	4607      	mov	r7, r0
 800ac50:	460e      	mov	r6, r1
 800ac52:	d007      	beq.n	800ac64 <__pow5mult+0x20>
 800ac54:	4c25      	ldr	r4, [pc, #148]	@ (800acec <__pow5mult+0xa8>)
 800ac56:	3a01      	subs	r2, #1
 800ac58:	2300      	movs	r3, #0
 800ac5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ac5e:	f7ff fea7 	bl	800a9b0 <__multadd>
 800ac62:	4606      	mov	r6, r0
 800ac64:	10ad      	asrs	r5, r5, #2
 800ac66:	d03d      	beq.n	800ace4 <__pow5mult+0xa0>
 800ac68:	69fc      	ldr	r4, [r7, #28]
 800ac6a:	b97c      	cbnz	r4, 800ac8c <__pow5mult+0x48>
 800ac6c:	2010      	movs	r0, #16
 800ac6e:	f7ff fd87 	bl	800a780 <malloc>
 800ac72:	4602      	mov	r2, r0
 800ac74:	61f8      	str	r0, [r7, #28]
 800ac76:	b928      	cbnz	r0, 800ac84 <__pow5mult+0x40>
 800ac78:	4b1d      	ldr	r3, [pc, #116]	@ (800acf0 <__pow5mult+0xac>)
 800ac7a:	481e      	ldr	r0, [pc, #120]	@ (800acf4 <__pow5mult+0xb0>)
 800ac7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ac80:	f000 fc40 	bl	800b504 <__assert_func>
 800ac84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ac88:	6004      	str	r4, [r0, #0]
 800ac8a:	60c4      	str	r4, [r0, #12]
 800ac8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ac90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ac94:	b94c      	cbnz	r4, 800acaa <__pow5mult+0x66>
 800ac96:	f240 2171 	movw	r1, #625	@ 0x271
 800ac9a:	4638      	mov	r0, r7
 800ac9c:	f7ff ff1a 	bl	800aad4 <__i2b>
 800aca0:	2300      	movs	r3, #0
 800aca2:	f8c8 0008 	str.w	r0, [r8, #8]
 800aca6:	4604      	mov	r4, r0
 800aca8:	6003      	str	r3, [r0, #0]
 800acaa:	f04f 0900 	mov.w	r9, #0
 800acae:	07eb      	lsls	r3, r5, #31
 800acb0:	d50a      	bpl.n	800acc8 <__pow5mult+0x84>
 800acb2:	4631      	mov	r1, r6
 800acb4:	4622      	mov	r2, r4
 800acb6:	4638      	mov	r0, r7
 800acb8:	f7ff ff22 	bl	800ab00 <__multiply>
 800acbc:	4631      	mov	r1, r6
 800acbe:	4680      	mov	r8, r0
 800acc0:	4638      	mov	r0, r7
 800acc2:	f7ff fe53 	bl	800a96c <_Bfree>
 800acc6:	4646      	mov	r6, r8
 800acc8:	106d      	asrs	r5, r5, #1
 800acca:	d00b      	beq.n	800ace4 <__pow5mult+0xa0>
 800accc:	6820      	ldr	r0, [r4, #0]
 800acce:	b938      	cbnz	r0, 800ace0 <__pow5mult+0x9c>
 800acd0:	4622      	mov	r2, r4
 800acd2:	4621      	mov	r1, r4
 800acd4:	4638      	mov	r0, r7
 800acd6:	f7ff ff13 	bl	800ab00 <__multiply>
 800acda:	6020      	str	r0, [r4, #0]
 800acdc:	f8c0 9000 	str.w	r9, [r0]
 800ace0:	4604      	mov	r4, r0
 800ace2:	e7e4      	b.n	800acae <__pow5mult+0x6a>
 800ace4:	4630      	mov	r0, r6
 800ace6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acea:	bf00      	nop
 800acec:	0800bcd0 	.word	0x0800bcd0
 800acf0:	0800bb9d 	.word	0x0800bb9d
 800acf4:	0800bc1d 	.word	0x0800bc1d

0800acf8 <__lshift>:
 800acf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acfc:	460c      	mov	r4, r1
 800acfe:	6849      	ldr	r1, [r1, #4]
 800ad00:	6923      	ldr	r3, [r4, #16]
 800ad02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ad06:	68a3      	ldr	r3, [r4, #8]
 800ad08:	4607      	mov	r7, r0
 800ad0a:	4691      	mov	r9, r2
 800ad0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ad10:	f108 0601 	add.w	r6, r8, #1
 800ad14:	42b3      	cmp	r3, r6
 800ad16:	db0b      	blt.n	800ad30 <__lshift+0x38>
 800ad18:	4638      	mov	r0, r7
 800ad1a:	f7ff fde7 	bl	800a8ec <_Balloc>
 800ad1e:	4605      	mov	r5, r0
 800ad20:	b948      	cbnz	r0, 800ad36 <__lshift+0x3e>
 800ad22:	4602      	mov	r2, r0
 800ad24:	4b28      	ldr	r3, [pc, #160]	@ (800adc8 <__lshift+0xd0>)
 800ad26:	4829      	ldr	r0, [pc, #164]	@ (800adcc <__lshift+0xd4>)
 800ad28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ad2c:	f000 fbea 	bl	800b504 <__assert_func>
 800ad30:	3101      	adds	r1, #1
 800ad32:	005b      	lsls	r3, r3, #1
 800ad34:	e7ee      	b.n	800ad14 <__lshift+0x1c>
 800ad36:	2300      	movs	r3, #0
 800ad38:	f100 0114 	add.w	r1, r0, #20
 800ad3c:	f100 0210 	add.w	r2, r0, #16
 800ad40:	4618      	mov	r0, r3
 800ad42:	4553      	cmp	r3, sl
 800ad44:	db33      	blt.n	800adae <__lshift+0xb6>
 800ad46:	6920      	ldr	r0, [r4, #16]
 800ad48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ad4c:	f104 0314 	add.w	r3, r4, #20
 800ad50:	f019 091f 	ands.w	r9, r9, #31
 800ad54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ad58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ad5c:	d02b      	beq.n	800adb6 <__lshift+0xbe>
 800ad5e:	f1c9 0e20 	rsb	lr, r9, #32
 800ad62:	468a      	mov	sl, r1
 800ad64:	2200      	movs	r2, #0
 800ad66:	6818      	ldr	r0, [r3, #0]
 800ad68:	fa00 f009 	lsl.w	r0, r0, r9
 800ad6c:	4310      	orrs	r0, r2
 800ad6e:	f84a 0b04 	str.w	r0, [sl], #4
 800ad72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad76:	459c      	cmp	ip, r3
 800ad78:	fa22 f20e 	lsr.w	r2, r2, lr
 800ad7c:	d8f3      	bhi.n	800ad66 <__lshift+0x6e>
 800ad7e:	ebac 0304 	sub.w	r3, ip, r4
 800ad82:	3b15      	subs	r3, #21
 800ad84:	f023 0303 	bic.w	r3, r3, #3
 800ad88:	3304      	adds	r3, #4
 800ad8a:	f104 0015 	add.w	r0, r4, #21
 800ad8e:	4560      	cmp	r0, ip
 800ad90:	bf88      	it	hi
 800ad92:	2304      	movhi	r3, #4
 800ad94:	50ca      	str	r2, [r1, r3]
 800ad96:	b10a      	cbz	r2, 800ad9c <__lshift+0xa4>
 800ad98:	f108 0602 	add.w	r6, r8, #2
 800ad9c:	3e01      	subs	r6, #1
 800ad9e:	4638      	mov	r0, r7
 800ada0:	612e      	str	r6, [r5, #16]
 800ada2:	4621      	mov	r1, r4
 800ada4:	f7ff fde2 	bl	800a96c <_Bfree>
 800ada8:	4628      	mov	r0, r5
 800adaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adae:	f842 0f04 	str.w	r0, [r2, #4]!
 800adb2:	3301      	adds	r3, #1
 800adb4:	e7c5      	b.n	800ad42 <__lshift+0x4a>
 800adb6:	3904      	subs	r1, #4
 800adb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800adbc:	f841 2f04 	str.w	r2, [r1, #4]!
 800adc0:	459c      	cmp	ip, r3
 800adc2:	d8f9      	bhi.n	800adb8 <__lshift+0xc0>
 800adc4:	e7ea      	b.n	800ad9c <__lshift+0xa4>
 800adc6:	bf00      	nop
 800adc8:	0800bc0c 	.word	0x0800bc0c
 800adcc:	0800bc1d 	.word	0x0800bc1d

0800add0 <__mcmp>:
 800add0:	690a      	ldr	r2, [r1, #16]
 800add2:	4603      	mov	r3, r0
 800add4:	6900      	ldr	r0, [r0, #16]
 800add6:	1a80      	subs	r0, r0, r2
 800add8:	b530      	push	{r4, r5, lr}
 800adda:	d10e      	bne.n	800adfa <__mcmp+0x2a>
 800addc:	3314      	adds	r3, #20
 800adde:	3114      	adds	r1, #20
 800ade0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ade4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ade8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800adec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800adf0:	4295      	cmp	r5, r2
 800adf2:	d003      	beq.n	800adfc <__mcmp+0x2c>
 800adf4:	d205      	bcs.n	800ae02 <__mcmp+0x32>
 800adf6:	f04f 30ff 	mov.w	r0, #4294967295
 800adfa:	bd30      	pop	{r4, r5, pc}
 800adfc:	42a3      	cmp	r3, r4
 800adfe:	d3f3      	bcc.n	800ade8 <__mcmp+0x18>
 800ae00:	e7fb      	b.n	800adfa <__mcmp+0x2a>
 800ae02:	2001      	movs	r0, #1
 800ae04:	e7f9      	b.n	800adfa <__mcmp+0x2a>
	...

0800ae08 <__mdiff>:
 800ae08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae0c:	4689      	mov	r9, r1
 800ae0e:	4606      	mov	r6, r0
 800ae10:	4611      	mov	r1, r2
 800ae12:	4648      	mov	r0, r9
 800ae14:	4614      	mov	r4, r2
 800ae16:	f7ff ffdb 	bl	800add0 <__mcmp>
 800ae1a:	1e05      	subs	r5, r0, #0
 800ae1c:	d112      	bne.n	800ae44 <__mdiff+0x3c>
 800ae1e:	4629      	mov	r1, r5
 800ae20:	4630      	mov	r0, r6
 800ae22:	f7ff fd63 	bl	800a8ec <_Balloc>
 800ae26:	4602      	mov	r2, r0
 800ae28:	b928      	cbnz	r0, 800ae36 <__mdiff+0x2e>
 800ae2a:	4b3f      	ldr	r3, [pc, #252]	@ (800af28 <__mdiff+0x120>)
 800ae2c:	f240 2137 	movw	r1, #567	@ 0x237
 800ae30:	483e      	ldr	r0, [pc, #248]	@ (800af2c <__mdiff+0x124>)
 800ae32:	f000 fb67 	bl	800b504 <__assert_func>
 800ae36:	2301      	movs	r3, #1
 800ae38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ae3c:	4610      	mov	r0, r2
 800ae3e:	b003      	add	sp, #12
 800ae40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae44:	bfbc      	itt	lt
 800ae46:	464b      	movlt	r3, r9
 800ae48:	46a1      	movlt	r9, r4
 800ae4a:	4630      	mov	r0, r6
 800ae4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ae50:	bfba      	itte	lt
 800ae52:	461c      	movlt	r4, r3
 800ae54:	2501      	movlt	r5, #1
 800ae56:	2500      	movge	r5, #0
 800ae58:	f7ff fd48 	bl	800a8ec <_Balloc>
 800ae5c:	4602      	mov	r2, r0
 800ae5e:	b918      	cbnz	r0, 800ae68 <__mdiff+0x60>
 800ae60:	4b31      	ldr	r3, [pc, #196]	@ (800af28 <__mdiff+0x120>)
 800ae62:	f240 2145 	movw	r1, #581	@ 0x245
 800ae66:	e7e3      	b.n	800ae30 <__mdiff+0x28>
 800ae68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ae6c:	6926      	ldr	r6, [r4, #16]
 800ae6e:	60c5      	str	r5, [r0, #12]
 800ae70:	f109 0310 	add.w	r3, r9, #16
 800ae74:	f109 0514 	add.w	r5, r9, #20
 800ae78:	f104 0e14 	add.w	lr, r4, #20
 800ae7c:	f100 0b14 	add.w	fp, r0, #20
 800ae80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ae84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ae88:	9301      	str	r3, [sp, #4]
 800ae8a:	46d9      	mov	r9, fp
 800ae8c:	f04f 0c00 	mov.w	ip, #0
 800ae90:	9b01      	ldr	r3, [sp, #4]
 800ae92:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ae96:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ae9a:	9301      	str	r3, [sp, #4]
 800ae9c:	fa1f f38a 	uxth.w	r3, sl
 800aea0:	4619      	mov	r1, r3
 800aea2:	b283      	uxth	r3, r0
 800aea4:	1acb      	subs	r3, r1, r3
 800aea6:	0c00      	lsrs	r0, r0, #16
 800aea8:	4463      	add	r3, ip
 800aeaa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aeae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aeb8:	4576      	cmp	r6, lr
 800aeba:	f849 3b04 	str.w	r3, [r9], #4
 800aebe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aec2:	d8e5      	bhi.n	800ae90 <__mdiff+0x88>
 800aec4:	1b33      	subs	r3, r6, r4
 800aec6:	3b15      	subs	r3, #21
 800aec8:	f023 0303 	bic.w	r3, r3, #3
 800aecc:	3415      	adds	r4, #21
 800aece:	3304      	adds	r3, #4
 800aed0:	42a6      	cmp	r6, r4
 800aed2:	bf38      	it	cc
 800aed4:	2304      	movcc	r3, #4
 800aed6:	441d      	add	r5, r3
 800aed8:	445b      	add	r3, fp
 800aeda:	461e      	mov	r6, r3
 800aedc:	462c      	mov	r4, r5
 800aede:	4544      	cmp	r4, r8
 800aee0:	d30e      	bcc.n	800af00 <__mdiff+0xf8>
 800aee2:	f108 0103 	add.w	r1, r8, #3
 800aee6:	1b49      	subs	r1, r1, r5
 800aee8:	f021 0103 	bic.w	r1, r1, #3
 800aeec:	3d03      	subs	r5, #3
 800aeee:	45a8      	cmp	r8, r5
 800aef0:	bf38      	it	cc
 800aef2:	2100      	movcc	r1, #0
 800aef4:	440b      	add	r3, r1
 800aef6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aefa:	b191      	cbz	r1, 800af22 <__mdiff+0x11a>
 800aefc:	6117      	str	r7, [r2, #16]
 800aefe:	e79d      	b.n	800ae3c <__mdiff+0x34>
 800af00:	f854 1b04 	ldr.w	r1, [r4], #4
 800af04:	46e6      	mov	lr, ip
 800af06:	0c08      	lsrs	r0, r1, #16
 800af08:	fa1c fc81 	uxtah	ip, ip, r1
 800af0c:	4471      	add	r1, lr
 800af0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800af12:	b289      	uxth	r1, r1
 800af14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800af18:	f846 1b04 	str.w	r1, [r6], #4
 800af1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800af20:	e7dd      	b.n	800aede <__mdiff+0xd6>
 800af22:	3f01      	subs	r7, #1
 800af24:	e7e7      	b.n	800aef6 <__mdiff+0xee>
 800af26:	bf00      	nop
 800af28:	0800bc0c 	.word	0x0800bc0c
 800af2c:	0800bc1d 	.word	0x0800bc1d

0800af30 <__d2b>:
 800af30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af34:	460f      	mov	r7, r1
 800af36:	2101      	movs	r1, #1
 800af38:	ec59 8b10 	vmov	r8, r9, d0
 800af3c:	4616      	mov	r6, r2
 800af3e:	f7ff fcd5 	bl	800a8ec <_Balloc>
 800af42:	4604      	mov	r4, r0
 800af44:	b930      	cbnz	r0, 800af54 <__d2b+0x24>
 800af46:	4602      	mov	r2, r0
 800af48:	4b23      	ldr	r3, [pc, #140]	@ (800afd8 <__d2b+0xa8>)
 800af4a:	4824      	ldr	r0, [pc, #144]	@ (800afdc <__d2b+0xac>)
 800af4c:	f240 310f 	movw	r1, #783	@ 0x30f
 800af50:	f000 fad8 	bl	800b504 <__assert_func>
 800af54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af5c:	b10d      	cbz	r5, 800af62 <__d2b+0x32>
 800af5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800af62:	9301      	str	r3, [sp, #4]
 800af64:	f1b8 0300 	subs.w	r3, r8, #0
 800af68:	d023      	beq.n	800afb2 <__d2b+0x82>
 800af6a:	4668      	mov	r0, sp
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	f7ff fd84 	bl	800aa7a <__lo0bits>
 800af72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800af76:	b1d0      	cbz	r0, 800afae <__d2b+0x7e>
 800af78:	f1c0 0320 	rsb	r3, r0, #32
 800af7c:	fa02 f303 	lsl.w	r3, r2, r3
 800af80:	430b      	orrs	r3, r1
 800af82:	40c2      	lsrs	r2, r0
 800af84:	6163      	str	r3, [r4, #20]
 800af86:	9201      	str	r2, [sp, #4]
 800af88:	9b01      	ldr	r3, [sp, #4]
 800af8a:	61a3      	str	r3, [r4, #24]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	bf0c      	ite	eq
 800af90:	2201      	moveq	r2, #1
 800af92:	2202      	movne	r2, #2
 800af94:	6122      	str	r2, [r4, #16]
 800af96:	b1a5      	cbz	r5, 800afc2 <__d2b+0x92>
 800af98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800af9c:	4405      	add	r5, r0
 800af9e:	603d      	str	r5, [r7, #0]
 800afa0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800afa4:	6030      	str	r0, [r6, #0]
 800afa6:	4620      	mov	r0, r4
 800afa8:	b003      	add	sp, #12
 800afaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afae:	6161      	str	r1, [r4, #20]
 800afb0:	e7ea      	b.n	800af88 <__d2b+0x58>
 800afb2:	a801      	add	r0, sp, #4
 800afb4:	f7ff fd61 	bl	800aa7a <__lo0bits>
 800afb8:	9b01      	ldr	r3, [sp, #4]
 800afba:	6163      	str	r3, [r4, #20]
 800afbc:	3020      	adds	r0, #32
 800afbe:	2201      	movs	r2, #1
 800afc0:	e7e8      	b.n	800af94 <__d2b+0x64>
 800afc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800afc6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800afca:	6038      	str	r0, [r7, #0]
 800afcc:	6918      	ldr	r0, [r3, #16]
 800afce:	f7ff fd35 	bl	800aa3c <__hi0bits>
 800afd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800afd6:	e7e5      	b.n	800afa4 <__d2b+0x74>
 800afd8:	0800bc0c 	.word	0x0800bc0c
 800afdc:	0800bc1d 	.word	0x0800bc1d

0800afe0 <__sfputc_r>:
 800afe0:	6893      	ldr	r3, [r2, #8]
 800afe2:	3b01      	subs	r3, #1
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	b410      	push	{r4}
 800afe8:	6093      	str	r3, [r2, #8]
 800afea:	da08      	bge.n	800affe <__sfputc_r+0x1e>
 800afec:	6994      	ldr	r4, [r2, #24]
 800afee:	42a3      	cmp	r3, r4
 800aff0:	db01      	blt.n	800aff6 <__sfputc_r+0x16>
 800aff2:	290a      	cmp	r1, #10
 800aff4:	d103      	bne.n	800affe <__sfputc_r+0x1e>
 800aff6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800affa:	f000 b9df 	b.w	800b3bc <__swbuf_r>
 800affe:	6813      	ldr	r3, [r2, #0]
 800b000:	1c58      	adds	r0, r3, #1
 800b002:	6010      	str	r0, [r2, #0]
 800b004:	7019      	strb	r1, [r3, #0]
 800b006:	4608      	mov	r0, r1
 800b008:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b00c:	4770      	bx	lr

0800b00e <__sfputs_r>:
 800b00e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b010:	4606      	mov	r6, r0
 800b012:	460f      	mov	r7, r1
 800b014:	4614      	mov	r4, r2
 800b016:	18d5      	adds	r5, r2, r3
 800b018:	42ac      	cmp	r4, r5
 800b01a:	d101      	bne.n	800b020 <__sfputs_r+0x12>
 800b01c:	2000      	movs	r0, #0
 800b01e:	e007      	b.n	800b030 <__sfputs_r+0x22>
 800b020:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b024:	463a      	mov	r2, r7
 800b026:	4630      	mov	r0, r6
 800b028:	f7ff ffda 	bl	800afe0 <__sfputc_r>
 800b02c:	1c43      	adds	r3, r0, #1
 800b02e:	d1f3      	bne.n	800b018 <__sfputs_r+0xa>
 800b030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b034 <_vfiprintf_r>:
 800b034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b038:	460d      	mov	r5, r1
 800b03a:	b09d      	sub	sp, #116	@ 0x74
 800b03c:	4614      	mov	r4, r2
 800b03e:	4698      	mov	r8, r3
 800b040:	4606      	mov	r6, r0
 800b042:	b118      	cbz	r0, 800b04c <_vfiprintf_r+0x18>
 800b044:	6a03      	ldr	r3, [r0, #32]
 800b046:	b90b      	cbnz	r3, 800b04c <_vfiprintf_r+0x18>
 800b048:	f7fe fc50 	bl	80098ec <__sinit>
 800b04c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b04e:	07d9      	lsls	r1, r3, #31
 800b050:	d405      	bmi.n	800b05e <_vfiprintf_r+0x2a>
 800b052:	89ab      	ldrh	r3, [r5, #12]
 800b054:	059a      	lsls	r2, r3, #22
 800b056:	d402      	bmi.n	800b05e <_vfiprintf_r+0x2a>
 800b058:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b05a:	f7fe fd50 	bl	8009afe <__retarget_lock_acquire_recursive>
 800b05e:	89ab      	ldrh	r3, [r5, #12]
 800b060:	071b      	lsls	r3, r3, #28
 800b062:	d501      	bpl.n	800b068 <_vfiprintf_r+0x34>
 800b064:	692b      	ldr	r3, [r5, #16]
 800b066:	b99b      	cbnz	r3, 800b090 <_vfiprintf_r+0x5c>
 800b068:	4629      	mov	r1, r5
 800b06a:	4630      	mov	r0, r6
 800b06c:	f000 f9e4 	bl	800b438 <__swsetup_r>
 800b070:	b170      	cbz	r0, 800b090 <_vfiprintf_r+0x5c>
 800b072:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b074:	07dc      	lsls	r4, r3, #31
 800b076:	d504      	bpl.n	800b082 <_vfiprintf_r+0x4e>
 800b078:	f04f 30ff 	mov.w	r0, #4294967295
 800b07c:	b01d      	add	sp, #116	@ 0x74
 800b07e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b082:	89ab      	ldrh	r3, [r5, #12]
 800b084:	0598      	lsls	r0, r3, #22
 800b086:	d4f7      	bmi.n	800b078 <_vfiprintf_r+0x44>
 800b088:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b08a:	f7fe fd39 	bl	8009b00 <__retarget_lock_release_recursive>
 800b08e:	e7f3      	b.n	800b078 <_vfiprintf_r+0x44>
 800b090:	2300      	movs	r3, #0
 800b092:	9309      	str	r3, [sp, #36]	@ 0x24
 800b094:	2320      	movs	r3, #32
 800b096:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b09a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b09e:	2330      	movs	r3, #48	@ 0x30
 800b0a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b250 <_vfiprintf_r+0x21c>
 800b0a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b0a8:	f04f 0901 	mov.w	r9, #1
 800b0ac:	4623      	mov	r3, r4
 800b0ae:	469a      	mov	sl, r3
 800b0b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0b4:	b10a      	cbz	r2, 800b0ba <_vfiprintf_r+0x86>
 800b0b6:	2a25      	cmp	r2, #37	@ 0x25
 800b0b8:	d1f9      	bne.n	800b0ae <_vfiprintf_r+0x7a>
 800b0ba:	ebba 0b04 	subs.w	fp, sl, r4
 800b0be:	d00b      	beq.n	800b0d8 <_vfiprintf_r+0xa4>
 800b0c0:	465b      	mov	r3, fp
 800b0c2:	4622      	mov	r2, r4
 800b0c4:	4629      	mov	r1, r5
 800b0c6:	4630      	mov	r0, r6
 800b0c8:	f7ff ffa1 	bl	800b00e <__sfputs_r>
 800b0cc:	3001      	adds	r0, #1
 800b0ce:	f000 80a7 	beq.w	800b220 <_vfiprintf_r+0x1ec>
 800b0d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0d4:	445a      	add	r2, fp
 800b0d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	f000 809f 	beq.w	800b220 <_vfiprintf_r+0x1ec>
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b0e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0ec:	f10a 0a01 	add.w	sl, sl, #1
 800b0f0:	9304      	str	r3, [sp, #16]
 800b0f2:	9307      	str	r3, [sp, #28]
 800b0f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0f8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0fa:	4654      	mov	r4, sl
 800b0fc:	2205      	movs	r2, #5
 800b0fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b102:	4853      	ldr	r0, [pc, #332]	@ (800b250 <_vfiprintf_r+0x21c>)
 800b104:	f7f5 f8ec 	bl	80002e0 <memchr>
 800b108:	9a04      	ldr	r2, [sp, #16]
 800b10a:	b9d8      	cbnz	r0, 800b144 <_vfiprintf_r+0x110>
 800b10c:	06d1      	lsls	r1, r2, #27
 800b10e:	bf44      	itt	mi
 800b110:	2320      	movmi	r3, #32
 800b112:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b116:	0713      	lsls	r3, r2, #28
 800b118:	bf44      	itt	mi
 800b11a:	232b      	movmi	r3, #43	@ 0x2b
 800b11c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b120:	f89a 3000 	ldrb.w	r3, [sl]
 800b124:	2b2a      	cmp	r3, #42	@ 0x2a
 800b126:	d015      	beq.n	800b154 <_vfiprintf_r+0x120>
 800b128:	9a07      	ldr	r2, [sp, #28]
 800b12a:	4654      	mov	r4, sl
 800b12c:	2000      	movs	r0, #0
 800b12e:	f04f 0c0a 	mov.w	ip, #10
 800b132:	4621      	mov	r1, r4
 800b134:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b138:	3b30      	subs	r3, #48	@ 0x30
 800b13a:	2b09      	cmp	r3, #9
 800b13c:	d94b      	bls.n	800b1d6 <_vfiprintf_r+0x1a2>
 800b13e:	b1b0      	cbz	r0, 800b16e <_vfiprintf_r+0x13a>
 800b140:	9207      	str	r2, [sp, #28]
 800b142:	e014      	b.n	800b16e <_vfiprintf_r+0x13a>
 800b144:	eba0 0308 	sub.w	r3, r0, r8
 800b148:	fa09 f303 	lsl.w	r3, r9, r3
 800b14c:	4313      	orrs	r3, r2
 800b14e:	9304      	str	r3, [sp, #16]
 800b150:	46a2      	mov	sl, r4
 800b152:	e7d2      	b.n	800b0fa <_vfiprintf_r+0xc6>
 800b154:	9b03      	ldr	r3, [sp, #12]
 800b156:	1d19      	adds	r1, r3, #4
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	9103      	str	r1, [sp, #12]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	bfbb      	ittet	lt
 800b160:	425b      	neglt	r3, r3
 800b162:	f042 0202 	orrlt.w	r2, r2, #2
 800b166:	9307      	strge	r3, [sp, #28]
 800b168:	9307      	strlt	r3, [sp, #28]
 800b16a:	bfb8      	it	lt
 800b16c:	9204      	strlt	r2, [sp, #16]
 800b16e:	7823      	ldrb	r3, [r4, #0]
 800b170:	2b2e      	cmp	r3, #46	@ 0x2e
 800b172:	d10a      	bne.n	800b18a <_vfiprintf_r+0x156>
 800b174:	7863      	ldrb	r3, [r4, #1]
 800b176:	2b2a      	cmp	r3, #42	@ 0x2a
 800b178:	d132      	bne.n	800b1e0 <_vfiprintf_r+0x1ac>
 800b17a:	9b03      	ldr	r3, [sp, #12]
 800b17c:	1d1a      	adds	r2, r3, #4
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	9203      	str	r2, [sp, #12]
 800b182:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b186:	3402      	adds	r4, #2
 800b188:	9305      	str	r3, [sp, #20]
 800b18a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b260 <_vfiprintf_r+0x22c>
 800b18e:	7821      	ldrb	r1, [r4, #0]
 800b190:	2203      	movs	r2, #3
 800b192:	4650      	mov	r0, sl
 800b194:	f7f5 f8a4 	bl	80002e0 <memchr>
 800b198:	b138      	cbz	r0, 800b1aa <_vfiprintf_r+0x176>
 800b19a:	9b04      	ldr	r3, [sp, #16]
 800b19c:	eba0 000a 	sub.w	r0, r0, sl
 800b1a0:	2240      	movs	r2, #64	@ 0x40
 800b1a2:	4082      	lsls	r2, r0
 800b1a4:	4313      	orrs	r3, r2
 800b1a6:	3401      	adds	r4, #1
 800b1a8:	9304      	str	r3, [sp, #16]
 800b1aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ae:	4829      	ldr	r0, [pc, #164]	@ (800b254 <_vfiprintf_r+0x220>)
 800b1b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b1b4:	2206      	movs	r2, #6
 800b1b6:	f7f5 f893 	bl	80002e0 <memchr>
 800b1ba:	2800      	cmp	r0, #0
 800b1bc:	d03f      	beq.n	800b23e <_vfiprintf_r+0x20a>
 800b1be:	4b26      	ldr	r3, [pc, #152]	@ (800b258 <_vfiprintf_r+0x224>)
 800b1c0:	bb1b      	cbnz	r3, 800b20a <_vfiprintf_r+0x1d6>
 800b1c2:	9b03      	ldr	r3, [sp, #12]
 800b1c4:	3307      	adds	r3, #7
 800b1c6:	f023 0307 	bic.w	r3, r3, #7
 800b1ca:	3308      	adds	r3, #8
 800b1cc:	9303      	str	r3, [sp, #12]
 800b1ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1d0:	443b      	add	r3, r7
 800b1d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1d4:	e76a      	b.n	800b0ac <_vfiprintf_r+0x78>
 800b1d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1da:	460c      	mov	r4, r1
 800b1dc:	2001      	movs	r0, #1
 800b1de:	e7a8      	b.n	800b132 <_vfiprintf_r+0xfe>
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	3401      	adds	r4, #1
 800b1e4:	9305      	str	r3, [sp, #20]
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	f04f 0c0a 	mov.w	ip, #10
 800b1ec:	4620      	mov	r0, r4
 800b1ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1f2:	3a30      	subs	r2, #48	@ 0x30
 800b1f4:	2a09      	cmp	r2, #9
 800b1f6:	d903      	bls.n	800b200 <_vfiprintf_r+0x1cc>
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d0c6      	beq.n	800b18a <_vfiprintf_r+0x156>
 800b1fc:	9105      	str	r1, [sp, #20]
 800b1fe:	e7c4      	b.n	800b18a <_vfiprintf_r+0x156>
 800b200:	fb0c 2101 	mla	r1, ip, r1, r2
 800b204:	4604      	mov	r4, r0
 800b206:	2301      	movs	r3, #1
 800b208:	e7f0      	b.n	800b1ec <_vfiprintf_r+0x1b8>
 800b20a:	ab03      	add	r3, sp, #12
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	462a      	mov	r2, r5
 800b210:	4b12      	ldr	r3, [pc, #72]	@ (800b25c <_vfiprintf_r+0x228>)
 800b212:	a904      	add	r1, sp, #16
 800b214:	4630      	mov	r0, r6
 800b216:	f7fd ff37 	bl	8009088 <_printf_float>
 800b21a:	4607      	mov	r7, r0
 800b21c:	1c78      	adds	r0, r7, #1
 800b21e:	d1d6      	bne.n	800b1ce <_vfiprintf_r+0x19a>
 800b220:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b222:	07d9      	lsls	r1, r3, #31
 800b224:	d405      	bmi.n	800b232 <_vfiprintf_r+0x1fe>
 800b226:	89ab      	ldrh	r3, [r5, #12]
 800b228:	059a      	lsls	r2, r3, #22
 800b22a:	d402      	bmi.n	800b232 <_vfiprintf_r+0x1fe>
 800b22c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b22e:	f7fe fc67 	bl	8009b00 <__retarget_lock_release_recursive>
 800b232:	89ab      	ldrh	r3, [r5, #12]
 800b234:	065b      	lsls	r3, r3, #25
 800b236:	f53f af1f 	bmi.w	800b078 <_vfiprintf_r+0x44>
 800b23a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b23c:	e71e      	b.n	800b07c <_vfiprintf_r+0x48>
 800b23e:	ab03      	add	r3, sp, #12
 800b240:	9300      	str	r3, [sp, #0]
 800b242:	462a      	mov	r2, r5
 800b244:	4b05      	ldr	r3, [pc, #20]	@ (800b25c <_vfiprintf_r+0x228>)
 800b246:	a904      	add	r1, sp, #16
 800b248:	4630      	mov	r0, r6
 800b24a:	f7fe f9a5 	bl	8009598 <_printf_i>
 800b24e:	e7e4      	b.n	800b21a <_vfiprintf_r+0x1e6>
 800b250:	0800bc76 	.word	0x0800bc76
 800b254:	0800bc80 	.word	0x0800bc80
 800b258:	08009089 	.word	0x08009089
 800b25c:	0800b00f 	.word	0x0800b00f
 800b260:	0800bc7c 	.word	0x0800bc7c

0800b264 <__sflush_r>:
 800b264:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b26c:	0716      	lsls	r6, r2, #28
 800b26e:	4605      	mov	r5, r0
 800b270:	460c      	mov	r4, r1
 800b272:	d454      	bmi.n	800b31e <__sflush_r+0xba>
 800b274:	684b      	ldr	r3, [r1, #4]
 800b276:	2b00      	cmp	r3, #0
 800b278:	dc02      	bgt.n	800b280 <__sflush_r+0x1c>
 800b27a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	dd48      	ble.n	800b312 <__sflush_r+0xae>
 800b280:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b282:	2e00      	cmp	r6, #0
 800b284:	d045      	beq.n	800b312 <__sflush_r+0xae>
 800b286:	2300      	movs	r3, #0
 800b288:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b28c:	682f      	ldr	r7, [r5, #0]
 800b28e:	6a21      	ldr	r1, [r4, #32]
 800b290:	602b      	str	r3, [r5, #0]
 800b292:	d030      	beq.n	800b2f6 <__sflush_r+0x92>
 800b294:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b296:	89a3      	ldrh	r3, [r4, #12]
 800b298:	0759      	lsls	r1, r3, #29
 800b29a:	d505      	bpl.n	800b2a8 <__sflush_r+0x44>
 800b29c:	6863      	ldr	r3, [r4, #4]
 800b29e:	1ad2      	subs	r2, r2, r3
 800b2a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b2a2:	b10b      	cbz	r3, 800b2a8 <__sflush_r+0x44>
 800b2a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b2a6:	1ad2      	subs	r2, r2, r3
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b2ac:	6a21      	ldr	r1, [r4, #32]
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	47b0      	blx	r6
 800b2b2:	1c43      	adds	r3, r0, #1
 800b2b4:	89a3      	ldrh	r3, [r4, #12]
 800b2b6:	d106      	bne.n	800b2c6 <__sflush_r+0x62>
 800b2b8:	6829      	ldr	r1, [r5, #0]
 800b2ba:	291d      	cmp	r1, #29
 800b2bc:	d82b      	bhi.n	800b316 <__sflush_r+0xb2>
 800b2be:	4a2a      	ldr	r2, [pc, #168]	@ (800b368 <__sflush_r+0x104>)
 800b2c0:	40ca      	lsrs	r2, r1
 800b2c2:	07d6      	lsls	r6, r2, #31
 800b2c4:	d527      	bpl.n	800b316 <__sflush_r+0xb2>
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	6062      	str	r2, [r4, #4]
 800b2ca:	04d9      	lsls	r1, r3, #19
 800b2cc:	6922      	ldr	r2, [r4, #16]
 800b2ce:	6022      	str	r2, [r4, #0]
 800b2d0:	d504      	bpl.n	800b2dc <__sflush_r+0x78>
 800b2d2:	1c42      	adds	r2, r0, #1
 800b2d4:	d101      	bne.n	800b2da <__sflush_r+0x76>
 800b2d6:	682b      	ldr	r3, [r5, #0]
 800b2d8:	b903      	cbnz	r3, 800b2dc <__sflush_r+0x78>
 800b2da:	6560      	str	r0, [r4, #84]	@ 0x54
 800b2dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b2de:	602f      	str	r7, [r5, #0]
 800b2e0:	b1b9      	cbz	r1, 800b312 <__sflush_r+0xae>
 800b2e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b2e6:	4299      	cmp	r1, r3
 800b2e8:	d002      	beq.n	800b2f0 <__sflush_r+0x8c>
 800b2ea:	4628      	mov	r0, r5
 800b2ec:	f7ff f9fe 	bl	800a6ec <_free_r>
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b2f4:	e00d      	b.n	800b312 <__sflush_r+0xae>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	4628      	mov	r0, r5
 800b2fa:	47b0      	blx	r6
 800b2fc:	4602      	mov	r2, r0
 800b2fe:	1c50      	adds	r0, r2, #1
 800b300:	d1c9      	bne.n	800b296 <__sflush_r+0x32>
 800b302:	682b      	ldr	r3, [r5, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d0c6      	beq.n	800b296 <__sflush_r+0x32>
 800b308:	2b1d      	cmp	r3, #29
 800b30a:	d001      	beq.n	800b310 <__sflush_r+0xac>
 800b30c:	2b16      	cmp	r3, #22
 800b30e:	d11e      	bne.n	800b34e <__sflush_r+0xea>
 800b310:	602f      	str	r7, [r5, #0]
 800b312:	2000      	movs	r0, #0
 800b314:	e022      	b.n	800b35c <__sflush_r+0xf8>
 800b316:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b31a:	b21b      	sxth	r3, r3
 800b31c:	e01b      	b.n	800b356 <__sflush_r+0xf2>
 800b31e:	690f      	ldr	r7, [r1, #16]
 800b320:	2f00      	cmp	r7, #0
 800b322:	d0f6      	beq.n	800b312 <__sflush_r+0xae>
 800b324:	0793      	lsls	r3, r2, #30
 800b326:	680e      	ldr	r6, [r1, #0]
 800b328:	bf08      	it	eq
 800b32a:	694b      	ldreq	r3, [r1, #20]
 800b32c:	600f      	str	r7, [r1, #0]
 800b32e:	bf18      	it	ne
 800b330:	2300      	movne	r3, #0
 800b332:	eba6 0807 	sub.w	r8, r6, r7
 800b336:	608b      	str	r3, [r1, #8]
 800b338:	f1b8 0f00 	cmp.w	r8, #0
 800b33c:	dde9      	ble.n	800b312 <__sflush_r+0xae>
 800b33e:	6a21      	ldr	r1, [r4, #32]
 800b340:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b342:	4643      	mov	r3, r8
 800b344:	463a      	mov	r2, r7
 800b346:	4628      	mov	r0, r5
 800b348:	47b0      	blx	r6
 800b34a:	2800      	cmp	r0, #0
 800b34c:	dc08      	bgt.n	800b360 <__sflush_r+0xfc>
 800b34e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b352:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b356:	81a3      	strh	r3, [r4, #12]
 800b358:	f04f 30ff 	mov.w	r0, #4294967295
 800b35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b360:	4407      	add	r7, r0
 800b362:	eba8 0800 	sub.w	r8, r8, r0
 800b366:	e7e7      	b.n	800b338 <__sflush_r+0xd4>
 800b368:	20400001 	.word	0x20400001

0800b36c <_fflush_r>:
 800b36c:	b538      	push	{r3, r4, r5, lr}
 800b36e:	690b      	ldr	r3, [r1, #16]
 800b370:	4605      	mov	r5, r0
 800b372:	460c      	mov	r4, r1
 800b374:	b913      	cbnz	r3, 800b37c <_fflush_r+0x10>
 800b376:	2500      	movs	r5, #0
 800b378:	4628      	mov	r0, r5
 800b37a:	bd38      	pop	{r3, r4, r5, pc}
 800b37c:	b118      	cbz	r0, 800b386 <_fflush_r+0x1a>
 800b37e:	6a03      	ldr	r3, [r0, #32]
 800b380:	b90b      	cbnz	r3, 800b386 <_fflush_r+0x1a>
 800b382:	f7fe fab3 	bl	80098ec <__sinit>
 800b386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d0f3      	beq.n	800b376 <_fflush_r+0xa>
 800b38e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b390:	07d0      	lsls	r0, r2, #31
 800b392:	d404      	bmi.n	800b39e <_fflush_r+0x32>
 800b394:	0599      	lsls	r1, r3, #22
 800b396:	d402      	bmi.n	800b39e <_fflush_r+0x32>
 800b398:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b39a:	f7fe fbb0 	bl	8009afe <__retarget_lock_acquire_recursive>
 800b39e:	4628      	mov	r0, r5
 800b3a0:	4621      	mov	r1, r4
 800b3a2:	f7ff ff5f 	bl	800b264 <__sflush_r>
 800b3a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b3a8:	07da      	lsls	r2, r3, #31
 800b3aa:	4605      	mov	r5, r0
 800b3ac:	d4e4      	bmi.n	800b378 <_fflush_r+0xc>
 800b3ae:	89a3      	ldrh	r3, [r4, #12]
 800b3b0:	059b      	lsls	r3, r3, #22
 800b3b2:	d4e1      	bmi.n	800b378 <_fflush_r+0xc>
 800b3b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b3b6:	f7fe fba3 	bl	8009b00 <__retarget_lock_release_recursive>
 800b3ba:	e7dd      	b.n	800b378 <_fflush_r+0xc>

0800b3bc <__swbuf_r>:
 800b3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3be:	460e      	mov	r6, r1
 800b3c0:	4614      	mov	r4, r2
 800b3c2:	4605      	mov	r5, r0
 800b3c4:	b118      	cbz	r0, 800b3ce <__swbuf_r+0x12>
 800b3c6:	6a03      	ldr	r3, [r0, #32]
 800b3c8:	b90b      	cbnz	r3, 800b3ce <__swbuf_r+0x12>
 800b3ca:	f7fe fa8f 	bl	80098ec <__sinit>
 800b3ce:	69a3      	ldr	r3, [r4, #24]
 800b3d0:	60a3      	str	r3, [r4, #8]
 800b3d2:	89a3      	ldrh	r3, [r4, #12]
 800b3d4:	071a      	lsls	r2, r3, #28
 800b3d6:	d501      	bpl.n	800b3dc <__swbuf_r+0x20>
 800b3d8:	6923      	ldr	r3, [r4, #16]
 800b3da:	b943      	cbnz	r3, 800b3ee <__swbuf_r+0x32>
 800b3dc:	4621      	mov	r1, r4
 800b3de:	4628      	mov	r0, r5
 800b3e0:	f000 f82a 	bl	800b438 <__swsetup_r>
 800b3e4:	b118      	cbz	r0, 800b3ee <__swbuf_r+0x32>
 800b3e6:	f04f 37ff 	mov.w	r7, #4294967295
 800b3ea:	4638      	mov	r0, r7
 800b3ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3ee:	6823      	ldr	r3, [r4, #0]
 800b3f0:	6922      	ldr	r2, [r4, #16]
 800b3f2:	1a98      	subs	r0, r3, r2
 800b3f4:	6963      	ldr	r3, [r4, #20]
 800b3f6:	b2f6      	uxtb	r6, r6
 800b3f8:	4283      	cmp	r3, r0
 800b3fa:	4637      	mov	r7, r6
 800b3fc:	dc05      	bgt.n	800b40a <__swbuf_r+0x4e>
 800b3fe:	4621      	mov	r1, r4
 800b400:	4628      	mov	r0, r5
 800b402:	f7ff ffb3 	bl	800b36c <_fflush_r>
 800b406:	2800      	cmp	r0, #0
 800b408:	d1ed      	bne.n	800b3e6 <__swbuf_r+0x2a>
 800b40a:	68a3      	ldr	r3, [r4, #8]
 800b40c:	3b01      	subs	r3, #1
 800b40e:	60a3      	str	r3, [r4, #8]
 800b410:	6823      	ldr	r3, [r4, #0]
 800b412:	1c5a      	adds	r2, r3, #1
 800b414:	6022      	str	r2, [r4, #0]
 800b416:	701e      	strb	r6, [r3, #0]
 800b418:	6962      	ldr	r2, [r4, #20]
 800b41a:	1c43      	adds	r3, r0, #1
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d004      	beq.n	800b42a <__swbuf_r+0x6e>
 800b420:	89a3      	ldrh	r3, [r4, #12]
 800b422:	07db      	lsls	r3, r3, #31
 800b424:	d5e1      	bpl.n	800b3ea <__swbuf_r+0x2e>
 800b426:	2e0a      	cmp	r6, #10
 800b428:	d1df      	bne.n	800b3ea <__swbuf_r+0x2e>
 800b42a:	4621      	mov	r1, r4
 800b42c:	4628      	mov	r0, r5
 800b42e:	f7ff ff9d 	bl	800b36c <_fflush_r>
 800b432:	2800      	cmp	r0, #0
 800b434:	d0d9      	beq.n	800b3ea <__swbuf_r+0x2e>
 800b436:	e7d6      	b.n	800b3e6 <__swbuf_r+0x2a>

0800b438 <__swsetup_r>:
 800b438:	b538      	push	{r3, r4, r5, lr}
 800b43a:	4b29      	ldr	r3, [pc, #164]	@ (800b4e0 <__swsetup_r+0xa8>)
 800b43c:	4605      	mov	r5, r0
 800b43e:	6818      	ldr	r0, [r3, #0]
 800b440:	460c      	mov	r4, r1
 800b442:	b118      	cbz	r0, 800b44c <__swsetup_r+0x14>
 800b444:	6a03      	ldr	r3, [r0, #32]
 800b446:	b90b      	cbnz	r3, 800b44c <__swsetup_r+0x14>
 800b448:	f7fe fa50 	bl	80098ec <__sinit>
 800b44c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b450:	0719      	lsls	r1, r3, #28
 800b452:	d422      	bmi.n	800b49a <__swsetup_r+0x62>
 800b454:	06da      	lsls	r2, r3, #27
 800b456:	d407      	bmi.n	800b468 <__swsetup_r+0x30>
 800b458:	2209      	movs	r2, #9
 800b45a:	602a      	str	r2, [r5, #0]
 800b45c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b460:	81a3      	strh	r3, [r4, #12]
 800b462:	f04f 30ff 	mov.w	r0, #4294967295
 800b466:	e033      	b.n	800b4d0 <__swsetup_r+0x98>
 800b468:	0758      	lsls	r0, r3, #29
 800b46a:	d512      	bpl.n	800b492 <__swsetup_r+0x5a>
 800b46c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b46e:	b141      	cbz	r1, 800b482 <__swsetup_r+0x4a>
 800b470:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b474:	4299      	cmp	r1, r3
 800b476:	d002      	beq.n	800b47e <__swsetup_r+0x46>
 800b478:	4628      	mov	r0, r5
 800b47a:	f7ff f937 	bl	800a6ec <_free_r>
 800b47e:	2300      	movs	r3, #0
 800b480:	6363      	str	r3, [r4, #52]	@ 0x34
 800b482:	89a3      	ldrh	r3, [r4, #12]
 800b484:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b488:	81a3      	strh	r3, [r4, #12]
 800b48a:	2300      	movs	r3, #0
 800b48c:	6063      	str	r3, [r4, #4]
 800b48e:	6923      	ldr	r3, [r4, #16]
 800b490:	6023      	str	r3, [r4, #0]
 800b492:	89a3      	ldrh	r3, [r4, #12]
 800b494:	f043 0308 	orr.w	r3, r3, #8
 800b498:	81a3      	strh	r3, [r4, #12]
 800b49a:	6923      	ldr	r3, [r4, #16]
 800b49c:	b94b      	cbnz	r3, 800b4b2 <__swsetup_r+0x7a>
 800b49e:	89a3      	ldrh	r3, [r4, #12]
 800b4a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b4a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4a8:	d003      	beq.n	800b4b2 <__swsetup_r+0x7a>
 800b4aa:	4621      	mov	r1, r4
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	f000 f8b3 	bl	800b618 <__smakebuf_r>
 800b4b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4b6:	f013 0201 	ands.w	r2, r3, #1
 800b4ba:	d00a      	beq.n	800b4d2 <__swsetup_r+0x9a>
 800b4bc:	2200      	movs	r2, #0
 800b4be:	60a2      	str	r2, [r4, #8]
 800b4c0:	6962      	ldr	r2, [r4, #20]
 800b4c2:	4252      	negs	r2, r2
 800b4c4:	61a2      	str	r2, [r4, #24]
 800b4c6:	6922      	ldr	r2, [r4, #16]
 800b4c8:	b942      	cbnz	r2, 800b4dc <__swsetup_r+0xa4>
 800b4ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b4ce:	d1c5      	bne.n	800b45c <__swsetup_r+0x24>
 800b4d0:	bd38      	pop	{r3, r4, r5, pc}
 800b4d2:	0799      	lsls	r1, r3, #30
 800b4d4:	bf58      	it	pl
 800b4d6:	6962      	ldrpl	r2, [r4, #20]
 800b4d8:	60a2      	str	r2, [r4, #8]
 800b4da:	e7f4      	b.n	800b4c6 <__swsetup_r+0x8e>
 800b4dc:	2000      	movs	r0, #0
 800b4de:	e7f7      	b.n	800b4d0 <__swsetup_r+0x98>
 800b4e0:	240000bc 	.word	0x240000bc

0800b4e4 <_sbrk_r>:
 800b4e4:	b538      	push	{r3, r4, r5, lr}
 800b4e6:	4d06      	ldr	r5, [pc, #24]	@ (800b500 <_sbrk_r+0x1c>)
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	4604      	mov	r4, r0
 800b4ec:	4608      	mov	r0, r1
 800b4ee:	602b      	str	r3, [r5, #0]
 800b4f0:	f7f6 faf8 	bl	8001ae4 <_sbrk>
 800b4f4:	1c43      	adds	r3, r0, #1
 800b4f6:	d102      	bne.n	800b4fe <_sbrk_r+0x1a>
 800b4f8:	682b      	ldr	r3, [r5, #0]
 800b4fa:	b103      	cbz	r3, 800b4fe <_sbrk_r+0x1a>
 800b4fc:	6023      	str	r3, [r4, #0]
 800b4fe:	bd38      	pop	{r3, r4, r5, pc}
 800b500:	2400068c 	.word	0x2400068c

0800b504 <__assert_func>:
 800b504:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b506:	4614      	mov	r4, r2
 800b508:	461a      	mov	r2, r3
 800b50a:	4b09      	ldr	r3, [pc, #36]	@ (800b530 <__assert_func+0x2c>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4605      	mov	r5, r0
 800b510:	68d8      	ldr	r0, [r3, #12]
 800b512:	b14c      	cbz	r4, 800b528 <__assert_func+0x24>
 800b514:	4b07      	ldr	r3, [pc, #28]	@ (800b534 <__assert_func+0x30>)
 800b516:	9100      	str	r1, [sp, #0]
 800b518:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b51c:	4906      	ldr	r1, [pc, #24]	@ (800b538 <__assert_func+0x34>)
 800b51e:	462b      	mov	r3, r5
 800b520:	f000 f842 	bl	800b5a8 <fiprintf>
 800b524:	f000 f8d6 	bl	800b6d4 <abort>
 800b528:	4b04      	ldr	r3, [pc, #16]	@ (800b53c <__assert_func+0x38>)
 800b52a:	461c      	mov	r4, r3
 800b52c:	e7f3      	b.n	800b516 <__assert_func+0x12>
 800b52e:	bf00      	nop
 800b530:	240000bc 	.word	0x240000bc
 800b534:	0800bc91 	.word	0x0800bc91
 800b538:	0800bc9e 	.word	0x0800bc9e
 800b53c:	0800bccc 	.word	0x0800bccc

0800b540 <_calloc_r>:
 800b540:	b570      	push	{r4, r5, r6, lr}
 800b542:	fba1 5402 	umull	r5, r4, r1, r2
 800b546:	b934      	cbnz	r4, 800b556 <_calloc_r+0x16>
 800b548:	4629      	mov	r1, r5
 800b54a:	f7ff f943 	bl	800a7d4 <_malloc_r>
 800b54e:	4606      	mov	r6, r0
 800b550:	b928      	cbnz	r0, 800b55e <_calloc_r+0x1e>
 800b552:	4630      	mov	r0, r6
 800b554:	bd70      	pop	{r4, r5, r6, pc}
 800b556:	220c      	movs	r2, #12
 800b558:	6002      	str	r2, [r0, #0]
 800b55a:	2600      	movs	r6, #0
 800b55c:	e7f9      	b.n	800b552 <_calloc_r+0x12>
 800b55e:	462a      	mov	r2, r5
 800b560:	4621      	mov	r1, r4
 800b562:	f7fe fa4e 	bl	8009a02 <memset>
 800b566:	e7f4      	b.n	800b552 <_calloc_r+0x12>

0800b568 <__ascii_mbtowc>:
 800b568:	b082      	sub	sp, #8
 800b56a:	b901      	cbnz	r1, 800b56e <__ascii_mbtowc+0x6>
 800b56c:	a901      	add	r1, sp, #4
 800b56e:	b142      	cbz	r2, 800b582 <__ascii_mbtowc+0x1a>
 800b570:	b14b      	cbz	r3, 800b586 <__ascii_mbtowc+0x1e>
 800b572:	7813      	ldrb	r3, [r2, #0]
 800b574:	600b      	str	r3, [r1, #0]
 800b576:	7812      	ldrb	r2, [r2, #0]
 800b578:	1e10      	subs	r0, r2, #0
 800b57a:	bf18      	it	ne
 800b57c:	2001      	movne	r0, #1
 800b57e:	b002      	add	sp, #8
 800b580:	4770      	bx	lr
 800b582:	4610      	mov	r0, r2
 800b584:	e7fb      	b.n	800b57e <__ascii_mbtowc+0x16>
 800b586:	f06f 0001 	mvn.w	r0, #1
 800b58a:	e7f8      	b.n	800b57e <__ascii_mbtowc+0x16>

0800b58c <__ascii_wctomb>:
 800b58c:	4603      	mov	r3, r0
 800b58e:	4608      	mov	r0, r1
 800b590:	b141      	cbz	r1, 800b5a4 <__ascii_wctomb+0x18>
 800b592:	2aff      	cmp	r2, #255	@ 0xff
 800b594:	d904      	bls.n	800b5a0 <__ascii_wctomb+0x14>
 800b596:	228a      	movs	r2, #138	@ 0x8a
 800b598:	601a      	str	r2, [r3, #0]
 800b59a:	f04f 30ff 	mov.w	r0, #4294967295
 800b59e:	4770      	bx	lr
 800b5a0:	700a      	strb	r2, [r1, #0]
 800b5a2:	2001      	movs	r0, #1
 800b5a4:	4770      	bx	lr
	...

0800b5a8 <fiprintf>:
 800b5a8:	b40e      	push	{r1, r2, r3}
 800b5aa:	b503      	push	{r0, r1, lr}
 800b5ac:	4601      	mov	r1, r0
 800b5ae:	ab03      	add	r3, sp, #12
 800b5b0:	4805      	ldr	r0, [pc, #20]	@ (800b5c8 <fiprintf+0x20>)
 800b5b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5b6:	6800      	ldr	r0, [r0, #0]
 800b5b8:	9301      	str	r3, [sp, #4]
 800b5ba:	f7ff fd3b 	bl	800b034 <_vfiprintf_r>
 800b5be:	b002      	add	sp, #8
 800b5c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b5c4:	b003      	add	sp, #12
 800b5c6:	4770      	bx	lr
 800b5c8:	240000bc 	.word	0x240000bc

0800b5cc <__swhatbuf_r>:
 800b5cc:	b570      	push	{r4, r5, r6, lr}
 800b5ce:	460c      	mov	r4, r1
 800b5d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5d4:	2900      	cmp	r1, #0
 800b5d6:	b096      	sub	sp, #88	@ 0x58
 800b5d8:	4615      	mov	r5, r2
 800b5da:	461e      	mov	r6, r3
 800b5dc:	da0d      	bge.n	800b5fa <__swhatbuf_r+0x2e>
 800b5de:	89a3      	ldrh	r3, [r4, #12]
 800b5e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b5e4:	f04f 0100 	mov.w	r1, #0
 800b5e8:	bf14      	ite	ne
 800b5ea:	2340      	movne	r3, #64	@ 0x40
 800b5ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	6031      	str	r1, [r6, #0]
 800b5f4:	602b      	str	r3, [r5, #0]
 800b5f6:	b016      	add	sp, #88	@ 0x58
 800b5f8:	bd70      	pop	{r4, r5, r6, pc}
 800b5fa:	466a      	mov	r2, sp
 800b5fc:	f000 f848 	bl	800b690 <_fstat_r>
 800b600:	2800      	cmp	r0, #0
 800b602:	dbec      	blt.n	800b5de <__swhatbuf_r+0x12>
 800b604:	9901      	ldr	r1, [sp, #4]
 800b606:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b60a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b60e:	4259      	negs	r1, r3
 800b610:	4159      	adcs	r1, r3
 800b612:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b616:	e7eb      	b.n	800b5f0 <__swhatbuf_r+0x24>

0800b618 <__smakebuf_r>:
 800b618:	898b      	ldrh	r3, [r1, #12]
 800b61a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b61c:	079d      	lsls	r5, r3, #30
 800b61e:	4606      	mov	r6, r0
 800b620:	460c      	mov	r4, r1
 800b622:	d507      	bpl.n	800b634 <__smakebuf_r+0x1c>
 800b624:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b628:	6023      	str	r3, [r4, #0]
 800b62a:	6123      	str	r3, [r4, #16]
 800b62c:	2301      	movs	r3, #1
 800b62e:	6163      	str	r3, [r4, #20]
 800b630:	b003      	add	sp, #12
 800b632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b634:	ab01      	add	r3, sp, #4
 800b636:	466a      	mov	r2, sp
 800b638:	f7ff ffc8 	bl	800b5cc <__swhatbuf_r>
 800b63c:	9f00      	ldr	r7, [sp, #0]
 800b63e:	4605      	mov	r5, r0
 800b640:	4639      	mov	r1, r7
 800b642:	4630      	mov	r0, r6
 800b644:	f7ff f8c6 	bl	800a7d4 <_malloc_r>
 800b648:	b948      	cbnz	r0, 800b65e <__smakebuf_r+0x46>
 800b64a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b64e:	059a      	lsls	r2, r3, #22
 800b650:	d4ee      	bmi.n	800b630 <__smakebuf_r+0x18>
 800b652:	f023 0303 	bic.w	r3, r3, #3
 800b656:	f043 0302 	orr.w	r3, r3, #2
 800b65a:	81a3      	strh	r3, [r4, #12]
 800b65c:	e7e2      	b.n	800b624 <__smakebuf_r+0xc>
 800b65e:	89a3      	ldrh	r3, [r4, #12]
 800b660:	6020      	str	r0, [r4, #0]
 800b662:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b666:	81a3      	strh	r3, [r4, #12]
 800b668:	9b01      	ldr	r3, [sp, #4]
 800b66a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b66e:	b15b      	cbz	r3, 800b688 <__smakebuf_r+0x70>
 800b670:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b674:	4630      	mov	r0, r6
 800b676:	f000 f81d 	bl	800b6b4 <_isatty_r>
 800b67a:	b128      	cbz	r0, 800b688 <__smakebuf_r+0x70>
 800b67c:	89a3      	ldrh	r3, [r4, #12]
 800b67e:	f023 0303 	bic.w	r3, r3, #3
 800b682:	f043 0301 	orr.w	r3, r3, #1
 800b686:	81a3      	strh	r3, [r4, #12]
 800b688:	89a3      	ldrh	r3, [r4, #12]
 800b68a:	431d      	orrs	r5, r3
 800b68c:	81a5      	strh	r5, [r4, #12]
 800b68e:	e7cf      	b.n	800b630 <__smakebuf_r+0x18>

0800b690 <_fstat_r>:
 800b690:	b538      	push	{r3, r4, r5, lr}
 800b692:	4d07      	ldr	r5, [pc, #28]	@ (800b6b0 <_fstat_r+0x20>)
 800b694:	2300      	movs	r3, #0
 800b696:	4604      	mov	r4, r0
 800b698:	4608      	mov	r0, r1
 800b69a:	4611      	mov	r1, r2
 800b69c:	602b      	str	r3, [r5, #0]
 800b69e:	f7f6 f9f9 	bl	8001a94 <_fstat>
 800b6a2:	1c43      	adds	r3, r0, #1
 800b6a4:	d102      	bne.n	800b6ac <_fstat_r+0x1c>
 800b6a6:	682b      	ldr	r3, [r5, #0]
 800b6a8:	b103      	cbz	r3, 800b6ac <_fstat_r+0x1c>
 800b6aa:	6023      	str	r3, [r4, #0]
 800b6ac:	bd38      	pop	{r3, r4, r5, pc}
 800b6ae:	bf00      	nop
 800b6b0:	2400068c 	.word	0x2400068c

0800b6b4 <_isatty_r>:
 800b6b4:	b538      	push	{r3, r4, r5, lr}
 800b6b6:	4d06      	ldr	r5, [pc, #24]	@ (800b6d0 <_isatty_r+0x1c>)
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	4604      	mov	r4, r0
 800b6bc:	4608      	mov	r0, r1
 800b6be:	602b      	str	r3, [r5, #0]
 800b6c0:	f7f6 f9f8 	bl	8001ab4 <_isatty>
 800b6c4:	1c43      	adds	r3, r0, #1
 800b6c6:	d102      	bne.n	800b6ce <_isatty_r+0x1a>
 800b6c8:	682b      	ldr	r3, [r5, #0]
 800b6ca:	b103      	cbz	r3, 800b6ce <_isatty_r+0x1a>
 800b6cc:	6023      	str	r3, [r4, #0]
 800b6ce:	bd38      	pop	{r3, r4, r5, pc}
 800b6d0:	2400068c 	.word	0x2400068c

0800b6d4 <abort>:
 800b6d4:	b508      	push	{r3, lr}
 800b6d6:	2006      	movs	r0, #6
 800b6d8:	f000 f82c 	bl	800b734 <raise>
 800b6dc:	2001      	movs	r0, #1
 800b6de:	f7f6 f989 	bl	80019f4 <_exit>

0800b6e2 <_raise_r>:
 800b6e2:	291f      	cmp	r1, #31
 800b6e4:	b538      	push	{r3, r4, r5, lr}
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	460c      	mov	r4, r1
 800b6ea:	d904      	bls.n	800b6f6 <_raise_r+0x14>
 800b6ec:	2316      	movs	r3, #22
 800b6ee:	6003      	str	r3, [r0, #0]
 800b6f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f4:	bd38      	pop	{r3, r4, r5, pc}
 800b6f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b6f8:	b112      	cbz	r2, 800b700 <_raise_r+0x1e>
 800b6fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6fe:	b94b      	cbnz	r3, 800b714 <_raise_r+0x32>
 800b700:	4628      	mov	r0, r5
 800b702:	f000 f831 	bl	800b768 <_getpid_r>
 800b706:	4622      	mov	r2, r4
 800b708:	4601      	mov	r1, r0
 800b70a:	4628      	mov	r0, r5
 800b70c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b710:	f000 b818 	b.w	800b744 <_kill_r>
 800b714:	2b01      	cmp	r3, #1
 800b716:	d00a      	beq.n	800b72e <_raise_r+0x4c>
 800b718:	1c59      	adds	r1, r3, #1
 800b71a:	d103      	bne.n	800b724 <_raise_r+0x42>
 800b71c:	2316      	movs	r3, #22
 800b71e:	6003      	str	r3, [r0, #0]
 800b720:	2001      	movs	r0, #1
 800b722:	e7e7      	b.n	800b6f4 <_raise_r+0x12>
 800b724:	2100      	movs	r1, #0
 800b726:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b72a:	4620      	mov	r0, r4
 800b72c:	4798      	blx	r3
 800b72e:	2000      	movs	r0, #0
 800b730:	e7e0      	b.n	800b6f4 <_raise_r+0x12>
	...

0800b734 <raise>:
 800b734:	4b02      	ldr	r3, [pc, #8]	@ (800b740 <raise+0xc>)
 800b736:	4601      	mov	r1, r0
 800b738:	6818      	ldr	r0, [r3, #0]
 800b73a:	f7ff bfd2 	b.w	800b6e2 <_raise_r>
 800b73e:	bf00      	nop
 800b740:	240000bc 	.word	0x240000bc

0800b744 <_kill_r>:
 800b744:	b538      	push	{r3, r4, r5, lr}
 800b746:	4d07      	ldr	r5, [pc, #28]	@ (800b764 <_kill_r+0x20>)
 800b748:	2300      	movs	r3, #0
 800b74a:	4604      	mov	r4, r0
 800b74c:	4608      	mov	r0, r1
 800b74e:	4611      	mov	r1, r2
 800b750:	602b      	str	r3, [r5, #0]
 800b752:	f7f6 f93f 	bl	80019d4 <_kill>
 800b756:	1c43      	adds	r3, r0, #1
 800b758:	d102      	bne.n	800b760 <_kill_r+0x1c>
 800b75a:	682b      	ldr	r3, [r5, #0]
 800b75c:	b103      	cbz	r3, 800b760 <_kill_r+0x1c>
 800b75e:	6023      	str	r3, [r4, #0]
 800b760:	bd38      	pop	{r3, r4, r5, pc}
 800b762:	bf00      	nop
 800b764:	2400068c 	.word	0x2400068c

0800b768 <_getpid_r>:
 800b768:	f7f6 b92c 	b.w	80019c4 <_getpid>

0800b76c <lroundf>:
 800b76c:	ee10 1a10 	vmov	r1, s0
 800b770:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800b774:	2900      	cmp	r1, #0
 800b776:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800b77a:	bfac      	ite	ge
 800b77c:	2001      	movge	r0, #1
 800b77e:	f04f 30ff 	movlt.w	r0, #4294967295
 800b782:	2a1e      	cmp	r2, #30
 800b784:	dc1a      	bgt.n	800b7bc <lroundf+0x50>
 800b786:	2a00      	cmp	r2, #0
 800b788:	da03      	bge.n	800b792 <lroundf+0x26>
 800b78a:	3201      	adds	r2, #1
 800b78c:	bf18      	it	ne
 800b78e:	2000      	movne	r0, #0
 800b790:	4770      	bx	lr
 800b792:	2a16      	cmp	r2, #22
 800b794:	bfd8      	it	le
 800b796:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800b79a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800b79e:	bfd8      	it	le
 800b7a0:	4113      	asrle	r3, r2
 800b7a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800b7a6:	bfcd      	iteet	gt
 800b7a8:	3b96      	subgt	r3, #150	@ 0x96
 800b7aa:	185b      	addle	r3, r3, r1
 800b7ac:	f1c2 0217 	rsble	r2, r2, #23
 800b7b0:	fa01 f303 	lslgt.w	r3, r1, r3
 800b7b4:	bfd8      	it	le
 800b7b6:	40d3      	lsrle	r3, r2
 800b7b8:	4358      	muls	r0, r3
 800b7ba:	4770      	bx	lr
 800b7bc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b7c0:	ee17 0a90 	vmov	r0, s15
 800b7c4:	4770      	bx	lr
	...

0800b7c8 <_init>:
 800b7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ca:	bf00      	nop
 800b7cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7ce:	bc08      	pop	{r3}
 800b7d0:	469e      	mov	lr, r3
 800b7d2:	4770      	bx	lr

0800b7d4 <_fini>:
 800b7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7d6:	bf00      	nop
 800b7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7da:	bc08      	pop	{r3}
 800b7dc:	469e      	mov	lr, r3
 800b7de:	4770      	bx	lr
