<strong>vhdl-symbol-key</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre>"\\(\\w\\|\\s_\\)+"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Regexp describing a VHDL symbol.</br>
We cannot use just `word' syntax class since `_' cannot be in word</br>
class.  Putting underscore in word class breaks forward word movement</br>
behavior that users are familiar with.