{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430434037312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430434037313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 17:47:16 2015 " "Processing started: Thu Apr 30 17:47:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430434037313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430434037313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430434037313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1430434038204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/usb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/usb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system " "Found entity 1: usb_system" {  } { { "usb_system/synthesis/usb_system.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/usb_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_irq_mapper " "Found entity 1: usb_system_irq_mapper" {  } { { "usb_system/synthesis/submodules/usb_system_irq_mapper.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_1 " "Found entity 1: usb_system_mm_interconnect_1" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0 " "Found entity 1: usb_system_mm_interconnect_0" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_003_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038777 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_003 " "Found entity 2: usb_system_mm_interconnect_0_router_003" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_002_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038795 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_002 " "Found entity 2: usb_system_mm_interconnect_0_router_002" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_001_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038816 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_001 " "Found entity 2: usb_system_mm_interconnect_0_router_001" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434038833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_default_decode" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038834 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router " "Found entity 2: usb_system_mm_interconnect_0_router" {  } { { "usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "usb_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file usb_system/synthesis/submodules/usb_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_sdram_input_efifo_module " "Found entity 1: usb_system_sdram_input_efifo_module" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038935 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_sdram " "Found entity 2: usb_system_sdram" {  } { { "usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_keycode " "Found entity 1: usb_system_keycode" {  } { { "usb_system/synthesis/submodules/usb_system_keycode.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file usb_system/synthesis/submodules/usb_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_jtag_uart_sim_scfifo_w " "Found entity 1: usb_system_jtag_uart_sim_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038971 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_jtag_uart_scfifo_w " "Found entity 2: usb_system_jtag_uart_scfifo_w" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038971 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_jtag_uart_sim_scfifo_r " "Found entity 3: usb_system_jtag_uart_sim_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038971 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_jtag_uart_scfifo_r " "Found entity 4: usb_system_jtag_uart_scfifo_r" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038971 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_jtag_uart " "Found entity 5: usb_system_jtag_uart" {  } { { "usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434038971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434038971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file usb_system/synthesis/submodules/usb_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_register_bank_a_module " "Found entity 1: usb_system_cpu_register_bank_a_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_cpu_register_bank_b_module " "Found entity 2: usb_system_cpu_register_bank_b_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_cpu_nios2_oci_debug " "Found entity 3: usb_system_cpu_nios2_oci_debug" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_cpu_ociram_sp_ram_module " "Found entity 4: usb_system_cpu_ociram_sp_ram_module" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_cpu_nios2_ocimem " "Found entity 5: usb_system_cpu_nios2_ocimem" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "6 usb_system_cpu_nios2_avalon_reg " "Found entity 6: usb_system_cpu_nios2_avalon_reg" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "7 usb_system_cpu_nios2_oci_break " "Found entity 7: usb_system_cpu_nios2_oci_break" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "8 usb_system_cpu_nios2_oci_xbrk " "Found entity 8: usb_system_cpu_nios2_oci_xbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "9 usb_system_cpu_nios2_oci_dbrk " "Found entity 9: usb_system_cpu_nios2_oci_dbrk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "10 usb_system_cpu_nios2_oci_itrace " "Found entity 10: usb_system_cpu_nios2_oci_itrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "11 usb_system_cpu_nios2_oci_td_mode " "Found entity 11: usb_system_cpu_nios2_oci_td_mode" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "12 usb_system_cpu_nios2_oci_dtrace " "Found entity 12: usb_system_cpu_nios2_oci_dtrace" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "13 usb_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: usb_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "14 usb_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: usb_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "15 usb_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: usb_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "16 usb_system_cpu_nios2_oci_fifo " "Found entity 16: usb_system_cpu_nios2_oci_fifo" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "17 usb_system_cpu_nios2_oci_pib " "Found entity 17: usb_system_cpu_nios2_oci_pib" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "18 usb_system_cpu_nios2_oci_im " "Found entity 18: usb_system_cpu_nios2_oci_im" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "19 usb_system_cpu_nios2_performance_monitors " "Found entity 19: usb_system_cpu_nios2_performance_monitors" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "20 usb_system_cpu_nios2_oci " "Found entity 20: usb_system_cpu_nios2_oci" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""} { "Info" "ISGN_ENTITY_NAME" "21 usb_system_cpu " "Found entity 21: usb_system_cpu" {  } { { "usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_sysclk " "Found entity 1: usb_system_cpu_jtag_debug_module_sysclk" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_tck " "Found entity 1: usb_system_cpu_jtag_debug_module_tck" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_wrapper " "Found entity 1: usb_system_cpu_jtag_debug_module_wrapper" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_oci_test_bench " "Found entity 1: usb_system_cpu_oci_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_test_bench " "Found entity 1: usb_system_cpu_test_bench" {  } { { "usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/usb_system_clocks.v 4 4 " "Found 4 design units, including 4 entities, in source file usb_system/synthesis/submodules/usb_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_clocks_dffpipe_l2c " "Found entity 1: usb_system_clocks_dffpipe_l2c" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039233 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_clocks_stdsync_sv6 " "Found entity 2: usb_system_clocks_stdsync_sv6" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039233 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_clocks_altpll_pqa2 " "Found entity 3: usb_system_clocks_altpll_pqa2" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039233 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_clocks " "Found entity 4: usb_system_clocks" {  } { { "usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/usb_system_clocks.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_system/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_system/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "U:/ECE385/ece385final/trunk/usb_system/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039315 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block_SM.sv(20) " "Verilog HDL information at block_SM.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430434039331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET block_SM.sv(1) " "Verilog HDL Declaration information at block_SM.sv(1): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434039332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file block_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_SM " "Found entity 1: block_SM" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039334 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ball\";  expecting \";\" FinalProject.sv(110) " "Verilog HDL syntax error at FinalProject.sv(110) near text \"ball\";  expecting \";\"" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1430434039360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Blue blue FinalProject.sv(22) " "Verilog HDL Declaration information at FinalProject.sv(22): object \"Blue\" differs only in case from object \"blue\" in the same scope" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430434039362 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FinalProject FinalProject.sv(13) " "Ignored design unit \"FinalProject\" at FinalProject.sv(13) due to previous errors" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 13 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1430434039362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 0 0 " "Found 0 design units, including 0 entities, in source file finalproject.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "U:/ECE385/ece385final/trunk/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "U:/ECE385/ece385final/trunk/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(75) " "Verilog HDL information at ball.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "ball.sv" "" { Text "U:/ECE385/ece385final/trunk/ball.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430434039407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "U:/ECE385/ece385final/trunk/ball.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039408 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block.sv(34) " "Verilog HDL information at block.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "block.sv" "" { Text "U:/ECE385/ece385final/trunk/block.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430434039425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.sv 1 1 " "Found 1 design units, including 1 entities, in source file block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.sv" "" { Text "U:/ECE385/ece385final/trunk/block.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430434039426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430434039426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg " "Generated suppressed messages file U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430434039521 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430434040767 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 30 17:47:20 2015 " "Processing ended: Thu Apr 30 17:47:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430434040767 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430434040767 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430434040767 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430434040767 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430434044319 ""}
