Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 14:43:51 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             149 |           45 |
| Yes          | No                    | No                     |             193 |           58 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                       Enable Signal                                                       |                                                                                 Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_strb_V_U/load_p1                                                       |                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/load_p1                                                       |                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/load_p2_0                                           | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_strb_V_U/data_p2[3]_i_1__0_n_4                                                                                                |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/ap_enable_reg_pp0_iter2_reg_0[0]                    | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/ap_enable_reg_pp0_iter2_reg_2                                                                              |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/load_p2                                             | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_keep_V_U/data_p2[3]_i_1_n_4                                                                                                   |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_4                                                                                                                            |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                      |                3 |              5 |         1.67 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                      |                1 |              6 |         6.00 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                      |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168/flow_control_loop_pipe_sequential_init_U/i_3_fu_440 |                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                      |                3 |              7 |         2.33 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                      |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185/flow_control_loop_pipe_sequential_init_U/E[0]       |                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191/flow_control_loop_pipe_sequential_init_U/E[0]       |                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/flow_control_loop_pipe_sequential_init_U/E[0]       | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/flow_control_loop_pipe_sequential_init_U/SR[0]                                                             |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159/flow_control_loop_pipe_sequential_init_U/E[0]       | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159/flow_control_loop_pipe_sequential_init_U/SR[0]                                                             |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_dest_V_U/load_p1                                                       |                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/ap_enable_reg_pp0_iter2_reg_1[0]                    |                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176/flow_control_loop_pipe_sequential_init_U/E[0]       | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176/flow_control_loop_pipe_sequential_init_U/SR[0]                                                             |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                      |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146/flow_control_loop_pipe_sequential_init_U/E[0]       |                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152/flow_control_loop_pipe_sequential_init_U/E[0]       | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152/flow_control_loop_pipe_sequential_init_U/SR[0]                                                             |                3 |             10 |         3.33 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                       |                3 |             10 |         3.33 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                      |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120/flow_control_loop_pipe_sequential_init_U/E[0]        | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120/flow_control_loop_pipe_sequential_init_U/SR[0]                                                              |                4 |             10 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/i_fu_162015_out                                                | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120/flow_control_loop_pipe_sequential_init_U/grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg_reg_0 |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/E[0]        | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139/flow_control_loop_pipe_sequential_init_U/SR[0]                                                              |                5 |             10 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/ap_enable_reg_pp0_iter2_reg_0[0]                    |                                                                                                                                                                                  |                5 |             23 |         4.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/load_p2                                                        |                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/load_p1                                                       |                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_stream_V_data_V_U/load_p1                                                        |                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196/output_stream_TDATA_reg1                            |                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_stream_V_data_V_U/E[0]                                                          |                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  ap_clk      |                                                                                                                           | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                |               24 |             89 |         3.71 |
|  ap_clk      |                                                                                                                           |                                                                                                                                                                                  |               44 |            102 |         2.32 |
+--------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


