#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000021bffc5abd0 .scope module, "regTestbench" "regTestbench" 2 1;
 .timescale 0 0;
v0000021bffb9ed20_0 .var "CLK", 0 0;
v0000021bffb9eb40_0 .var "IN", 7 0;
v0000021bffb9e780_0 .var "INADDRESS", 2 0;
v0000021bffb9ec80_0 .net "OUT1", 7 0, v0000021bffb16870_0;  1 drivers
v0000021bffb9e960_0 .var "OUT1ADDRESS", 2 0;
v0000021bffb9e3c0_0 .net "OUT2", 7 0, v0000021bffb9e0a0_0;  1 drivers
v0000021bffb9edc0_0 .var "OUT2ADDRESS", 2 0;
v0000021bffb9e140_0 .var "RESET", 0 0;
v0000021bffb9e6e0_0 .var "WRITE", 0 0;
S_0000021bffc5ad60 .scope module, "uut" "reg_file" 2 12, 3 1 0, S_0000021bffc5abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0000021bffc5aef0_0 .net "CLK", 0 0, v0000021bffb9ed20_0;  1 drivers
v0000021bffb16730_0 .net "IN", 7 0, v0000021bffb9eb40_0;  1 drivers
v0000021bffb167d0_0 .net "INADDRESS", 2 0, v0000021bffb9e780_0;  1 drivers
v0000021bffb16870_0 .var "OUT1", 7 0;
v0000021bffb16910_0 .net "OUT1ADDRESS", 2 0, v0000021bffb9e960_0;  1 drivers
v0000021bffb9e0a0_0 .var "OUT2", 7 0;
v0000021bffb9e820_0 .net "OUT2ADDRESS", 2 0, v0000021bffb9edc0_0;  1 drivers
v0000021bffb9ebe0_0 .net "RESET", 0 0, v0000021bffb9e140_0;  1 drivers
v0000021bffb9ef00_0 .net "WRITE", 0 0, v0000021bffb9e6e0_0;  1 drivers
v0000021bffb9e320_0 .var/i "i", 31 0;
v0000021bffb9eaa0 .array "registers", 0 7, 7 0;
E_0000021bffb3bcf0 .event posedge, v0000021bffc5aef0_0;
v0000021bffb9eaa0_0 .array/port v0000021bffb9eaa0, 0;
v0000021bffb9eaa0_1 .array/port v0000021bffb9eaa0, 1;
v0000021bffb9eaa0_2 .array/port v0000021bffb9eaa0, 2;
E_0000021bffb3b9b0/0 .event anyedge, v0000021bffb9e820_0, v0000021bffb9eaa0_0, v0000021bffb9eaa0_1, v0000021bffb9eaa0_2;
v0000021bffb9eaa0_3 .array/port v0000021bffb9eaa0, 3;
v0000021bffb9eaa0_4 .array/port v0000021bffb9eaa0, 4;
v0000021bffb9eaa0_5 .array/port v0000021bffb9eaa0, 5;
v0000021bffb9eaa0_6 .array/port v0000021bffb9eaa0, 6;
E_0000021bffb3b9b0/1 .event anyedge, v0000021bffb9eaa0_3, v0000021bffb9eaa0_4, v0000021bffb9eaa0_5, v0000021bffb9eaa0_6;
v0000021bffb9eaa0_7 .array/port v0000021bffb9eaa0, 7;
E_0000021bffb3b9b0/2 .event anyedge, v0000021bffb9eaa0_7;
E_0000021bffb3b9b0 .event/or E_0000021bffb3b9b0/0, E_0000021bffb3b9b0/1, E_0000021bffb3b9b0/2;
E_0000021bffb3b9f0/0 .event anyedge, v0000021bffb16910_0, v0000021bffb9eaa0_0, v0000021bffb9eaa0_1, v0000021bffb9eaa0_2;
E_0000021bffb3b9f0/1 .event anyedge, v0000021bffb9eaa0_3, v0000021bffb9eaa0_4, v0000021bffb9eaa0_5, v0000021bffb9eaa0_6;
E_0000021bffb3b9f0/2 .event anyedge, v0000021bffb9eaa0_7;
E_0000021bffb3b9f0 .event/or E_0000021bffb3b9f0/0, E_0000021bffb3b9f0/1, E_0000021bffb3b9f0/2;
    .scope S_0000021bffc5ad60;
T_0 ;
    %wait E_0000021bffb3b9f0;
    %delay 2, 0;
    %load/vec4 v0000021bffb16910_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000021bffb9eaa0, 4;
    %store/vec4 v0000021bffb16870_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021bffc5ad60;
T_1 ;
    %wait E_0000021bffb3b9b0;
    %delay 2, 0;
    %load/vec4 v0000021bffb9e820_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000021bffb9eaa0, 4;
    %store/vec4 v0000021bffb9e0a0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021bffc5ad60;
T_2 ;
    %wait E_0000021bffb3bcf0;
    %load/vec4 v0000021bffb9ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bffb9e320_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000021bffb9e320_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000021bffb9e320_0;
    %store/vec4a v0000021bffb9eaa0, 4, 0;
    %load/vec4 v0000021bffb9e320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bffb9e320_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021bffb9ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %delay 1, 0;
    %load/vec4 v0000021bffb16730_0;
    %load/vec4 v0000021bffb167d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000021bffb9eaa0, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021bffc5abd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bffb9ed20_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000021bffc5abd0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000021bffb9ed20_0;
    %inv;
    %store/vec4 v0000021bffb9ed20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021bffc5abd0;
T_5 ;
    %vpi_call 2 30 "$dumpfile", "reg_file_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021bffc5abd0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021bffb9eb40_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021bffb9e780_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021bffb9e960_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021bffb9edc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bffb9e6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bffb9e140_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bffb9e140_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bffb9e140_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000021bffb9eb40_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021bffb9e780_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bffb9e6e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bffb9e6e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000021bffb9eb40_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021bffb9e780_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bffb9e6e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bffb9e6e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021bffb9e960_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021bffb9edc0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 70 "$display", "OUT1 (Reg 3): %h | OUT2 (Reg 5): %h", v0000021bffb9ec80_0, v0000021bffb9e3c0_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021bffb9e960_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021bffb9edc0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 76 "$display", "OUT1 (Reg 0): %h | OUT2 (Reg 4): %h", v0000021bffb9ec80_0, v0000021bffb9e3c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bffb9e140_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bffb9e140_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000021bffb9e960_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000021bffb9edc0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 86 "$display", "After reset - OUT1: %h | OUT2: %h", v0000021bffb9ec80_0, v0000021bffb9e3c0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regTestbench.v";
    "reg.v";
