#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jan 24 14:54:55 2021
# Process ID: 11388
# Current directory: C:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.runs/design_1_sevenseg_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_sevenseg_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sevenseg_ip_0_0.tcl
# Log file: C:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.runs/design_1_sevenseg_ip_0_0_synth_1/design_1_sevenseg_ip_0_0.vds
# Journal file: C:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.runs/design_1_sevenseg_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_sevenseg_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KasperPC/Desktop/EOS_Examen/EX2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_sevenseg_ip_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1062.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sevenseg_ip_0_0' [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_ip_0_0/synth/design_1_sevenseg_ip_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sevenseg_ip_v1_0' declared at 'c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0.vhd:5' bound to instance 'U0' of component 'sevenseg_ip_v1_0' [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_ip_0_0/synth/design_1_sevenseg_ip_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'sevenseg_ip_v1_0' [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sevenseg_ip_v1_0_S00_AXI' declared at 'c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0_S00_AXI.vhd:5' bound to instance 'sevenseg_ip_v1_0_S00_AXI_inst' of component 'sevenseg_ip_v1_0_S00_AXI' [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sevenseg_ip_v1_0_S00_AXI' [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-226] default block is never used [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'uitgang_i' is read in the process but is not in the sensitivity list [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-3491] module 'Ex1' declared at 'c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/src/EX1.vhd:11' bound to instance 'Core1' of component 'Ex1' [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0_S00_AXI.vhd:400]
INFO: [Synth 8-638] synthesizing module 'Ex1' [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/src/EX1.vhd:18]
INFO: [Synth 8-226] default block is never used [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/src/EX1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Ex1' (1#1) [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/src/EX1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sevenseg_ip_v1_0_S00_AXI' (2#1) [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'sevenseg_ip_v1_0' (3#1) [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ipshared/ce40/hdl/sevenseg_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_sevenseg_ip_0_0' (4#1) [c:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.srcs/sources_1/bd/design_1/ip/design_1_sevenseg_ip_0_0/synth/design_1_sevenseg_ip_0_0.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.578 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1062.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1128.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1128.152 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    25|
|5     |LUT5 |    25|
|6     |LUT6 |    11|
|7     |FDRE |   135|
|8     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1128.152 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.152 ; gain = 65.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1128.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1138.219 ; gain = 75.641
INFO: [Common 17-1381] The checkpoint 'C:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.runs/design_1_sevenseg_ip_0_0_synth_1/design_1_sevenseg_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_sevenseg_ip_0_0, cache-ID = 9708e56b36896cf0
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/KasperPC/Desktop/EOS_Examen/EX4/EX4.runs/design_1_sevenseg_ip_0_0_synth_1/design_1_sevenseg_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_sevenseg_ip_0_0_utilization_synth.rpt -pb design_1_sevenseg_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 24 14:55:26 2021...
