Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 19 00:01:34 2024
| Host         : DESKTOP-S44V6ID running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DNN_top_timing_summary_routed.rpt -pb DNN_top_timing_summary_routed.pb -rpx DNN_top_timing_summary_routed.rpx -warn_on_violation
| Design       : DNN_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             21          
XDCH-2     Warning   Same min and max delay values on IO port  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.234        0.000                      0               145921        0.014        0.000                      0               145921        9.500        0.000                       0                 50889  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.234        0.000                      0               145876        0.014        0.000                      0               145876        9.500        0.000                       0                 50889  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   15.127        0.000                      0                   45        1.458        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[757]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.076ns (11.411%)  route 8.354ns (88.589%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.569    14.887    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[757]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.756    15.178    UART/PS1/clock_IBUF_BUFG
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[757]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X4Y183         FDRE (Setup_fdre_C_CE)      -0.202    15.121    UART/PS1/image_buf_reg[757]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[775]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.076ns (11.411%)  route 8.354ns (88.589%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.569    14.887    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[775]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.756    15.178    UART/PS1/clock_IBUF_BUFG
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[775]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X4Y183         FDRE (Setup_fdre_C_CE)      -0.202    15.121    UART/PS1/image_buf_reg[775]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[8967]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.076ns (11.411%)  route 8.354ns (88.589%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.569    14.887    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[8967]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.756    15.178    UART/PS1/clock_IBUF_BUFG
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[8967]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X4Y183         FDRE (Setup_fdre_C_CE)      -0.202    15.121    UART/PS1/image_buf_reg[8967]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[8975]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.076ns (11.411%)  route 8.354ns (88.589%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.569    14.887    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[8975]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.756    15.178    UART/PS1/clock_IBUF_BUFG
    SLICE_X4Y183         FDRE                                         r  UART/PS1/image_buf_reg[8975]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X4Y183         FDRE (Setup_fdre_C_CE)      -0.202    15.121    UART/PS1/image_buf_reg[8975]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[1298]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.076ns (11.387%)  route 8.374ns (88.613%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.589    14.906    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[1298]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.757    15.179    UART/PS1/clock_IBUF_BUFG
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[1298]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X6Y184         FDRE (Setup_fdre_C_CE)      -0.164    15.160    UART/PS1/image_buf_reg[1298]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[2814]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.076ns (11.387%)  route 8.374ns (88.613%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.589    14.906    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[2814]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.757    15.179    UART/PS1/clock_IBUF_BUFG
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[2814]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X6Y184         FDRE (Setup_fdre_C_CE)      -0.164    15.160    UART/PS1/image_buf_reg[2814]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[3853]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.076ns (11.387%)  route 8.374ns (88.613%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.589    14.906    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[3853]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.757    15.179    UART/PS1/clock_IBUF_BUFG
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[3853]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X6Y184         FDRE (Setup_fdre_C_CE)      -0.164    15.160    UART/PS1/image_buf_reg[3853]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[773]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.076ns (11.387%)  route 8.374ns (88.613%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.589    14.906    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[773]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.757    15.179    UART/PS1/clock_IBUF_BUFG
    SLICE_X6Y184         FDRE                                         r  UART/PS1/image_buf_reg[773]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X6Y184         FDRE (Setup_fdre_C_CE)      -0.164    15.160    UART/PS1/image_buf_reg[773]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[10015]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 1.076ns (11.482%)  route 8.296ns (88.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.511    14.828    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X7Y181         FDRE                                         r  UART/PS1/image_buf_reg[10015]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.753    15.175    UART/PS1/clock_IBUF_BUFG
    SLICE_X7Y181         FDRE                                         r  UART/PS1/image_buf_reg[10015]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X7Y181         FDRE (Setup_fdre_C_CE)      -0.202    15.118    UART/PS1/image_buf_reg[10015]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 UART/BG1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[1258]/CE
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock fall@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 1.076ns (11.482%)  route 8.296ns (88.518%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.854     5.457    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDCE (Prop_fdce_C_Q)         0.456     5.913 f  UART/BG1/counter_reg[1]/Q
                         net (fo=9, routed)           0.989     6.902    UART/BG1/counter[1]
    SLICE_X81Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.026 r  UART/BG1/counter[0]_i_2/O
                         net (fo=2, routed)           1.305     8.331    UART/BG1/counter[0]_i_2_n_30
    SLICE_X71Y63         LUT5 (Prop_lut5_I3_O)        0.124     8.455 r  UART/BG1/counter[9]_i_4/O
                         net (fo=21, routed)          0.544     8.998    UART/UT1/FSM_sequential_state_reg[0]_0
    SLICE_X66Y69         LUT2 (Prop_lut2_I1_O)        0.124     9.122 f  UART/UT1/image_buf[12543]_i_4/O
                         net (fo=1, routed)           0.520     9.642    UART/UT1/image_buf[12543]_i_4_n_30
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.766 f  UART/UT1/image_buf[12543]_i_3/O
                         net (fo=5, routed)           0.427    10.193    UART/PS1/tx_done
    SLICE_X62Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.317 r  UART/PS1/image_buf[12543]_i_1/O
                         net (fo=12544, routed)       4.511    14.828    UART/PS1/image_buf[12543]_i_1_n_30
    SLICE_X7Y181         FDRE                                         r  UART/PS1/image_buf_reg[1258]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.753    15.175    UART/PS1/clock_IBUF_BUFG
    SLICE_X7Y181         FDRE                                         r  UART/PS1/image_buf_reg[1258]/C  (IS_INVERTED)
                         clock pessimism              0.180    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X7Y181         FDRE (Setup_fdre_C_CE)      -0.202    15.118    UART/PS1/image_buf_reg[1258]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                  0.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 in2_reg[5501]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[5501]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.705%)  route 0.188ns (47.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.546     1.465    clock_IBUF_BUFG
    SLICE_X54Y126        FDRE                                         r  in2_reg[5501]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y126        FDRE (Prop_fdre_C_Q)         0.164     1.629 r  in2_reg[5501]/Q
                         net (fo=1, routed)           0.188     1.817    dut/Q[2750]
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.045     1.862 r  dut/holdData_0[5501]_i_1/O
                         net (fo=1, routed)           0.000     1.862    dut/holdData_0[5501]_i_1_n_30
    SLICE_X50Y125        FDRE                                         r  dut/holdData_0_reg[5501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.813     1.978    dut/clock_IBUF_BUFG
    SLICE_X50Y125        FDRE                                         r  dut/holdData_0_reg[5501]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X50Y125        FDRE (Hold_fdre_C_D)         0.121     1.848    dut/holdData_0_reg[5501]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 in2_reg[9867]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[9867]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.156%)  route 0.208ns (49.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.599     1.518    clock_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  in2_reg[9867]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  in2_reg[9867]/Q
                         net (fo=1, routed)           0.208     1.890    dut/Q[4932]
    SLICE_X2Y99          LUT5 (Prop_lut5_I4_O)        0.045     1.935 r  dut/holdData_0[9867]_i_1/O
                         net (fo=1, routed)           0.000     1.935    dut/holdData_0[9867]_i_1_n_30
    SLICE_X2Y99          FDRE                                         r  dut/holdData_0_reg[9867]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.878     2.043    dut/clock_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  dut/holdData_0_reg[9867]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.918    dut/holdData_0_reg[9867]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dut/holdData_0_reg[7992]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[7976]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.535%)  route 0.197ns (48.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.636     1.556    dut/clock_IBUF_BUFG
    SLICE_X54Y163        FDRE                                         r  dut/holdData_0_reg[7992]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y163        FDRE (Prop_fdre_C_Q)         0.164     1.720 r  dut/holdData_0_reg[7992]/Q
                         net (fo=1, routed)           0.197     1.916    dut/holdData_0_reg_n_30_[7992]
    SLICE_X50Y162        LUT5 (Prop_lut5_I0_O)        0.045     1.961 r  dut/holdData_0[7976]_i_1/O
                         net (fo=1, routed)           0.000     1.961    dut/holdData_0[7976]_i_1_n_30
    SLICE_X50Y162        FDRE                                         r  dut/holdData_0_reg[7976]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.911     2.076    dut/clock_IBUF_BUFG
    SLICE_X50Y162        FDRE                                         r  dut/holdData_0_reg[7976]/C
                         clock pessimism             -0.255     1.822    
    SLICE_X50Y162        FDRE (Hold_fdre_C_D)         0.121     1.943    dut/holdData_0_reg[7976]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dut/holdData_0_reg[7978]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[7962]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.351%)  route 0.224ns (54.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.637     1.557    dut/clock_IBUF_BUFG
    SLICE_X52Y162        FDRE                                         r  dut/holdData_0_reg[7978]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y162        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  dut/holdData_0_reg[7978]/Q
                         net (fo=1, routed)           0.224     1.922    dut/holdData_0_reg_n_30_[7978]
    SLICE_X46Y161        LUT5 (Prop_lut5_I0_O)        0.045     1.967 r  dut/holdData_0[7962]_i_1/O
                         net (fo=1, routed)           0.000     1.967    dut/holdData_0[7962]_i_1_n_30
    SLICE_X46Y161        FDRE                                         r  dut/holdData_0_reg[7962]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.915     2.080    dut/clock_IBUF_BUFG
    SLICE_X46Y161        FDRE                                         r  dut/holdData_0_reg[7962]/C
                         clock pessimism             -0.255     1.826    
    SLICE_X46Y161        FDRE (Hold_fdre_C_D)         0.121     1.947    dut/holdData_0_reg[7962]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 UART/UB1/image_reg[7818]/C
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/PS1/image_buf_reg[7818]/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock fall@10.000ns - clock fall@10.000ns)
  Data Path Delay:        0.388ns  (logic 0.191ns (49.275%)  route 0.197ns (50.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.556    11.475    UART/UB1/clock_IBUF_BUFG
    SLICE_X52Y111        FDRE                                         r  UART/UB1/image_reg[7818]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.146    11.621 r  UART/UB1/image_reg[7818]/Q
                         net (fo=3, routed)           0.197    11.818    UART/UB1/image_reg[12527]_0[7818]
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.045    11.863 r  UART/UB1/image_buf[7818]_i_1/O
                         net (fo=1, routed)           0.000    11.863    UART/PS1/image_buf_reg[12543]_1[7818]
    SLICE_X51Y110        FDRE                                         r  UART/PS1/image_buf_reg[7818]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     10.000    10.000 f  
    E3                                                0.000    10.000 f  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.827    11.992    UART/PS1/clock_IBUF_BUFG
    SLICE_X51Y110        FDRE                                         r  UART/PS1/image_buf_reg[7818]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.741    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.099    11.840    UART/PS1/image_buf_reg[7818]
  -------------------------------------------------------------------
                         required time                        -11.840    
                         arrival time                          11.863    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dut/holdData_0_reg[8718]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[8702]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.306%)  route 0.225ns (54.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.624     1.544    dut/clock_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  dut/holdData_0_reg[8718]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  dut/holdData_0_reg[8718]/Q
                         net (fo=1, routed)           0.225     1.909    dut/holdData_0_reg_n_30_[8718]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.954 r  dut/holdData_0[8702]_i_1/O
                         net (fo=1, routed)           0.000     1.954    dut/holdData_0[8702]_i_1_n_30
    SLICE_X56Y30         FDRE                                         r  dut/holdData_0_reg[8702]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.895     2.060    dut/clock_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  dut/holdData_0_reg[8702]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.121     1.927    dut/holdData_0_reg[8702]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 in2_reg[5751]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[5751]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.809%)  route 0.187ns (47.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.565     1.484    clock_IBUF_BUFG
    SLICE_X34Y101        FDRE                                         r  in2_reg[5751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  in2_reg[5751]/Q
                         net (fo=1, routed)           0.187     1.835    dut/Q[2872]
    SLICE_X37Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  dut/holdData_0[5751]_i_1/O
                         net (fo=1, routed)           0.000     1.880    dut/holdData_0[5751]_i_1_n_30
    SLICE_X37Y98         FDRE                                         r  dut/holdData_0_reg[5751]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.842     2.007    dut/clock_IBUF_BUFG
    SLICE_X37Y98         FDRE                                         r  dut/holdData_0_reg[5751]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.091     1.852    dut/holdData_0_reg[5751]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dut/holdData_0_reg[2903]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[2887]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.900%)  route 0.202ns (52.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.639     1.559    dut/clock_IBUF_BUFG
    SLICE_X55Y190        FDRE                                         r  dut/holdData_0_reg[2903]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y190        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  dut/holdData_0_reg[2903]/Q
                         net (fo=1, routed)           0.202     1.902    dut/holdData_0_reg_n_30_[2903]
    SLICE_X47Y190        LUT5 (Prop_lut5_I0_O)        0.045     1.947 r  dut/holdData_0[2887]_i_1/O
                         net (fo=1, routed)           0.000     1.947    dut/holdData_0[2887]_i_1_n_30
    SLICE_X47Y190        FDRE                                         r  dut/holdData_0_reg[2887]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.916     2.081    dut/clock_IBUF_BUFG
    SLICE_X47Y190        FDRE                                         r  dut/holdData_0_reg[2887]/C
                         clock pessimism             -0.255     1.827    
    SLICE_X47Y190        FDRE (Hold_fdre_C_D)         0.092     1.919    dut/holdData_0_reg[2887]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dut/holdData_0_reg[6458]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_0_reg[6442]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.846%)  route 0.203ns (52.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.636     1.556    dut/clock_IBUF_BUFG
    SLICE_X52Y164        FDRE                                         r  dut/holdData_0_reg[6458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y164        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  dut/holdData_0_reg[6458]/Q
                         net (fo=1, routed)           0.203     1.900    dut/holdData_0_reg_n_30_[6458]
    SLICE_X49Y164        LUT5 (Prop_lut5_I0_O)        0.045     1.945 r  dut/holdData_0[6442]_i_1/O
                         net (fo=1, routed)           0.000     1.945    dut/holdData_0[6442]_i_1_n_30
    SLICE_X49Y164        FDRE                                         r  dut/holdData_0_reg[6442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.912     2.077    dut/clock_IBUF_BUFG
    SLICE_X49Y164        FDRE                                         r  dut/holdData_0_reg[6442]/C
                         clock pessimism             -0.255     1.823    
    SLICE_X49Y164        FDRE (Hold_fdre_C_D)         0.092     1.915    dut/holdData_0_reg[6442]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dut/l1/n_0/ReLUinst.s1/out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut/holdData_1_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.358%)  route 0.161ns (41.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.557     1.476    dut/l1/n_0/ReLUinst.s1/clock_IBUF_BUFG
    SLICE_X51Y111        FDSE                                         r  dut/l1/n_0/ReLUinst.s1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDSE (Prop_fdse_C_Q)         0.128     1.604 r  dut/l1/n_0/ReLUinst.s1/out_reg[2]/Q
                         net (fo=2, routed)           0.161     1.766    dut/l1/n_0/ReLUinst.s1/x1_out[2]
    SLICE_X53Y110        LUT3 (Prop_lut3_I2_O)        0.098     1.864 r  dut/l1/n_0/ReLUinst.s1/holdData_1[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.864    dut/l1_n_528
    SLICE_X53Y110        FDRE                                         r  dut/holdData_1_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.826     1.991    dut/clock_IBUF_BUFG
    SLICE_X53Y110        FDRE                                         r  dut/holdData_1_reg[2]_rep/C
                         clock pessimism             -0.250     1.740    
    SLICE_X53Y110        FDRE (Hold_fdre_C_D)         0.092     1.832    dut/holdData_1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y44   dut/l1/n_0/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y19   dut/l1/n_1/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y26   dut/l1/n_10/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y27   dut/l1/n_11/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y17   dut/l1/n_12/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y23   dut/l1/n_13/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y14   dut/l1/n_14/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y16   dut/l1/n_15/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y20   dut/l1/n_16/mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y24   dut/l1/n_17/mul_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X73Y14  count_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         10.000      9.500      SLICE_X63Y97  count_valid_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       15.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 1.573ns (16.541%)  route 7.935ns (83.459%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 25.094 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       2.004     9.527    UART/UT1/reset_IBUF
    SLICE_X45Y32         FDCE                                         f  UART/UT1/data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.672    25.094    UART/UT1/clock_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  UART/UT1/data_reg_reg[4]/C
                         clock pessimism              0.000    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X45Y32         FDCE (Recov_fdce_C_CLR)     -0.405    24.654    UART/UT1/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 1.573ns (16.541%)  route 7.935ns (83.459%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 25.094 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       2.004     9.527    UART/UT1/reset_IBUF
    SLICE_X45Y32         FDCE                                         f  UART/UT1/data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.672    25.094    UART/UT1/clock_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  UART/UT1/data_reg_reg[5]/C
                         clock pessimism              0.000    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X45Y32         FDCE (Recov_fdce_C_CLR)     -0.405    24.654    UART/UT1/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 1.573ns (16.541%)  route 7.935ns (83.459%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 25.094 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       2.004     9.527    UART/UT1/reset_IBUF
    SLICE_X45Y32         FDCE                                         f  UART/UT1/data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.672    25.094    UART/UT1/clock_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  UART/UT1/data_reg_reg[6]/C
                         clock pessimism              0.000    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X45Y32         FDCE (Recov_fdce_C_CLR)     -0.405    24.654    UART/UT1/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 15.127    

Slack (MET) :             15.131ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UR1/tick_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 1.573ns (16.859%)  route 7.755ns (83.141%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       1.825     9.348    UART/UR1/reset_IBUF
    SLICE_X67Y101        FDCE                                         f  UART/UR1/tick_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.497    24.919    UART/UR1/clock_IBUF_BUFG
    SLICE_X67Y101        FDCE                                         r  UART/UR1/tick_reg_reg[0]/C
                         clock pessimism              0.000    24.919    
                         clock uncertainty           -0.035    24.884    
    SLICE_X67Y101        FDCE (Recov_fdce_C_CLR)     -0.405    24.479    UART/UR1/tick_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.479    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 15.131    

Slack (MET) :             15.131ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UR1/tick_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 1.573ns (16.859%)  route 7.755ns (83.141%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       1.825     9.348    UART/UR1/reset_IBUF
    SLICE_X67Y101        FDCE                                         f  UART/UR1/tick_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.497    24.919    UART/UR1/clock_IBUF_BUFG
    SLICE_X67Y101        FDCE                                         r  UART/UR1/tick_reg_reg[1]/C
                         clock pessimism              0.000    24.919    
                         clock uncertainty           -0.035    24.884    
    SLICE_X67Y101        FDCE (Recov_fdce_C_CLR)     -0.405    24.479    UART/UR1/tick_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.479    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 15.131    

Slack (MET) :             15.131ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UR1/tick_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 1.573ns (16.859%)  route 7.755ns (83.141%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       1.825     9.348    UART/UR1/reset_IBUF
    SLICE_X67Y101        FDCE                                         f  UART/UR1/tick_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.497    24.919    UART/UR1/clock_IBUF_BUFG
    SLICE_X67Y101        FDCE                                         r  UART/UR1/tick_reg_reg[2]/C
                         clock pessimism              0.000    24.919    
                         clock uncertainty           -0.035    24.884    
    SLICE_X67Y101        FDCE (Recov_fdce_C_CLR)     -0.405    24.479    UART/UR1/tick_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.479    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 15.131    

Slack (MET) :             15.131ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UR1/tick_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 1.573ns (16.859%)  route 7.755ns (83.141%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       1.825     9.348    UART/UR1/reset_IBUF
    SLICE_X67Y101        FDCE                                         f  UART/UR1/tick_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.497    24.919    UART/UR1/clock_IBUF_BUFG
    SLICE_X67Y101        FDCE                                         r  UART/UR1/tick_reg_reg[3]/C
                         clock pessimism              0.000    24.919    
                         clock uncertainty           -0.035    24.884    
    SLICE_X67Y101        FDCE (Recov_fdce_C_CLR)     -0.405    24.479    UART/UR1/tick_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.479    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 15.131    

Slack (MET) :             15.133ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UR1/data_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 1.573ns (16.548%)  route 7.930ns (83.452%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 25.096 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       2.000     9.523    UART/UR1/reset_IBUF
    SLICE_X64Y38         FDCE                                         f  UART/UR1/data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.674    25.096    UART/UR1/clock_IBUF_BUFG
    SLICE_X64Y38         FDCE                                         r  UART/UR1/data_reg_reg[1]/C
                         clock pessimism              0.000    25.096    
                         clock uncertainty           -0.035    25.061    
    SLICE_X64Y38         FDCE (Recov_fdce_C_CLR)     -0.405    24.656    UART/UR1/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.656    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 15.133    

Slack (MET) :             15.133ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UR1/data_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 1.573ns (16.548%)  route 7.930ns (83.452%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 25.096 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       2.000     9.523    UART/UR1/reset_IBUF
    SLICE_X64Y38         FDCE                                         f  UART/UR1/data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.674    25.096    UART/UR1/clock_IBUF_BUFG
    SLICE_X64Y38         FDCE                                         r  UART/UR1/data_reg_reg[2]/C
                         clock pessimism              0.000    25.096    
                         clock uncertainty           -0.035    25.061    
    SLICE_X64Y38         FDCE (Recov_fdce_C_CLR)     -0.405    24.656    UART/UR1/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.656    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 15.133    

Slack (MET) :             15.133ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UR1/data_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 1.573ns (16.548%)  route 7.930ns (83.452%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 25.096 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.497 f  reset_IBUF_inst/O
                         net (fo=375, routed)         5.930     7.427    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.523 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       2.000     9.523    UART/UR1/reset_IBUF
    SLICE_X64Y38         FDCE                                         f  UART/UR1/data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.674    25.096    UART/UR1/clock_IBUF_BUFG
    SLICE_X64Y38         FDCE                                         r  UART/UR1/data_reg_reg[6]/C
                         clock pessimism              0.000    25.096    
                         clock uncertainty           -0.035    25.061    
    SLICE_X64Y38         FDCE (Recov_fdce_C_CLR)     -0.405    24.656    UART/UR1/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.656    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 15.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.270ns (7.791%)  route 3.201ns (92.209%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.687     3.491    UART/UT1/reset_IBUF
    SLICE_X46Y33         FDCE                                         f  UART/UT1/data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.900     2.065    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  UART/UT1/data_reg_reg[0]/C
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.035     2.100    
    SLICE_X46Y33         FDCE (Remov_fdce_C_CLR)     -0.067     2.033    UART/UT1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.270ns (7.791%)  route 3.201ns (92.209%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.687     3.491    UART/UT1/reset_IBUF
    SLICE_X46Y33         FDCE                                         f  UART/UT1/data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.900     2.065    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  UART/UT1/data_reg_reg[1]/C
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.035     2.100    
    SLICE_X46Y33         FDCE (Remov_fdce_C_CLR)     -0.067     2.033    UART/UT1/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.270ns (7.791%)  route 3.201ns (92.209%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.687     3.491    UART/UT1/reset_IBUF
    SLICE_X46Y33         FDCE                                         f  UART/UT1/data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.900     2.065    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  UART/UT1/data_reg_reg[2]/C
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.035     2.100    
    SLICE_X46Y33         FDCE (Remov_fdce_C_CLR)     -0.067     2.033    UART/UT1/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.270ns (7.791%)  route 3.201ns (92.209%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.687     3.491    UART/UT1/reset_IBUF
    SLICE_X46Y33         FDCE                                         f  UART/UT1/data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.900     2.065    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  UART/UT1/data_reg_reg[3]/C
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.035     2.100    
    SLICE_X46Y33         FDCE (Remov_fdce_C_CLR)     -0.067     2.033    UART/UT1/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/data_reg_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 0.270ns (7.791%)  route 3.201ns (92.209%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.687     3.491    UART/UT1/reset_IBUF
    SLICE_X46Y33         FDCE                                         f  UART/UT1/data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.900     2.065    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  UART/UT1/data_reg_reg[7]/C
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.035     2.100    
    SLICE_X46Y33         FDCE (Remov_fdce_C_CLR)     -0.067     2.033    UART/UT1/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/tick_reg_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.270ns (7.962%)  route 3.126ns (92.038%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.612     3.417    UART/UT1/reset_IBUF
    SLICE_X46Y74         FDCE                                         f  UART/UT1/tick_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.821     1.986    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  UART/UT1/tick_reg_reg[0]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.021    
    SLICE_X46Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    UART/UT1/tick_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/tick_reg_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.270ns (7.962%)  route 3.126ns (92.038%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.612     3.417    UART/UT1/reset_IBUF
    SLICE_X46Y74         FDCE                                         f  UART/UT1/tick_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.821     1.986    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  UART/UT1/tick_reg_reg[1]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.021    
    SLICE_X46Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    UART/UT1/tick_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/tick_reg_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.270ns (7.962%)  route 3.126ns (92.038%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.612     3.417    UART/UT1/reset_IBUF
    SLICE_X46Y74         FDCE                                         f  UART/UT1/tick_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.821     1.986    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  UART/UT1/tick_reg_reg[2]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.021    
    SLICE_X46Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    UART/UT1/tick_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/UT1/tick_reg_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.270ns (7.962%)  route 3.126ns (92.038%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.612     3.417    UART/UT1/reset_IBUF
    SLICE_X46Y74         FDCE                                         f  UART/UT1/tick_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.821     1.986    UART/UT1/clock_IBUF_BUFG
    SLICE_X46Y74         FDCE                                         r  UART/UT1/tick_reg_reg[3]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.021    
    SLICE_X46Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.954    UART/UT1/tick_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/BG1/counter_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.270ns (7.731%)  route 3.228ns (92.269%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.020     0.020    
    N17                                               0.000     0.020 f  reset (IN)
                         net (fo=0)                   0.000     0.020    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.264 f  reset_IBUF_inst/O
                         net (fo=375, routed)         2.514     2.779    reset_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.805 f  reset_IBUF_BUFG_inst/O
                         net (fo=25338, routed)       0.714     3.518    UART/BG1/reset_IBUF
    SLICE_X79Y41         FDCE                                         f  UART/BG1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.930     2.095    UART/BG1/clock_IBUF_BUFG
    SLICE_X79Y41         FDCE                                         r  UART/BG1/counter_reg[1]/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.035     2.130    
    SLICE_X79Y41         FDCE (Remov_fdce_C_CLR)     -0.092     2.038    UART/BG1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  1.480    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/mFind/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.228ns  (logic 4.864ns (43.325%)  route 6.363ns (56.675%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.891     5.494    dut/mFind/clock_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  dut/mFind/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     5.950 r  dut/mFind/o_data_reg[2]/Q
                         net (fo=7, routed)           0.881     6.831    dut/mFind/Q[2]
    SLICE_X5Y15          LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  dut/mFind/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.812     7.795    dut/mFind/seg_OBUF[0]_inst_i_4_n_30
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.332     8.127 r  dut/mFind/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.127    dut/mFind/seg_OBUF[0]_inst_i_2_n_30
    SLICE_X5Y16          MUXF7 (Prop_muxf7_I0_O)      0.212     8.339 r  dut/mFind/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.670    13.009    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.712    16.721 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.721    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.542ns  (logic 5.004ns (47.461%)  route 5.539ns (52.539%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.891     5.494    dut/mFind/clock_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  dut/mFind/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.419     5.913 f  dut/mFind/o_data_reg[9]/Q
                         net (fo=7, routed)           1.006     6.918    dut/mFind/out_data_ann[9]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.327     7.245 r  dut/mFind/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.983     8.229    dut/mFind/seg_OBUF[2]_inst_i_5_n_30
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.332     8.561 r  dut/mFind/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.561    dut/mFind/seg_OBUF[2]_inst_i_3_n_30
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I1_O)      0.217     8.778 r  dut/mFind/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.550    12.328    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.709    16.036 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.036    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.497ns  (logic 4.811ns (45.836%)  route 5.685ns (54.164%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.891     5.494    dut/mFind/clock_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  dut/mFind/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.419     5.913 r  dut/mFind/o_data_reg[9]/Q
                         net (fo=7, routed)           0.998     6.911    dut/mFind/out_data_ann[9]
    SLICE_X4Y15          LUT4 (Prop_lut4_I3_O)        0.299     7.210 r  dut/mFind/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.806     8.017    dut/mFind/seg_OBUF[3]_inst_i_5_n_30
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  dut/mFind/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.141    dut/mFind/seg_OBUF[3]_inst_i_3_n_30
    SLICE_X5Y16          MUXF7 (Prop_muxf7_I1_O)      0.245     8.386 r  dut/mFind/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.881    12.266    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.724    15.990 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.990    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD1/display/counter/rCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digits[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.446ns  (logic 4.360ns (41.739%)  route 6.086ns (58.261%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.894     5.497    SSD1/display/counter/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SSD1/display/counter/rCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.953 f  SSD1/display/counter/rCounter_reg[17]/Q
                         net (fo=12, routed)          0.805     6.758    SSD1/display/counter/rCounter_reg[17]_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.150     6.908 r  SSD1/display/counter/digits_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.281    12.189    digits_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    15.943 r  digits_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.943    digits[3]
    J14                                                               r  digits[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.316ns  (logic 4.754ns (46.084%)  route 5.562ns (53.916%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.891     5.494    dut/mFind/clock_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  dut/mFind/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.419     5.913 r  dut/mFind/o_data_reg[9]/Q
                         net (fo=7, routed)           0.842     6.755    dut/mFind/out_data_ann[9]
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.299     7.054 r  dut/mFind/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.818     7.872    dut/mFind/seg_OBUF[4]_inst_i_5_n_30
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.996 r  dut/mFind/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.996    dut/mFind/seg_OBUF[4]_inst_i_3_n_30
    SLICE_X4Y16          MUXF7 (Prop_muxf7_I1_O)      0.245     8.241 r  dut/mFind/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.901    12.143    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.667    15.810 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.810    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD1/display/counter/rCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digits[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.264ns  (logic 4.352ns (42.396%)  route 5.912ns (57.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.894     5.497    SSD1/display/counter/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SSD1/display/counter/rCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.953 r  SSD1/display/counter/rCounter_reg[17]/Q
                         net (fo=12, routed)          1.027     6.980    SSD1/display/counter/rCounter_reg[17]_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.132 r  SSD1/display/counter/digits_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.886    12.017    digits_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    15.761 r  digits_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.761    digits[0]
    J17                                                               r  digits[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 4.795ns (49.459%)  route 4.899ns (50.541%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.891     5.494    dut/mFind/clock_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  dut/mFind/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.419     5.913 r  dut/mFind/o_data_reg[9]/Q
                         net (fo=7, routed)           1.006     6.918    dut/mFind/out_data_ann[9]
    SLICE_X3Y15          LUT4 (Prop_lut4_I2_O)        0.299     7.217 r  dut/mFind/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.603     7.821    dut/mFind/seg_OBUF[1]_inst_i_5_n_30
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  dut/mFind/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.945    dut/mFind/seg_OBUF[1]_inst_i_3_n_30
    SLICE_X4Y16          MUXF7 (Prop_muxf7_I1_O)      0.217     8.162 r  dut/mFind/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.290    11.452    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.736    15.188 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.188    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.572ns  (logic 5.021ns (52.459%)  route 4.551ns (47.541%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.891     5.494    dut/mFind/clock_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  dut/mFind/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.419     5.913 r  dut/mFind/o_data_reg[9]/Q
                         net (fo=7, routed)           0.998     6.911    dut/mFind/out_data_ann[9]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.328     7.239 r  dut/mFind/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.639     7.878    dut/mFind/seg_OBUF[5]_inst_i_5_n_30
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.327     8.205 r  dut/mFind/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.205    dut/mFind/seg_OBUF[5]_inst_i_3_n_30
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.217     8.422 r  dut/mFind/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.913    11.335    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.730    15.066 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.066    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.270ns  (logic 4.992ns (53.854%)  route 4.278ns (46.146%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.892     5.495    dut/mFind/clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  dut/mFind/o_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     6.013 r  dut/mFind/o_data_reg[10]/Q
                         net (fo=7, routed)           0.963     6.975    dut/mFind/out_data_ann[10]
    SLICE_X4Y15          LUT4 (Prop_lut4_I1_O)        0.152     7.127 r  dut/mFind/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.690     7.817    dut/mFind/seg_OBUF[6]_inst_i_5_n_30
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.326     8.143 r  dut/mFind/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.143    dut/mFind/seg_OBUF[6]_inst_i_3_n_30
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.245     8.388 r  dut/mFind/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.625    11.013    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.751    14.764 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.764    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD1/display/counter/rCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digits[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 4.116ns (48.221%)  route 4.419ns (51.779%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.894     5.497    SSD1/display/counter/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SSD1/display/counter/rCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.953 r  SSD1/display/counter/rCounter_reg[17]/Q
                         net (fo=12, routed)          0.805     6.758    SSD1/display/counter/rCounter_reg[17]_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.124     6.882 r  SSD1/display/counter/digits_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.614    10.496    digits_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.031 r  digits_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.031    digits[1]
    J18                                                               r  digits[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/stickey_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stickey
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.393ns (82.965%)  route 0.286ns (17.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.600     1.519    dut/clock_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  dut/stickey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dut/stickey_reg/Q
                         net (fo=1, routed)           0.286     1.946    stickey_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.199 r  stickey_OBUF_inst/O
                         net (fo=0)                   0.000     3.199    stickey
    V17                                                               r  stickey (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            valid_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.410ns (65.398%)  route 0.746ns (34.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.660     1.580    clock_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  valid_out_reg/Q
                         net (fo=1, routed)           0.746     2.467    valid_out_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.737 r  valid_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.737    valid_out
    V11                                                               r  valid_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD1/display/counter/rCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digits[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.461ns (58.364%)  route 1.042ns (41.636%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.666     1.586    SSD1/display/counter/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SSD1/display/counter/rCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.727 r  SSD1/display/counter/rCounter_reg[16]/Q
                         net (fo=19, routed)          0.259     1.986    SSD1/display/counter/rCounter_reg[16]_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.045     2.031 r  SSD1/display/counter/digits_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.814    digits_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.089 r  digits_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.089    digits[2]
    T9                                                                r  digits[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.623ns (63.624%)  route 0.928ns (36.376%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.665     1.585    dut/mFind/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  dut/mFind/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dut/mFind/o_data_reg[12]/Q
                         net (fo=7, routed)           0.208     1.957    dut/mFind/out_data_ann[12]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.045     2.002 r  dut/mFind/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.002    dut/mFind/seg_OBUF[6]_inst_i_3_n_30
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.074     2.076 r  dut/mFind/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.796    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.340     4.137 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.137    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.394ns (53.654%)  route 1.204ns (46.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.661     1.581    dut/mFind/clock_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  dut/mFind/o_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  dut/mFind/o_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.204     2.926    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.180 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.180    out_data[2]
    J13                                                               r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.362ns (51.918%)  route 1.262ns (48.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.661     1.581    dut/mFind/clock_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  dut/mFind/o_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  dut/mFind/o_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.262     2.984    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.205 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.205    out_data[0]
    H17                                                               r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.593ns (60.448%)  route 1.042ns (39.552%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.665     1.585    dut/mFind/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  dut/mFind/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dut/mFind/o_data_reg[12]/Q
                         net (fo=7, routed)           0.173     1.922    dut/mFind/out_data_ann[12]
    SLICE_X5Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.967 r  dut/mFind/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.967    dut/mFind/seg_OBUF[5]_inst_i_3_n_30
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     2.032 r  dut/mFind/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.869     2.901    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.319     4.220 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.220    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.392ns (51.619%)  route 1.305ns (48.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.661     1.581    dut/mFind/clock_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  dut/mFind/o_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  dut/mFind/o_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.305     3.027    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.278 r  out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.278    out_data[3]
    N14                                                               r  out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD1/display/counter/rCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digits[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.422ns (51.137%)  route 1.359ns (48.863%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.666     1.586    SSD1/display/counter/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SSD1/display/counter/rCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.727 f  SSD1/display/counter/rCounter_reg[16]/Q
                         net (fo=19, routed)          0.258     1.985    SSD1/display/counter/rCounter_reg[16]_0
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.045     2.030 r  SSD1/display/counter/digits_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.101     3.131    digits_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.368 r  digits_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.368    digits[1]
    J18                                                               r  digits[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/mFind/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.598ns (57.102%)  route 1.201ns (42.898%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.665     1.585    dut/mFind/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  dut/mFind/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.749 r  dut/mFind/o_data_reg[12]/Q
                         net (fo=7, routed)           0.162     1.911    dut/mFind/out_data_ann[12]
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.956 r  dut/mFind/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.956    dut/mFind/seg_OBUF[1]_inst_i_3_n_30
    SLICE_X4Y16          MUXF7 (Prop_muxf7_I1_O)      0.065     2.021 r  dut/mFind/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.038     3.060    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.324     4.384 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.384    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay         25298 Endpoints
Min Delay         25298 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[10023]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.142ns  (logic 1.630ns (10.095%)  route 14.512ns (89.905%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.532    16.142    dut/holdData_0
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[10023]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.679     5.101    dut/clock_IBUF_BUFG
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[10023]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[1831]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.142ns  (logic 1.630ns (10.095%)  route 14.512ns (89.905%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.532    16.142    dut/holdData_0
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[1831]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.679     5.101    dut/clock_IBUF_BUFG
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[1831]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[2334]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.142ns  (logic 1.630ns (10.095%)  route 14.512ns (89.905%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.532    16.142    dut/holdData_0
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[2334]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.679     5.101    dut/clock_IBUF_BUFG
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[2334]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[8473]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.142ns  (logic 1.630ns (10.095%)  route 14.512ns (89.905%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.532    16.142    dut/holdData_0
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[8473]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.679     5.101    dut/clock_IBUF_BUFG
    SLICE_X33Y196        FDRE                                         r  dut/holdData_0_reg[8473]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[8426]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.978ns  (logic 1.630ns (10.199%)  route 14.348ns (89.801%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.368    15.978    dut/holdData_0
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[8426]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.678     5.100    dut/clock_IBUF_BUFG
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[8426]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[8478]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.978ns  (logic 1.630ns (10.199%)  route 14.348ns (89.801%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.368    15.978    dut/holdData_0
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[8478]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.678     5.100    dut/clock_IBUF_BUFG
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[8478]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[9515]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.978ns  (logic 1.630ns (10.199%)  route 14.348ns (89.801%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.368    15.978    dut/holdData_0
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[9515]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.678     5.100    dut/clock_IBUF_BUFG
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[9515]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[9517]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.978ns  (logic 1.630ns (10.199%)  route 14.348ns (89.801%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.368    15.978    dut/holdData_0
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[9517]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.678     5.100    dut/clock_IBUF_BUFG
    SLICE_X35Y193        FDRE                                         r  dut/holdData_0_reg[9517]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[11053]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.888ns  (logic 1.630ns (10.256%)  route 14.259ns (89.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.279    15.888    dut/holdData_0
    SLICE_X36Y195        FDRE                                         r  dut/holdData_0_reg[11053]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.678     5.100    dut/clock_IBUF_BUFG
    SLICE_X36Y195        FDRE                                         r  dut/holdData_0_reg[11053]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[11559]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.888ns  (logic 1.630ns (10.256%)  route 14.259ns (89.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       4.980     6.458    dut/mode_IBUF
    SLICE_X67Y94         LUT5 (Prop_lut5_I2_O)        0.152     6.610 r  dut/holdData_0[12543]_i_1/O
                         net (fo=12643, routed)       9.279    15.888    dut/holdData_0
    SLICE_X36Y195        FDRE                                         r  dut/holdData_0_reg[11559]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       1.678     5.100    dut/clock_IBUF_BUFG
    SLICE_X36Y195        FDRE                                         r  dut/holdData_0_reg[11559]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[3207]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.290ns (36.215%)  route 0.512ns (63.785%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.512     0.757    dut/mode_IBUF
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.045     0.802 r  dut/holdData_0[3207]_i_1/O
                         net (fo=1, routed)           0.000     0.802    dut/holdData_0[3207]_i_1_n_30
    SLICE_X1Y99          FDRE                                         r  dut/holdData_0_reg[3207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.878     2.043    dut/clock_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  dut/holdData_0_reg[3207]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[8841]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.290ns (33.998%)  route 0.564ns (66.002%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.564     0.809    dut/mode_IBUF
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.045     0.854 r  dut/holdData_0[8841]_i_1/O
                         net (fo=1, routed)           0.000     0.854    dut/holdData_0[8841]_i_1_n_30
    SLICE_X3Y98          FDRE                                         r  dut/holdData_0_reg[8841]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.878     2.043    dut/clock_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  dut/holdData_0_reg[8841]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[10389]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.290ns (32.262%)  route 0.610ns (67.738%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.610     0.855    dut/mode_IBUF
    SLICE_X1Y104         LUT4 (Prop_lut4_I2_O)        0.045     0.900 r  dut/holdData_0[10389]_i_1/O
                         net (fo=1, routed)           0.000     0.900    dut/holdData_0[10389]_i_1_n_30
    SLICE_X1Y104         FDRE                                         r  dut/holdData_0_reg[10389]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.871     2.036    dut/clock_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dut/holdData_0_reg[10389]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[2183]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.290ns (32.038%)  route 0.616ns (67.962%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.616     0.862    dut/mode_IBUF
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.045     0.907 r  dut/holdData_0[2183]_i_1/O
                         net (fo=1, routed)           0.000     0.907    dut/holdData_0[2183]_i_1_n_30
    SLICE_X1Y96          FDRE                                         r  dut/holdData_0_reg[2183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.877     2.042    dut/clock_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  dut/holdData_0_reg[2183]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[11391]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.290ns (32.003%)  route 0.617ns (67.997%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.617     0.863    dut/mode_IBUF
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.045     0.908 r  dut/holdData_0[11391]_i_1/O
                         net (fo=1, routed)           0.000     0.908    dut/holdData_0[11391]_i_1_n_30
    SLICE_X1Y96          FDRE                                         r  dut/holdData_0_reg[11391]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.877     2.042    dut/clock_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  dut/holdData_0_reg[11391]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[9363]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.290ns (31.713%)  route 0.625ns (68.287%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.625     0.871    dut/mode_IBUF
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.045     0.916 r  dut/holdData_0[9363]_i_1/O
                         net (fo=1, routed)           0.000     0.916    dut/holdData_0[9363]_i_1_n_30
    SLICE_X1Y102         FDRE                                         r  dut/holdData_0_reg[9363]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.872     2.037    dut/clock_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  dut/holdData_0_reg[9363]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[10387]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.290ns (30.501%)  route 0.662ns (69.499%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.662     0.907    dut/mode_IBUF
    SLICE_X1Y104         LUT4 (Prop_lut4_I2_O)        0.045     0.952 r  dut/holdData_0[10387]_i_1/O
                         net (fo=1, routed)           0.000     0.952    dut/holdData_0[10387]_i_1_n_30
    SLICE_X1Y104         FDRE                                         r  dut/holdData_0_reg[10387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.871     2.036    dut/clock_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dut/holdData_0_reg[10387]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[1167]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.290ns (30.454%)  route 0.663ns (69.546%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.663     0.909    dut/mode_IBUF
    SLICE_X0Y105         LUT4 (Prop_lut4_I2_O)        0.045     0.954 r  dut/holdData_0[1167]_i_1/O
                         net (fo=1, routed)           0.000     0.954    dut/holdData_0[1167]_i_1_n_30
    SLICE_X0Y105         FDRE                                         r  dut/holdData_0_reg[1167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.871     2.036    dut/clock_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  dut/holdData_0_reg[1167]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[8837]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.290ns (30.303%)  route 0.668ns (69.697%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.668     0.913    dut/mode_IBUF
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.045     0.958 r  dut/holdData_0[8837]_i_1/O
                         net (fo=1, routed)           0.000     0.958    dut/holdData_0[8837]_i_1_n_30
    SLICE_X5Y93          FDRE                                         r  dut/holdData_0_reg[8837]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.874     2.039    dut/clock_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  dut/holdData_0_reg[8837]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            dut/holdData_0_reg[11407]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.290ns (30.231%)  route 0.670ns (69.769%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF_inst/O
                         net (fo=12645, routed)       0.670     0.916    dut/mode_IBUF
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.045     0.961 r  dut/holdData_0[11407]_i_1/O
                         net (fo=1, routed)           0.000     0.961    dut/holdData_0[11407]_i_1_n_30
    SLICE_X1Y105         FDRE                                         r  dut/holdData_0_reg[11407]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=50888, routed)       0.871     2.036    dut/clock_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  dut/holdData_0_reg[11407]/C





