#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-518-g94d9d1951)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55f6becf65a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f6bec00010 .scope module, "pixgen_tb" "pixgen_tb" 3 2;
 .timescale -9 -12;
P_0x55f6bed090b0 .param/l "ALWAYS_READY" 1 3 5, +C4<00000000000000000000000000000001>;
P_0x55f6bed090f0 .param/l "ENDTIME" 0 3 15, +C4<00000000100110001001011010000000>;
P_0x55f6bed09130 .param/l "RANDOM_READY" 1 3 6, +C4<00000000000000000000000000000010>;
P_0x55f6bed09170 .param/l "READY_AFTER_VALID" 1 3 7, +C4<00000000000000000000000000000011>;
P_0x55f6bed091b0 .param/l "READY_MODE" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x55f6bed091f0 .param/l "RND_SEED" 0 3 16, +C4<01001010010011000010010011001010>;
P_0x55f6bed09230 .param/l "TIMEOUT" 0 3 12, +C4<00000000000000000000001111101000>;
P_0x55f6bed09270 .param/l "X_SIZE" 0 3 13, +C4<00000000000000000000000111100000>;
P_0x55f6bed092b0 .param/l "Y_SIZE" 0 3 14, +C4<00000000000000000000000111100000>;
v0x55f6bedb5240_0 .var/i "checkpoint", 31 0;
v0x55f6bedb5340_0 .var "clk", 0 0;
v0x55f6bedb5400_0 .net "eol", 0 0, L_0x55f6bedff430;  1 drivers
v0x55f6bedb54f0_0 .var/i "frameCount", 31 0;
v0x55f6bedb5590_0 .var "prbs", 32 0;
v0x55f6bedb56c0_0 .var "ready", 0 0;
v0x55f6bedb57b0_0 .var "rst", 0 0;
v0x55f6bedb5850_0 .net "sof", 0 0, L_0x55f6bedff530;  1 drivers
v0x55f6bedb5940_0 .net "valid", 0 0, L_0x55f6bedff640;  1 drivers
v0x55f6bedb59e0_0 .var/i "xCount", 31 0;
v0x55f6bedb5ac0_0 .var/i "yCount", 31 0;
S_0x55f6bec23570 .scope module, "p1" "pixel_generator" 3 38, 4 23 0, S_0x55f6bec00010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "out_stream_aclk";
    .port_info 1 /INPUT 1 "s_axi_lite_aclk";
    .port_info 2 /INPUT 1 "axi_resetn";
    .port_info 3 /INPUT 1 "periph_resetn";
    .port_info 4 /OUTPUT 32 "out_stream_tdata";
    .port_info 5 /OUTPUT 4 "out_stream_tkeep";
    .port_info 6 /OUTPUT 1 "out_stream_tlast";
    .port_info 7 /INPUT 1 "out_stream_tready";
    .port_info 8 /OUTPUT 1 "out_stream_tvalid";
    .port_info 9 /OUTPUT 1 "out_stream_tuser";
    .port_info 10 /INPUT 8 "s_axi_lite_araddr";
    .port_info 11 /OUTPUT 1 "s_axi_lite_arready";
    .port_info 12 /INPUT 1 "s_axi_lite_arvalid";
    .port_info 13 /INPUT 8 "s_axi_lite_awaddr";
    .port_info 14 /OUTPUT 1 "s_axi_lite_awready";
    .port_info 15 /INPUT 1 "s_axi_lite_awvalid";
    .port_info 16 /INPUT 1 "s_axi_lite_bready";
    .port_info 17 /OUTPUT 2 "s_axi_lite_bresp";
    .port_info 18 /OUTPUT 1 "s_axi_lite_bvalid";
    .port_info 19 /OUTPUT 32 "s_axi_lite_rdata";
    .port_info 20 /INPUT 1 "s_axi_lite_rready";
    .port_info 21 /OUTPUT 2 "s_axi_lite_rresp";
    .port_info 22 /OUTPUT 1 "s_axi_lite_rvalid";
    .port_info 23 /INPUT 32 "s_axi_lite_wdata";
    .port_info 24 /OUTPUT 1 "s_axi_lite_wready";
    .port_info 25 /INPUT 1 "s_axi_lite_wvalid";
P_0x55f6be9cc6e0 .param/l "AWAIT_FETCH" 1 4 75, C4<01>;
P_0x55f6be9cc720 .param/l "AWAIT_RADD" 1 4 74, C4<00>;
P_0x55f6be9cc760 .param/l "AWAIT_READ" 1 4 76, C4<10>;
P_0x55f6be9cc7a0 .param/l "AWAIT_RESP" 1 4 72, C4<101>;
P_0x55f6be9cc7e0 .param/l "AWAIT_WADD" 1 4 70, C4<010>;
P_0x55f6be9cc820 .param/l "AWAIT_WADD_AND_DATA" 1 4 68, C4<000>;
P_0x55f6be9cc860 .param/l "AWAIT_WDATA" 1 4 69, C4<001>;
P_0x55f6be9cc8a0 .param/l "AWAIT_WRITE" 1 4 71, C4<100>;
P_0x55f6be9cc8e0 .param/l "AXI_ERR" 1 4 79, C4<10>;
P_0x55f6be9cc920 .param/l "AXI_LITE_ADDR_WIDTH" 0 4 24, +C4<00000000000000000000000000001000>;
P_0x55f6be9cc960 .param/l "AXI_OK" 1 4 78, C4<00>;
P_0x55f6be9cc9a0 .param/l "REG_FILE_AWIDTH" 1 4 66, +C4<00000000000000000000000000000011>;
P_0x55f6be9cc9e0 .param/l "REG_FILE_SIZE" 1 4 65, +C4<00000000000000000000000000001000>;
P_0x55f6be9cca20 .param/l "X_SIZE" 1 4 63, +C4<00000000000000000000001010000000>;
P_0x55f6be9cca60 .param/l "Y_SIZE" 1 4 64, +C4<00000000000000000000000111100000>;
L_0x55f6bedc61f0 .functor BUFZ 32, v0x55f6bedb3b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedc64d0 .functor OR 1, L_0x55f6bedc6260, L_0x55f6bedc6390, C4<0>, C4<0>;
L_0x55f6bedc6890 .functor OR 1, L_0x55f6bedc6670, L_0x55f6bedc6760, C4<0>, C4<0>;
L_0x55f6bedfefa0 .functor NOT 1, v0x55f6bedb57b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f6376191018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb1a20_0 .net/2u *"_ivl_0", 1 0, L_0x7f6376191018;  1 drivers
v0x55f6bedb1b20_0 .net *"_ivl_10", 0 0, L_0x55f6bedc5d90;  1 drivers
L_0x7f63761910f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb1be0_0 .net/2u *"_ivl_12", 1 0, L_0x7f63761910f0;  1 drivers
L_0x7f6376191138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb1ca0_0 .net/2u *"_ivl_14", 1 0, L_0x7f6376191138;  1 drivers
L_0x7f6376191180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb1d80_0 .net/2u *"_ivl_18", 1 0, L_0x7f6376191180;  1 drivers
L_0x7f63761911c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb1eb0_0 .net/2u *"_ivl_24", 2 0, L_0x7f63761911c8;  1 drivers
v0x55f6bedb1f90_0 .net *"_ivl_26", 0 0, L_0x55f6bedc6260;  1 drivers
L_0x7f6376191210 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb2050_0 .net/2u *"_ivl_28", 2 0, L_0x7f6376191210;  1 drivers
v0x55f6bedb2130_0 .net *"_ivl_30", 0 0, L_0x55f6bedc6390;  1 drivers
L_0x7f6376191258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb21f0_0 .net/2u *"_ivl_34", 2 0, L_0x7f6376191258;  1 drivers
v0x55f6bedb22d0_0 .net *"_ivl_36", 0 0, L_0x55f6bedc6670;  1 drivers
L_0x7f63761912a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb2390_0 .net/2u *"_ivl_38", 2 0, L_0x7f63761912a0;  1 drivers
v0x55f6bedb2470_0 .net *"_ivl_4", 31 0, L_0x55f6bedb5c90;  1 drivers
v0x55f6bedb2550_0 .net *"_ivl_40", 0 0, L_0x55f6bedc6760;  1 drivers
L_0x7f63761912e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb2610_0 .net/2u *"_ivl_44", 2 0, L_0x7f63761912e8;  1 drivers
v0x55f6bedb26f0_0 .net *"_ivl_48", 31 0, L_0x55f6bedc6af0;  1 drivers
L_0x7f6376191330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb27d0_0 .net *"_ivl_51", 28 0, L_0x7f6376191330;  1 drivers
L_0x7f6376191378 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb28b0_0 .net/2u *"_ivl_52", 31 0, L_0x7f6376191378;  1 drivers
v0x55f6bedb2990_0 .net *"_ivl_54", 0 0, L_0x55f6bedc6b90;  1 drivers
L_0x7f63761913c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb2a50_0 .net/2u *"_ivl_56", 1 0, L_0x7f63761913c0;  1 drivers
L_0x7f6376191408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb2b30_0 .net/2u *"_ivl_58", 1 0, L_0x7f6376191408;  1 drivers
L_0x7f6376191060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb2c10_0 .net *"_ivl_7", 28 0, L_0x7f6376191060;  1 drivers
L_0x7f63761910a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb2cf0_0 .net/2u *"_ivl_8", 31 0, L_0x7f63761910a8;  1 drivers
v0x55f6bedb2dd0_0 .net "axi_resetn", 0 0, v0x55f6bedb57b0_0;  1 drivers
v0x55f6bedb2e70_0 .net "b", 7 0, L_0x55f6bedfec60;  1 drivers
v0x55f6bedb2f10_0 .net "first", 0 0, v0x55f6beb72e00_0;  1 drivers
v0x55f6bedb2fb0_0 .net "g", 7 0, L_0x55f6bedfebc0;  1 drivers
v0x55f6bedb30c0_0 .net "lastx", 0 0, v0x55f6beb6aa00_0;  1 drivers
v0x55f6bedb3160_0 .net "lasty", 0 0, v0x55f6beb790e0_0;  1 drivers
v0x55f6bedb3250_0 .net "out_stream_aclk", 0 0, v0x55f6bedb5340_0;  1 drivers
v0x55f6bedb32f0_0 .net "out_stream_tdata", 31 0, L_0x55f6bedff5a0;  1 drivers
L_0x7f6376194f60 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb33b0_0 .net "out_stream_tkeep", 3 0, L_0x7f6376194f60;  1 drivers
v0x55f6bedb3450_0 .net "out_stream_tlast", 0 0, L_0x55f6bedff430;  alias, 1 drivers
v0x55f6bedb3700_0 .net "out_stream_tready", 0 0, v0x55f6bedb56c0_0;  1 drivers
v0x55f6bedb37a0_0 .net "out_stream_tuser", 0 0, L_0x55f6bedff530;  alias, 1 drivers
v0x55f6bedb3840_0 .net "out_stream_tvalid", 0 0, L_0x55f6bedff640;  alias, 1 drivers
v0x55f6bedb38e0_0 .net "periph_resetn", 0 0, v0x55f6bedb57b0_0;  alias, 1 drivers
v0x55f6bedb39d0_0 .net "r", 7 0, L_0x55f6bedfe840;  1 drivers
v0x55f6bedb3ac0_0 .var "readAddr", 2 0;
v0x55f6bedb3b60_0 .var "readData", 31 0;
v0x55f6bedb3c20_0 .var "readState", 1 0;
v0x55f6bedb3d00_0 .net "ready", 0 0, L_0x55f6bedff330;  1 drivers
v0x55f6bedb3da0 .array "regfile", 0 7, 31 0;
v0x55f6bedb3e60_0 .net "s_axi_lite_aclk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
L_0x7f6376194fa8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb3f00_0 .net "s_axi_lite_araddr", 7 0, L_0x7f6376194fa8;  1 drivers
v0x55f6bedb3fe0_0 .net "s_axi_lite_arready", 0 0, L_0x55f6bedb5ba0;  1 drivers
L_0x7f6376194ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb40a0_0 .net "s_axi_lite_arvalid", 0 0, L_0x7f6376194ff0;  1 drivers
L_0x7f6376195038 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb4160_0 .net "s_axi_lite_awaddr", 7 0, L_0x7f6376195038;  1 drivers
v0x55f6bedb4240_0 .net "s_axi_lite_awready", 0 0, L_0x55f6bedc64d0;  1 drivers
L_0x7f6376195080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb4300_0 .net "s_axi_lite_awvalid", 0 0, L_0x7f6376195080;  1 drivers
L_0x7f63761950c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb43c0_0 .net "s_axi_lite_bready", 0 0, L_0x7f63761950c8;  1 drivers
v0x55f6bedb4480_0 .net "s_axi_lite_bresp", 1 0, L_0x55f6bedc6d40;  1 drivers
v0x55f6bedb4560_0 .net "s_axi_lite_bvalid", 0 0, L_0x55f6bedc69a0;  1 drivers
v0x55f6bedb4620_0 .net "s_axi_lite_rdata", 31 0, L_0x55f6bedc61f0;  1 drivers
L_0x7f6376195110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb4700_0 .net "s_axi_lite_rready", 0 0, L_0x7f6376195110;  1 drivers
v0x55f6bedb47c0_0 .net "s_axi_lite_rresp", 1 0, L_0x55f6bedc5f20;  1 drivers
v0x55f6bedb48a0_0 .net "s_axi_lite_rvalid", 0 0, L_0x55f6bedc60b0;  1 drivers
L_0x7f6376195158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb4960_0 .net "s_axi_lite_wdata", 31 0, L_0x7f6376195158;  1 drivers
v0x55f6bedb4a40_0 .net "s_axi_lite_wready", 0 0, L_0x55f6bedc6890;  1 drivers
L_0x7f63761951a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb4b00_0 .net "s_axi_lite_wvalid", 0 0, L_0x7f63761951a0;  1 drivers
v0x55f6bedb4bc0_0 .net "valid_int", 0 0, v0x55f6beb961c0_0;  1 drivers
v0x55f6bedb4c60_0 .var "writeAddr", 2 0;
v0x55f6bedb4d40_0 .var "writeData", 31 0;
v0x55f6bedb4e20_0 .var "writeState", 2 0;
L_0x55f6bedb5ba0 .cmp/eq 2, v0x55f6bedb3c20_0, L_0x7f6376191018;
L_0x55f6bedb5c90 .concat [ 3 29 0 0], v0x55f6bedb3ac0_0, L_0x7f6376191060;
L_0x55f6bedc5d90 .cmp/gt 32, L_0x7f63761910a8, L_0x55f6bedb5c90;
L_0x55f6bedc5f20 .functor MUXZ 2, L_0x7f6376191138, L_0x7f63761910f0, L_0x55f6bedc5d90, C4<>;
L_0x55f6bedc60b0 .cmp/eq 2, v0x55f6bedb3c20_0, L_0x7f6376191180;
L_0x55f6bedc6260 .cmp/eq 3, v0x55f6bedb4e20_0, L_0x7f63761911c8;
L_0x55f6bedc6390 .cmp/eq 3, v0x55f6bedb4e20_0, L_0x7f6376191210;
L_0x55f6bedc6670 .cmp/eq 3, v0x55f6bedb4e20_0, L_0x7f6376191258;
L_0x55f6bedc6760 .cmp/eq 3, v0x55f6bedb4e20_0, L_0x7f63761912a0;
L_0x55f6bedc69a0 .cmp/eq 3, v0x55f6bedb4e20_0, L_0x7f63761912e8;
L_0x55f6bedc6af0 .concat [ 3 29 0 0], v0x55f6bedb4c60_0, L_0x7f6376191330;
L_0x55f6bedc6b90 .cmp/gt 32, L_0x7f6376191378, L_0x55f6bedc6af0;
L_0x55f6bedc6d40 .functor MUXZ 2, L_0x7f6376191408, L_0x7f63761913c0, L_0x55f6bedc6b90, C4<>;
S_0x55f6bec46ad0 .scope module, "pixel_packer" "packer" 4 221, 5 1 0, S_0x55f6bec23570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 8 "r";
    .port_info 3 /INPUT 8 "g";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "eol";
    .port_info 6 /OUTPUT 1 "in_stream_ready";
    .port_info 7 /INPUT 1 "valid";
    .port_info 8 /INPUT 1 "sof";
    .port_info 9 /OUTPUT 32 "out_stream_tdata";
    .port_info 10 /OUTPUT 4 "out_stream_tkeep";
    .port_info 11 /OUTPUT 1 "out_stream_tlast";
    .port_info 12 /INPUT 1 "out_stream_tready";
    .port_info 13 /OUTPUT 1 "out_stream_tvalid";
    .port_info 14 /OUTPUT 1 "out_stream_tuser";
L_0x55f6bedff330 .functor BUFZ 1, v0x55f6beb9fb80_0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedff430 .functor BUFZ 1, v0x55f6beb6aa00_0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedff530 .functor BUFZ 1, v0x55f6beb7c620_0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedff5a0 .functor BUFZ 32, v0x55f6becaabe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedff640 .functor BUFZ 1, v0x55f6be984370_0, C4<0>, C4<0>, C4<0>;
L_0x7f6376194ed0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f6beb9e420_0 .net/2u *"_ivl_0", 1 0, L_0x7f6376194ed0;  1 drivers
L_0x7f6376194f18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f6beb9c770_0 .net/2u *"_ivl_4", 1 0, L_0x7f6376194f18;  1 drivers
v0x55f6beb7aec0_0 .net "aclk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb79210_0 .net "aresetn", 0 0, v0x55f6bedb57b0_0;  alias, 1 drivers
v0x55f6beb56630_0 .net "b", 7 0, L_0x55f6bedfec60;  alias, 1 drivers
v0x55f6beb54980_0 .net "eol", 0 0, v0x55f6beb6aa00_0;  alias, 1 drivers
v0x55f6becdc8d0_0 .net "g", 7 0, L_0x55f6bedfebc0;  alias, 1 drivers
v0x55f6bec620b0_0 .net "in_stream_ready", 0 0, L_0x55f6bedff330;  alias, 1 drivers
v0x55f6bec50660_0 .var "last_b", 7 0;
v0x55f6bec3eb50_0 .var "last_g", 7 0;
v0x55f6bec2d100_0 .var "last_r", 7 0;
v0x55f6bec1b5f0_0 .net "out_stream_tdata", 31 0, L_0x55f6bedff5a0;  alias, 1 drivers
v0x55f6bec09ba0_0 .net "out_stream_tkeep", 3 0, L_0x7f6376194f60;  alias, 1 drivers
v0x55f6bebf8090_0 .net "out_stream_tlast", 0 0, L_0x55f6bedff430;  alias, 1 drivers
v0x55f6bebe6640_0 .net "out_stream_tready", 0 0, v0x55f6bedb56c0_0;  alias, 1 drivers
v0x55f6bebd4b30_0 .net "out_stream_tuser", 0 0, L_0x55f6bedff530;  alias, 1 drivers
v0x55f6bebc30e0_0 .net "out_stream_tvalid", 0 0, L_0x55f6bedff640;  alias, 1 drivers
v0x55f6bebb15d0_0 .net "r", 7 0, L_0x55f6bedfe840;  alias, 1 drivers
v0x55f6beb9fb80_0 .var "ready", 0 0;
v0x55f6beb8e070_0 .net "sof", 0 0, v0x55f6beb72e00_0;  alias, 1 drivers
v0x55f6beb7c620_0 .var "sof_reg", 0 0;
v0x55f6beb69ac0_0 .net "state", 1 0, L_0x55f6bedff0d0;  1 drivers
v0x55f6beb57d90_0 .net "state0", 0 0, L_0x55f6bedff260;  1 drivers
v0x55f6be92c410_0 .var "state_reg", 1 0;
v0x55f6becaabe0_0 .var "tdata", 31 0;
v0x55f6be984370_0 .var "tvalid", 0 0;
v0x55f6bebd6b80_0 .net "valid", 0 0, v0x55f6beb961c0_0;  alias, 1 drivers
E_0x55f6be9a2fa0/0 .event anyedge, v0x55f6beb69ac0_0, v0x55f6becdc8d0_0, v0x55f6bec2d100_0, v0x55f6bec50660_0;
E_0x55f6be9a2fa0/1 .event anyedge, v0x55f6bec3eb50_0, v0x55f6bebd6b80_0, v0x55f6bebe6640_0, v0x55f6beb56630_0;
E_0x55f6be9a2fa0/2 .event anyedge, v0x55f6bebb15d0_0;
E_0x55f6be9a2fa0 .event/or E_0x55f6be9a2fa0/0, E_0x55f6be9a2fa0/1, E_0x55f6be9a2fa0/2;
E_0x55f6be9a24e0 .event posedge, v0x55f6beb7aec0_0;
L_0x55f6bedff0d0 .functor MUXZ 2, v0x55f6be92c410_0, L_0x7f6376194ed0, v0x55f6beb72e00_0, C4<>;
L_0x55f6bedff260 .cmp/eq 2, L_0x55f6bedff0d0, L_0x7f6376194f18;
S_0x55f6bec6a030 .scope module, "top" "top" 4 203, 6 1 0, S_0x55f6bec23570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 32 "iterations_max";
    .port_info 4 /INPUT 32 "zoom";
    .port_info 5 /INPUT 32 "x_offset";
    .port_info 6 /INPUT 32 "y_offset";
    .port_info 7 /OUTPUT 8 "r";
    .port_info 8 /OUTPUT 8 "g";
    .port_info 9 /OUTPUT 8 "b";
    .port_info 10 /OUTPUT 1 "first";
    .port_info 11 /OUTPUT 1 "last_x";
    .port_info 12 /OUTPUT 1 "last_y";
    .port_info 13 /OUTPUT 1 "valid";
P_0x55f6becfa690 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000001010>;
P_0x55f6becfa6d0 .param/l "ITERATIONS_WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
P_0x55f6becfa710 .param/l "NUM_ENGINES" 0 6 5, +C4<00000000000000000000000000001100>;
P_0x55f6becfa750 .param/l "PIXEL_DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x55f6becfa790 .param/l "RBG_SIZE" 0 6 4, +C4<00000000000000000000000000011000>;
L_0x55f6bedfc790 .functor BUFZ 32, L_0x55f6bedfa470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfc830 .functor BUFZ 32, L_0x55f6bedf5340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfc9d0 .functor BUFZ 32, L_0x55f6bedf11b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfca90 .functor BUFZ 32, L_0x55f6bedeccd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfcc40 .functor BUFZ 32, L_0x55f6bede8ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfcd00 .functor BUFZ 32, L_0x55f6bede41b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfcec0 .functor BUFZ 32, L_0x55f6beddf770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfcf80 .functor BUFZ 32, L_0x55f6beddb4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfd150 .functor BUFZ 32, L_0x55f6bedd7440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfd210 .functor BUFZ 32, L_0x55f6bedd32e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfd3f0 .functor BUFZ 32, L_0x55f6bedceed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f6bedfd4b0 .functor BUFZ 32, L_0x55f6bedcac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f6bedae9b0_11 .array/port v0x55f6bedae9b0, 11;
L_0x55f6bedfd6a0 .functor BUFZ 24, v0x55f6bedae9b0_11, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_10 .array/port v0x55f6bedae9b0, 10;
L_0x55f6bedfd760 .functor BUFZ 24, v0x55f6bedae9b0_10, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_9 .array/port v0x55f6bedae9b0, 9;
L_0x55f6bedfd960 .functor BUFZ 24, v0x55f6bedae9b0_9, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_8 .array/port v0x55f6bedae9b0, 8;
L_0x55f6bedfda20 .functor BUFZ 24, v0x55f6bedae9b0_8, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_7 .array/port v0x55f6bedae9b0, 7;
L_0x55f6bedfdc30 .functor BUFZ 24, v0x55f6bedae9b0_7, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_6 .array/port v0x55f6bedae9b0, 6;
L_0x55f6bedfdcf0 .functor BUFZ 24, v0x55f6bedae9b0_6, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_5 .array/port v0x55f6bedae9b0, 5;
L_0x55f6bedfdf10 .functor BUFZ 24, v0x55f6bedae9b0_5, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_4 .array/port v0x55f6bedae9b0, 4;
L_0x55f6bedfdfd0 .functor BUFZ 24, v0x55f6bedae9b0_4, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_3 .array/port v0x55f6bedae9b0, 3;
L_0x55f6bedfe200 .functor BUFZ 24, v0x55f6bedae9b0_3, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_2 .array/port v0x55f6bedae9b0, 2;
L_0x55f6bedfe2c0 .functor BUFZ 24, v0x55f6bedae9b0_2, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_1 .array/port v0x55f6bedae9b0, 1;
L_0x55f6bedfe500 .functor BUFZ 24, v0x55f6bedae9b0_1, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedae9b0_0 .array/port v0x55f6bedae9b0, 0;
L_0x55f6bedfe5c0 .functor BUFZ 24, v0x55f6bedae9b0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x55f6bedaedb0_0 .net "b", 7 0, L_0x55f6bedfec60;  alias, 1 drivers
v0x55f6bedaeea0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bedaef40 .array "colour_bus_i", 0 11;
v0x55f6bedaef40_0 .net v0x55f6bedaef40 0, 23 0, L_0x55f6bedfe5c0; 1 drivers
v0x55f6bedaef40_1 .net v0x55f6bedaef40 1, 23 0, L_0x55f6bedfe500; 1 drivers
v0x55f6bedaef40_2 .net v0x55f6bedaef40 2, 23 0, L_0x55f6bedfe2c0; 1 drivers
v0x55f6bedaef40_3 .net v0x55f6bedaef40 3, 23 0, L_0x55f6bedfe200; 1 drivers
v0x55f6bedaef40_4 .net v0x55f6bedaef40 4, 23 0, L_0x55f6bedfdfd0; 1 drivers
v0x55f6bedaef40_5 .net v0x55f6bedaef40 5, 23 0, L_0x55f6bedfdf10; 1 drivers
v0x55f6bedaef40_6 .net v0x55f6bedaef40 6, 23 0, L_0x55f6bedfdcf0; 1 drivers
v0x55f6bedaef40_7 .net v0x55f6bedaef40 7, 23 0, L_0x55f6bedfdc30; 1 drivers
v0x55f6bedaef40_8 .net v0x55f6bedaef40 8, 23 0, L_0x55f6bedfda20; 1 drivers
v0x55f6bedaef40_9 .net v0x55f6bedaef40 9, 23 0, L_0x55f6bedfd960; 1 drivers
v0x55f6bedaef40_10 .net v0x55f6bedaef40 10, 23 0, L_0x55f6bedfd760; 1 drivers
v0x55f6bedaef40_11 .net v0x55f6bedaef40 11, 23 0, L_0x55f6bedfd6a0; 1 drivers
v0x55f6bedaf290 .array "colour_bus_o", 0 11;
v0x55f6bedaf290_0 .net v0x55f6bedaf290 0, 23 0, v0x55f6beb6cf50_0; 1 drivers
v0x55f6bedaf290_1 .net v0x55f6bedaf290 1, 23 0, v0x55f6becb3130_0; 1 drivers
v0x55f6bedaf290_2 .net v0x55f6bedaf290 2, 23 0, v0x55f6bebec970_0; 1 drivers
v0x55f6bedaf290_3 .net v0x55f6bedaf290 3, 23 0, v0x55f6bed229d0_0; 1 drivers
v0x55f6bedaf290_4 .net v0x55f6bedaf290 4, 23 0, v0x55f6bed333e0_0; 1 drivers
v0x55f6bedaf290_5 .net v0x55f6bedaf290 5, 23 0, v0x55f6bed446d0_0; 1 drivers
v0x55f6bedaf290_6 .net v0x55f6bedaf290 6, 23 0, v0x55f6bed55170_0; 1 drivers
v0x55f6bedaf290_7 .net v0x55f6bedaf290 7, 23 0, v0x55f6bed65d40_0; 1 drivers
v0x55f6bedaf290_8 .net v0x55f6bedaf290 8, 23 0, v0x55f6bed76950_0; 1 drivers
v0x55f6bedaf290_9 .net v0x55f6bedaf290 9, 23 0, v0x55f6bed87670_0; 1 drivers
v0x55f6bedaf290_10 .net v0x55f6bedaf290 10, 23 0, v0x55f6bed98390_0; 1 drivers
v0x55f6bedaf290_11 .net v0x55f6bedaf290 11, 23 0, v0x55f6beda98b0_0; 1 drivers
v0x55f6bedaf5e0_0 .net "colour_o_wire", 23 0, v0x55f6beb726e0_0;  1 drivers
v0x55f6bedaf6d0_0 .net "en_bus", 11 0, L_0x55f6bedfa920;  1 drivers
v0x55f6bedaf770_0 .net "en_wire", 0 0, L_0x55f6bedfb1a0;  1 drivers
v0x55f6bedaf840_0 .net "engines_ready", 11 0, L_0x55f6bedfa360;  1 drivers
v0x55f6bedaf8e0_0 .var "engines_ready_wire", 0 0;
v0x55f6bedaf980_0 .net "fin_bus", 11 0, L_0x55f6bedf9940;  1 drivers
v0x55f6bedafa20_0 .var "fin_wire", 0 0;
v0x55f6bedafaf0_0 .net "first", 0 0, v0x55f6beb72e00_0;  alias, 1 drivers
v0x55f6bedafb90_0 .net "full_queue_bus", 11 0, L_0x55f6bedfa810;  1 drivers
v0x55f6bedafc30_0 .net "g", 7 0, L_0x55f6bedfebc0;  alias, 1 drivers
v0x55f6bedafcd0 .array "iterations_bus", 0 11;
v0x55f6bedafcd0_0 .net v0x55f6bedafcd0 0, 31 0, L_0x55f6bedcac80; 1 drivers
v0x55f6bedafcd0_1 .net v0x55f6bedafcd0 1, 31 0, L_0x55f6bedceed0; 1 drivers
v0x55f6bedafcd0_2 .net v0x55f6bedafcd0 2, 31 0, L_0x55f6bedd32e0; 1 drivers
v0x55f6bedafcd0_3 .net v0x55f6bedafcd0 3, 31 0, L_0x55f6bedd7440; 1 drivers
v0x55f6bedafcd0_4 .net v0x55f6bedafcd0 4, 31 0, L_0x55f6beddb4d0; 1 drivers
v0x55f6bedafcd0_5 .net v0x55f6bedafcd0 5, 31 0, L_0x55f6beddf770; 1 drivers
v0x55f6bedafcd0_6 .net v0x55f6bedafcd0 6, 31 0, L_0x55f6bede41b0; 1 drivers
v0x55f6bedafcd0_7 .net v0x55f6bedafcd0 7, 31 0, L_0x55f6bede8ad0; 1 drivers
v0x55f6bedafcd0_8 .net v0x55f6bedafcd0 8, 31 0, L_0x55f6bedeccd0; 1 drivers
v0x55f6bedafcd0_9 .net v0x55f6bedafcd0 9, 31 0, L_0x55f6bedf11b0; 1 drivers
v0x55f6bedafcd0_10 .net v0x55f6bedafcd0 10, 31 0, L_0x55f6bedf5340; 1 drivers
v0x55f6bedafcd0_11 .net v0x55f6bedafcd0 11, 31 0, L_0x55f6bedfa470; 1 drivers
L_0x7f6376194db0 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x55f6bedafde0_0 .net "iterations_max", 31 0, L_0x7f6376194db0;  1 drivers
v0x55f6bedafe80_0 .var/2s "j", 31 0;
v0x55f6bedb0050_0 .net "last_x", 0 0, v0x55f6beb6aa00_0;  alias, 1 drivers
v0x55f6bedb0140_0 .net "last_y", 0 0, v0x55f6beb790e0_0;  alias, 1 drivers
v0x55f6bedb01e0_0 .net "match_bus", 11 0, L_0x55f6bedfae20;  1 drivers
v0x55f6bedb02a0_0 .net "r", 7 0, L_0x55f6bedfe840;  alias, 1 drivers
v0x55f6bedb0390_0 .net "ready", 0 0, L_0x55f6bedff330;  alias, 1 drivers
v0x55f6bedb0480_0 .net "reset", 0 0, L_0x55f6bedfefa0;  1 drivers
v0x55f6bedb0520_0 .net "valid", 0 0, v0x55f6beb961c0_0;  alias, 1 drivers
v0x55f6bebb9a10_0 .array/port v0x55f6bebb9a10, 0;
v0x55f6bedb0610 .array "x", 0 11;
v0x55f6bedb0610_0 .net v0x55f6bedb0610 0, 9 0, v0x55f6bebb9a10_0; 1 drivers
v0x55f6bebb9a10_1 .array/port v0x55f6bebb9a10, 1;
v0x55f6bedb0610_1 .net v0x55f6bedb0610 1, 9 0, v0x55f6bebb9a10_1; 1 drivers
v0x55f6bebb9a10_2 .array/port v0x55f6bebb9a10, 2;
v0x55f6bedb0610_2 .net v0x55f6bedb0610 2, 9 0, v0x55f6bebb9a10_2; 1 drivers
v0x55f6bebb9a10_3 .array/port v0x55f6bebb9a10, 3;
v0x55f6bedb0610_3 .net v0x55f6bedb0610 3, 9 0, v0x55f6bebb9a10_3; 1 drivers
v0x55f6bebb9a10_4 .array/port v0x55f6bebb9a10, 4;
v0x55f6bedb0610_4 .net v0x55f6bedb0610 4, 9 0, v0x55f6bebb9a10_4; 1 drivers
v0x55f6bebb9a10_5 .array/port v0x55f6bebb9a10, 5;
v0x55f6bedb0610_5 .net v0x55f6bedb0610 5, 9 0, v0x55f6bebb9a10_5; 1 drivers
v0x55f6bebb9a10_6 .array/port v0x55f6bebb9a10, 6;
v0x55f6bedb0610_6 .net v0x55f6bedb0610 6, 9 0, v0x55f6bebb9a10_6; 1 drivers
v0x55f6bebb9a10_7 .array/port v0x55f6bebb9a10, 7;
v0x55f6bedb0610_7 .net v0x55f6bedb0610 7, 9 0, v0x55f6bebb9a10_7; 1 drivers
v0x55f6bebb9a10_8 .array/port v0x55f6bebb9a10, 8;
v0x55f6bedb0610_8 .net v0x55f6bedb0610 8, 9 0, v0x55f6bebb9a10_8; 1 drivers
v0x55f6bebb9a10_9 .array/port v0x55f6bebb9a10, 9;
v0x55f6bedb0610_9 .net v0x55f6bedb0610 9, 9 0, v0x55f6bebb9a10_9; 1 drivers
v0x55f6bebb9a10_10 .array/port v0x55f6bebb9a10, 10;
v0x55f6bedb0610_10 .net v0x55f6bedb0610 10, 9 0, v0x55f6bebb9a10_10; 1 drivers
v0x55f6bebb9a10_11 .array/port v0x55f6bebb9a10, 11;
v0x55f6bedb0610_11 .net v0x55f6bedb0610 11, 9 0, v0x55f6bebb9a10_11; 1 drivers
L_0x7f6376194e40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb0ae0_0 .net "x_offset", 31 0, L_0x7f6376194e40;  1 drivers
v0x55f6bedb0bc0 .array "xpixel_bus", 0 11;
v0x55f6bedb0bc0_0 .net v0x55f6bedb0bc0 0, 9 0, v0x55f6bec65020_0; 1 drivers
v0x55f6bedb0bc0_1 .net v0x55f6bedb0bc0 1, 9 0, v0x55f6beb89eb0_0; 1 drivers
v0x55f6bedb0bc0_2 .net v0x55f6bedb0bc0 2, 9 0, v0x55f6bec94ed0_0; 1 drivers
v0x55f6bedb0bc0_3 .net v0x55f6bedb0bc0 3, 9 0, v0x55f6be9b7b80_0; 1 drivers
v0x55f6bedb0bc0_4 .net v0x55f6bedb0bc0 4, 9 0, v0x55f6bed2ef20_0; 1 drivers
v0x55f6bedb0bc0_5 .net v0x55f6bedb0bc0 5, 9 0, v0x55f6bed40210_0; 1 drivers
v0x55f6bedb0bc0_6 .net v0x55f6bedb0bc0 6, 9 0, v0x55f6bed50cb0_0; 1 drivers
v0x55f6bedb0bc0_7 .net v0x55f6bedb0bc0 7, 9 0, v0x55f6bed61880_0; 1 drivers
v0x55f6bedb0bc0_8 .net v0x55f6bedb0bc0 8, 9 0, v0x55f6bed726a0_0; 1 drivers
v0x55f6bedb0bc0_9 .net v0x55f6bedb0bc0 9, 9 0, v0x55f6bed831b0_0; 1 drivers
v0x55f6bedb0bc0_10 .net v0x55f6bedb0bc0 10, 9 0, v0x55f6bed93ed0_0; 1 drivers
v0x55f6bedb0bc0_11 .net v0x55f6bedb0bc0 11, 9 0, v0x55f6beda53f0_0; 1 drivers
v0x55f6bedb0cf0_0 .net "xpixel_wire", 9 0, v0x55f6beb7ad90_0;  1 drivers
v0x55f6bebbaed0_0 .array/port v0x55f6bebbaed0, 0;
v0x55f6bedb0db0 .array "y", 0 11;
v0x55f6bedb0db0_0 .net v0x55f6bedb0db0 0, 9 0, v0x55f6bebbaed0_0; 1 drivers
v0x55f6bebbaed0_1 .array/port v0x55f6bebbaed0, 1;
v0x55f6bedb0db0_1 .net v0x55f6bedb0db0 1, 9 0, v0x55f6bebbaed0_1; 1 drivers
v0x55f6bebbaed0_2 .array/port v0x55f6bebbaed0, 2;
v0x55f6bedb0db0_2 .net v0x55f6bedb0db0 2, 9 0, v0x55f6bebbaed0_2; 1 drivers
v0x55f6bebbaed0_3 .array/port v0x55f6bebbaed0, 3;
v0x55f6bedb0db0_3 .net v0x55f6bedb0db0 3, 9 0, v0x55f6bebbaed0_3; 1 drivers
v0x55f6bebbaed0_4 .array/port v0x55f6bebbaed0, 4;
v0x55f6bedb0db0_4 .net v0x55f6bedb0db0 4, 9 0, v0x55f6bebbaed0_4; 1 drivers
v0x55f6bebbaed0_5 .array/port v0x55f6bebbaed0, 5;
v0x55f6bedb0db0_5 .net v0x55f6bedb0db0 5, 9 0, v0x55f6bebbaed0_5; 1 drivers
v0x55f6bebbaed0_6 .array/port v0x55f6bebbaed0, 6;
v0x55f6bedb0db0_6 .net v0x55f6bedb0db0 6, 9 0, v0x55f6bebbaed0_6; 1 drivers
v0x55f6bebbaed0_7 .array/port v0x55f6bebbaed0, 7;
v0x55f6bedb0db0_7 .net v0x55f6bedb0db0 7, 9 0, v0x55f6bebbaed0_7; 1 drivers
v0x55f6bebbaed0_8 .array/port v0x55f6bebbaed0, 8;
v0x55f6bedb0db0_8 .net v0x55f6bedb0db0 8, 9 0, v0x55f6bebbaed0_8; 1 drivers
v0x55f6bebbaed0_9 .array/port v0x55f6bebbaed0, 9;
v0x55f6bedb0db0_9 .net v0x55f6bedb0db0 9, 9 0, v0x55f6bebbaed0_9; 1 drivers
v0x55f6bebbaed0_10 .array/port v0x55f6bebbaed0, 10;
v0x55f6bedb0db0_10 .net v0x55f6bedb0db0 10, 9 0, v0x55f6bebbaed0_10; 1 drivers
v0x55f6bebbaed0_11 .array/port v0x55f6bebbaed0, 11;
v0x55f6bedb0db0_11 .net v0x55f6bedb0db0 11, 9 0, v0x55f6bebbaed0_11; 1 drivers
L_0x7f6376194e88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb12a0_0 .net "y_offset", 31 0, L_0x7f6376194e88;  1 drivers
v0x55f6bedb1380 .array "ypixel_bus", 0 11;
v0x55f6bedb1380_0 .net v0x55f6bedb1380 0, 9 0, v0x55f6bec47f50_0; 1 drivers
v0x55f6bedb1380_1 .net v0x55f6bedb1380 1, 9 0, v0x55f6beb7d030_0; 1 drivers
v0x55f6bedb1380_2 .net v0x55f6bedb1380 2, 9 0, v0x55f6beca0080_0; 1 drivers
v0x55f6bedb1380_3 .net v0x55f6bedb1380 3, 9 0, v0x55f6be9b7e10_0; 1 drivers
v0x55f6bedb1380_4 .net v0x55f6bedb1380 4, 9 0, v0x55f6bed2f1b0_0; 1 drivers
v0x55f6bedb1380_5 .net v0x55f6bedb1380 5, 9 0, v0x55f6bed404a0_0; 1 drivers
v0x55f6bedb1380_6 .net v0x55f6bedb1380 6, 9 0, v0x55f6bed50f40_0; 1 drivers
v0x55f6bedb1380_7 .net v0x55f6bedb1380 7, 9 0, v0x55f6bed61b10_0; 1 drivers
v0x55f6bedb1380_8 .net v0x55f6bedb1380 8, 9 0, v0x55f6bed72930_0; 1 drivers
v0x55f6bedb1380_9 .net v0x55f6bedb1380 9, 9 0, v0x55f6bed83440_0; 1 drivers
v0x55f6bedb1380_10 .net v0x55f6bedb1380 10, 9 0, v0x55f6bed94160_0; 1 drivers
v0x55f6bedb1380_11 .net v0x55f6bedb1380 11, 9 0, v0x55f6beda5680_0; 1 drivers
v0x55f6bedb14b0_0 .net "ypixel_wire", 9 0, v0x55f6beb74050_0;  1 drivers
L_0x7f6376194df8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedb1570_0 .net "zoom", 31 0, L_0x7f6376194df8;  1 drivers
E_0x55f6be9a3590 .event anyedge, v0x55f6bedb01e0_0, v0x55f6bedaf840_0, v0x55f6bedaf980_0, v0x55f6beb8eb30_0;
L_0x55f6bedca960 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedcaa00 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedcaaa0 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedcab40 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedcabe0 .part L_0x55f6bedfa810, 0, 1;
L_0x55f6bedcad20 .part L_0x55f6bedf9940, 0, 1;
L_0x55f6bedceb10 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedcebb0 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedceca0 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedced40 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedcee30 .part L_0x55f6bedfa810, 1, 1;
L_0x55f6bedcf010 .part L_0x55f6bedf9940, 1, 1;
L_0x55f6bedd2eb0 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedd2f50 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedd3070 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedd3110 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedd3240 .part L_0x55f6bedfa810, 2, 1;
L_0x55f6bedd3380 .part L_0x55f6bedf9940, 2, 1;
L_0x55f6bedd6d80 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedd6eb0 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedd3420 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedd7120 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedd7310 .part L_0x55f6bedfa810, 3, 1;
L_0x55f6bedd74e0 .part L_0x55f6bedf9940, 3, 1;
L_0x55f6beddafe0 .part L_0x7f6376194db0, 0, 9;
L_0x55f6beddb080 .part L_0x7f6376194df8, 0, 3;
L_0x55f6beddb200 .part L_0x7f6376194e40, 0, 25;
L_0x55f6beddb2a0 .part L_0x7f6376194e88, 0, 25;
L_0x55f6beddb430 .part L_0x55f6bedfa810, 4, 1;
L_0x55f6beddb570 .part L_0x55f6bedf9940, 4, 1;
L_0x55f6beddf220 .part L_0x7f6376194db0, 0, 9;
L_0x55f6beddf2c0 .part L_0x7f6376194df8, 0, 3;
L_0x55f6beddf470 .part L_0x7f6376194e40, 0, 25;
L_0x55f6beddf510 .part L_0x7f6376194e88, 0, 25;
L_0x55f6beddf6d0 .part L_0x55f6bedfa810, 5, 1;
L_0x55f6beddf810 .part L_0x55f6bedf9940, 5, 1;
L_0x55f6bede3c00 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bede3ca0 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bede3e80 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bede3f20 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bede4110 .part L_0x55f6bedfa810, 6, 1;
L_0x55f6bede4250 .part L_0x55f6bedf9940, 6, 1;
L_0x55f6bede7f70 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bede8120 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bede8440 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bede85f0 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bede8920 .part L_0x55f6bedfa810, 7, 1;
L_0x55f6bede8b70 .part L_0x55f6bedf9940, 7, 1;
L_0x55f6bedec660 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedec700 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedec940 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedec9e0 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedecc30 .part L_0x55f6bedfa810, 8, 1;
L_0x55f6bedecd70 .part L_0x55f6bedf9940, 8, 1;
L_0x55f6bedf0ae0 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedf0b80 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedf0df0 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedf0e90 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedf1110 .part L_0x55f6bedfa810, 9, 1;
L_0x55f6bedf1250 .part L_0x55f6bedf9940, 9, 1;
L_0x55f6bedf4ff0 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedf5090 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedf12f0 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedf1390 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedf1430 .part L_0x55f6bedfa810, 10, 1;
L_0x55f6bedf53e0 .part L_0x55f6bedf9940, 10, 1;
L_0x55f6bedf91b0 .part L_0x7f6376194db0, 0, 9;
L_0x55f6bedf9250 .part L_0x7f6376194df8, 0, 3;
L_0x55f6bedf9520 .part L_0x7f6376194e40, 0, 25;
L_0x55f6bedf95c0 .part L_0x7f6376194e88, 0, 25;
L_0x55f6bedf98a0 .part L_0x55f6bedfa810, 11, 1;
LS_0x55f6bedf9940_0_0 .concat8 [ 1 1 1 1], v0x55f6becccb90_0, v0x55f6bec2c010_0, v0x55f6beb8b1b0_0, v0x55f6becf03e0_0;
LS_0x55f6bedf9940_0_4 .concat8 [ 1 1 1 1], v0x55f6bed27f30_0, v0x55f6bed38a10_0, v0x55f6bed49cc0_0, v0x55f6bed5a890_0;
LS_0x55f6bedf9940_0_8 .concat8 [ 1 1 1 1], v0x55f6bed6b6b0_0, v0x55f6bed7c1c0_0, v0x55f6bed8cee0_0, v0x55f6bed9dc00_0;
L_0x55f6bedf9940 .concat8 [ 4 4 4 0], LS_0x55f6bedf9940_0_0, LS_0x55f6bedf9940_0_4, LS_0x55f6bedf9940_0_8;
LS_0x55f6bedfa360_0_0 .concat8 [ 1 1 1 1], L_0x55f6bedca860, L_0x55f6bedcea10, L_0x55f6bedd2db0, L_0x55f6bedd6c80;
LS_0x55f6bedfa360_0_4 .concat8 [ 1 1 1 1], L_0x55f6beddaee0, L_0x55f6beddf120, L_0x55f6bede3b00, L_0x55f6bede7e70;
LS_0x55f6bedfa360_0_8 .concat8 [ 1 1 1 1], L_0x55f6bedec560, L_0x55f6bedf09e0, L_0x55f6bedf4ef0, L_0x55f6bedf90b0;
L_0x55f6bedfa360 .concat8 [ 4 4 4 0], LS_0x55f6bedfa360_0_0, LS_0x55f6bedfa360_0_4, LS_0x55f6bedfa360_0_8;
L_0x55f6bedfa510 .part L_0x55f6bedf9940, 11, 1;
LS_0x55f6bedfa810_0_0 .concat8 [ 1 1 1 1], v0x55f6beb61c60_0, v0x55f6beca29e0_0, v0x55f6bebce5a0_0, v0x55f6bed22e10_0;
LS_0x55f6bedfa810_0_4 .concat8 [ 1 1 1 1], v0x55f6bed33820_0, v0x55f6bed44b10_0, v0x55f6bed555b0_0, v0x55f6bed66180_0;
LS_0x55f6bedfa810_0_8 .concat8 [ 1 1 1 1], v0x55f6bed76d90_0, v0x55f6bed87ab0_0, v0x55f6bed987d0_0, v0x55f6beda9cf0_0;
L_0x55f6bedfa810 .concat8 [ 4 4 4 0], LS_0x55f6bedfa810_0_0, LS_0x55f6bedfa810_0_4, LS_0x55f6bedfa810_0_8;
LS_0x55f6bedfa920_0_0 .concat8 [ 1 1 1 1], v0x55f6beb56930_0, v0x55f6beca5dc0_0, v0x55f6bebeaed0_0, v0x55f6bed22c90_0;
LS_0x55f6bedfa920_0_4 .concat8 [ 1 1 1 1], v0x55f6bed336a0_0, v0x55f6bed44990_0, v0x55f6bed55430_0, v0x55f6bed66000_0;
LS_0x55f6bedfa920_0_8 .concat8 [ 1 1 1 1], v0x55f6bed76c10_0, v0x55f6bed87930_0, v0x55f6bed98650_0, v0x55f6beda9b70_0;
L_0x55f6bedfa920 .concat8 [ 4 4 4 0], LS_0x55f6bedfa920_0_0, LS_0x55f6bedfa920_0_4, LS_0x55f6bedfa920_0_8;
LS_0x55f6bedfae20_0_0 .concat8 [ 1 1 1 1], v0x55f6beb5f030_0, v0x55f6bec8f290_0, v0x55f6bebcd600_0, v0x55f6bed22ed0_0;
LS_0x55f6bedfae20_0_4 .concat8 [ 1 1 1 1], v0x55f6bed338e0_0, v0x55f6bed44bd0_0, v0x55f6bed55670_0, v0x55f6bed66240_0;
LS_0x55f6bedfae20_0_8 .concat8 [ 1 1 1 1], v0x55f6bed76e50_0, v0x55f6bed87b70_0, v0x55f6bed98890_0, v0x55f6beda9db0_0;
L_0x55f6bedfae20 .concat8 [ 4 4 4 0], LS_0x55f6bedfae20_0_0, LS_0x55f6bedfae20_0_4, LS_0x55f6bedfae20_0_8;
L_0x55f6bedfb1a0 .reduce/and L_0x55f6bedfa920;
L_0x55f6bedfc150 .array/port v0x55f6bedaf290, v0x55f6bedafe80_0;
L_0x55f6bedfe840 .part v0x55f6beb726e0_0, 0, 8;
L_0x55f6bedfebc0 .part v0x55f6beb726e0_0, 8, 8;
L_0x55f6bedfec60 .part v0x55f6beb726e0_0, 16, 8;
S_0x55f6bec8d590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 122, 6 122 0, S_0x55f6bec6a030;
 .timescale -9 -12;
v0x55f6beb54850_0 .var/2s "k", 31 0;
S_0x55f6becb0af0 .scope module, "combinator_block" "combinator" 6 102, 7 1 0, S_0x55f6bec6a030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 24 "colour_i";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "ready";
    .port_info 5 /OUTPUT 10 "next_xpixel";
    .port_info 6 /OUTPUT 10 "next_ypixel";
    .port_info 7 /OUTPUT 24 "colour_o";
    .port_info 8 /OUTPUT 1 "first";
    .port_info 9 /OUTPUT 1 "last_x";
    .port_info 10 /OUTPUT 1 "last_y";
    .port_info 11 /OUTPUT 1 "valid";
P_0x55f6beb56500 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000001010>;
P_0x55f6beb56540 .param/l "RBG_SIZE" 0 7 3, +C4<00000000000000000000000000011000>;
P_0x55f6beb56580 .param/l "SCREEN_HEIGHT" 0 7 5, +C4<00000000000000000000000111100000>;
P_0x55f6beb565c0 .param/l "SCREEN_WIDTH" 0 7 4, +C4<00000000000000000000001010000000>;
v0x55f6beb50390_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb6a5b0_0 .net "colour_i", 23 0, L_0x55f6bedfc150;  1 drivers
v0x55f6beb726e0_0 .var "colour_o", 23 0;
v0x55f6beb72b60_0 .net "en", 0 0, L_0x55f6bedfb1a0;  alias, 1 drivers
v0x55f6beb72e00_0 .var "first", 0 0;
v0x55f6beb6aa00_0 .var "last_x", 0 0;
v0x55f6beb790e0_0 .var "last_y", 0 0;
v0x55f6beb7ad90_0 .var "next_xpixel", 9 0;
v0x55f6beb74050_0 .var "next_ypixel", 9 0;
v0x55f6beb74ba0_0 .net "ready", 0 0, L_0x55f6bedff330;  alias, 1 drivers
v0x55f6beb8eb30_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6beb961c0_0 .var "valid", 0 0;
v0x55f6beb964b0_0 .var "xpixel", 9 0;
v0x55f6beb96750_0 .var "ypixel", 9 0;
S_0x55f6bebdcab0 .scope module, "distributor" "distributorN" 6 51, 8 1 0, S_0x55f6bec6a030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /OUTPUT 120 "x";
    .port_info 4 /OUTPUT 120 "y";
P_0x55f6beb9c640 .param/l "NUM_ENGINES" 0 8 5, +C4<00000000000000000000000000001100>;
P_0x55f6beb9c680 .param/l "PIXEL_DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000001010>;
P_0x55f6beb9c6c0 .param/l "SCREEN_HEIGHT" 0 8 4, C4<0111100000>;
P_0x55f6beb9c700 .param/l "SCREEN_WIDTH" 0 8 3, C4<1010000000>;
v0x55f6beb97970_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb982b0_0 .net "fin_flag", 0 0, v0x55f6bedafa20_0;  1 drivers
v0x55f6bebb2090_0 .var "i", 9 0;
v0x55f6bebb9720_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bebb9a10 .array "x", 0 11, 9 0;
v0x55f6bebb9cb0_0 .var "x0", 9 0;
v0x55f6bebbaed0 .array "y", 0 11, 9 0;
v0x55f6bebbb810_0 .var "y0", 9 0;
E_0x55f6be94fff0 .event anyedge, v0x55f6bebb9cb0_0, v0x55f6bebbb810_0;
S_0x55f6beb479b0 .scope generate, "genblk1[0]" "genblk1[0]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6beb8ebd0 .param/l "i" 1 6 61, +C4<00>;
L_0x7f63761918d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beccda50_0 .net *"_ivl_11", 22 0, L_0x7f63761918d0;  1 drivers
L_0x55f6bedcac80 .concat [ 9 23 0 0], L_0x55f6bedca210, L_0x7f63761918d0;
S_0x55f6beb49a70 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6beb479b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bece8100 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bece8140 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bece8180 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bece81c0 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bece8200 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bedc6f70 .functor NOT 1, L_0x55f6bedcabe0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedc80b0 .functor AND 1, v0x55f6becd6310_0, L_0x55f6bedc6f70, C4<1>, C4<1>;
L_0x55f6bedc8170 .functor NOT 1, L_0x55f6bedca000, C4<0>, C4<0>, C4<0>;
L_0x55f6bedc81e0 .functor AND 1, L_0x55f6bedc80b0, L_0x55f6bedc8170, C4<1>, C4<1>;
L_0x55f6bedc8390 .functor OR 1, L_0x55f6bedc9c80, L_0x55f6bedc9d20, C4<0>, C4<0>;
L_0x55f6bedca070 .functor OR 1, L_0x55f6bedc8390, L_0x55f6bedc9ec0, C4<0>, C4<0>;
L_0x55f6bedca210 .functor BUFZ 9, v0x55f6becb0cc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedca4d0 .functor AND 1, v0x55f6becccb90_0, L_0x55f6bedca310, C4<1>, C4<1>;
L_0x55f6bedca000 .functor AND 1, L_0x55f6bedca4d0, L_0x55f6bedca590, C4<1>, C4<1>;
L_0x55f6bedca860 .functor NOT 1, L_0x55f6bedcabe0, C4<0>, C4<0>, C4<0>;
L_0x7f6376191720 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bec249f0_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376191720;  1 drivers
v0x55f6bec2bca0_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedc9650;  1 drivers
v0x55f6bec29ff0_0 .net *"_ivl_21", 24 0, L_0x55f6bedc98d0;  1 drivers
v0x55f6bec36f10_0 .net *"_ivl_23", 23 0, L_0x55f6bedc9830;  1 drivers
L_0x7f6376191840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bec342e0_0 .net *"_ivl_25", 0 0, L_0x7f6376191840;  1 drivers
L_0x7f63761916d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec1e560_0 .net *"_ivl_3", 28 0, L_0x7f63761916d8;  1 drivers
v0x55f6bec1e310_0 .net *"_ivl_31", 0 0, L_0x55f6bedc9c80;  1 drivers
v0x55f6bec1bce0_0 .net *"_ivl_33", 0 0, L_0x55f6bedc9d20;  1 drivers
v0x55f6bec01490_0 .net *"_ivl_36", 0 0, L_0x55f6bedc8390;  1 drivers
v0x55f6bec08740_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedc9e20;  1 drivers
L_0x7f6376191888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec06a90_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376191888;  1 drivers
v0x55f6bec139b0_0 .net *"_ivl_41", 0 0, L_0x55f6bedc9ec0;  1 drivers
v0x55f6bec10d80_0 .net *"_ivl_47", 0 0, L_0x55f6bedca310;  1 drivers
v0x55f6bebfb000_0 .net *"_ivl_5", 0 0, L_0x55f6bedc6f70;  1 drivers
v0x55f6bebfadb0_0 .net *"_ivl_50", 0 0, L_0x55f6bedca4d0;  1 drivers
v0x55f6bebf8780_0 .net *"_ivl_51", 0 0, L_0x55f6bedca590;  1 drivers
v0x55f6bebddf30_0 .net *"_ivl_7", 0 0, L_0x55f6bedc80b0;  1 drivers
v0x55f6bebddfd0_0 .net *"_ivl_9", 0 0, L_0x55f6bedc8170;  1 drivers
v0x55f6bebe3530_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebe35d0_0 .net "curr_iterations", 8 0, v0x55f6becb0cc0_0;  1 drivers
v0x55f6bebf0450_0 .net/s "distance", 24 0, L_0x55f6bedc9b90;  1 drivers
v0x55f6bebed820_0 .net "distributor_ready", 0 0, L_0x55f6bedca000;  1 drivers
v0x55f6bebed8c0_0 .net "en_pixel_map", 0 0, v0x55f6becccb90_0;  1 drivers
v0x55f6bebd7aa0_0 .net "en_stage_1", 0 0, v0x55f6becd4220_0;  1 drivers
v0x55f6bebd7b40_0 .net "en_stage_2", 0 0, v0x55f6becd4510_0;  1 drivers
v0x55f6bebd7850_0 .net "engine_ready", 0 0, L_0x55f6bedca860;  1 drivers
v0x55f6bebd78f0_0 .net "finished", 0 0, L_0x55f6bedca070;  1 drivers
v0x55f6bebd5220_0 .net "full_queue", 0 0, L_0x55f6bedcabe0;  1 drivers
v0x55f6bebd52c0_0 .net "init", 0 0, v0x55f6becd6310_0;  1 drivers
v0x55f6bebba9d0_0 .net "iterations", 8 0, L_0x55f6bedca210;  1 drivers
v0x55f6bebc1c80_0 .net "iterations_max", 8 0, L_0x55f6bedca960;  1 drivers
v0x55f6bebbffd0_0 .var/s "max_distance", 24 0;
v0x55f6bebccef0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bebccf90_0 .net/s "x", 24 0, v0x55f6bec5a470_0;  1 drivers
v0x55f6bebca2c0_0 .net "x0_", 9 0, v0x55f6bebb9a10_0;  alias, 1 drivers
v0x55f6bebca360_0 .net/s "x_offset", 24 0, L_0x55f6bedcaaa0;  1 drivers
v0x55f6bebb4540_0 .net "xpixel", 9 0, v0x55f6bec65020_0;  alias, 1 drivers
v0x55f6bebb42f0_0 .net/s "y", 24 0, v0x55f6bec72800_0;  1 drivers
v0x55f6bebb1cc0_0 .net "y0_", 9 0, v0x55f6bebbaed0_0;  alias, 1 drivers
v0x55f6beb97470_0 .net/s "y_offset", 24 0, L_0x55f6bedcab40;  1 drivers
v0x55f6beb9e720_0 .net "ypixel", 9 0, v0x55f6bec47f50_0;  alias, 1 drivers
v0x55f6beb9ca70_0 .net/s "zi", 24 0, v0x55f6bed0d980_0;  1 drivers
v0x55f6beb9cb10_0 .net/s "zi2", 24 0, v0x55f6beb8ff20_0;  1 drivers
v0x55f6beba9990_0 .net/s "zi2_next", 24 0, L_0x55f6bedc8d80;  1 drivers
v0x55f6beba6d60_0 .net/s "zi_next", 24 0, L_0x55f6bedc9a50;  1 drivers
v0x55f6beb90fe0_0 .net "zoom", 2 0, L_0x55f6bedcaa00;  1 drivers
v0x55f6beb90d90_0 .net/s "zr", 24 0, v0x55f6becd4c00_0;  1 drivers
v0x55f6beb8e760_0 .net/s "zr2", 24 0, v0x55f6becb1c70_0;  1 drivers
v0x55f6beb73af0_0 .net/s "zr2_next", 24 0, L_0x55f6bedc8810;  1 drivers
v0x55f6beb7b1c0_0 .net/s "zr_next", 24 0, L_0x55f6bedc96f0;  1 drivers
v0x55f6beb79510_0 .net/s "zrzi", 24 0, L_0x55f6bedc94c0;  1 drivers
L_0x55f6bedc7fc0 .concat [ 3 29 0 0], L_0x55f6bedcaa00, L_0x7f63761916d8;
L_0x55f6bedc82f0 .arith/sum 9, v0x55f6becb0cc0_0, L_0x7f6376191720;
L_0x55f6bedc9650 .arith/sub 25, v0x55f6becb1c70_0, v0x55f6beb8ff20_0;
L_0x55f6bedc96f0 .arith/sum 25, L_0x55f6bedc9650, v0x55f6bec5a470_0;
L_0x55f6bedc9830 .part L_0x55f6bedc94c0, 0, 24;
L_0x55f6bedc98d0 .concat [ 1 24 0 0], L_0x7f6376191840, L_0x55f6bedc9830;
L_0x55f6bedc9a50 .arith/sum 25, L_0x55f6bedc98d0, v0x55f6bec72800_0;
L_0x55f6bedc9b90 .arith/sum 25, v0x55f6becb1c70_0, v0x55f6beb8ff20_0;
L_0x55f6bedc9c80 .cmp/gt.s 25, L_0x55f6bedc9b90, v0x55f6bebbffd0_0;
L_0x55f6bedc9d20 .cmp/eq 9, v0x55f6becb0cc0_0, L_0x55f6bedca960;
L_0x55f6bedc9e20 .extend/s 32, L_0x55f6bedc9b90;
L_0x55f6bedc9ec0 .cmp/gt.s 32, L_0x7f6376191888, L_0x55f6bedc9e20;
L_0x55f6bedca310 .cmp/eq 10, v0x55f6bebb9a10_0, v0x55f6bec65020_0;
L_0x55f6bedca590 .cmp/eq 10, v0x55f6bebbaed0_0, v0x55f6bec47f50_0;
S_0x55f6beb4cd10 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6be92d110 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6be92d150 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6be92d190 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bebde4b0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedc84a0;  1 drivers
v0x55f6bebded70_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedc8540;  1 drivers
L_0x7f6376191768 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebf8b50_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376191768;  1 drivers
v0x55f6bec001e0_0 .net *"_ivl_9", 24 0, L_0x55f6bedc8720;  1 drivers
v0x55f6bec004d0_0 .net/s "a", 24 0, v0x55f6becd4c00_0;  alias, 1 drivers
v0x55f6bec00770_0 .net/s "b", 24 0, v0x55f6becd4c00_0;  alias, 1 drivers
v0x55f6bec01990_0 .net/s "product", 49 0, L_0x55f6bedc85e0;  1 drivers
v0x55f6bec022d0_0 .net/s "result", 24 0, L_0x55f6bedc8810;  alias, 1 drivers
v0x55f6bec1c0b0_0 .net "rst", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
L_0x55f6bedc84a0 .extend/s 50, v0x55f6becd4c00_0;
L_0x55f6bedc8540 .extend/s 50, v0x55f6becd4c00_0;
L_0x55f6bedc85e0 .arith/mult 50, L_0x55f6bedc84a0, L_0x55f6bedc8540;
L_0x55f6bedc8720 .part L_0x55f6bedc85e0, 20, 25;
L_0x55f6bedc8810 .functor MUXZ 25, L_0x55f6bedc8720, L_0x7f6376191768, v0x55f6becd6310_0, C4<>;
S_0x55f6beb72510 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec23740 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec23780 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec237c0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bec23a30_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedc89e0;  1 drivers
v0x55f6bec23cd0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedc8a80;  1 drivers
L_0x7f63761917b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec24ef0_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761917b0;  1 drivers
v0x55f6bec25830_0 .net *"_ivl_9", 24 0, L_0x55f6bedc8c60;  1 drivers
v0x55f6bec3f610_0 .net/s "a", 24 0, v0x55f6bed0d980_0;  alias, 1 drivers
v0x55f6bec46ca0_0 .net/s "b", 24 0, v0x55f6bed0d980_0;  alias, 1 drivers
v0x55f6bec46f90_0 .net/s "product", 49 0, L_0x55f6bedc8b20;  1 drivers
v0x55f6bec47230_0 .net/s "result", 24 0, L_0x55f6bedc8d80;  alias, 1 drivers
v0x55f6bec48450_0 .net "rst", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
L_0x55f6bedc89e0 .extend/s 50, v0x55f6bed0d980_0;
L_0x55f6bedc8a80 .extend/s 50, v0x55f6bed0d980_0;
L_0x55f6bedc8b20 .arith/mult 50, L_0x55f6bedc89e0, L_0x55f6bedc8a80;
L_0x55f6bedc8c60 .part L_0x55f6bedc8b20, 20, 25;
L_0x55f6bedc8d80 .functor MUXZ 25, L_0x55f6bedc8c60, L_0x7f63761917b0, v0x55f6becd6310_0, C4<>;
S_0x55f6beb6c250 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec48d90 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec48dd0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec48e10 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bec62b70_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedc8f00;  1 drivers
v0x55f6bec6a200_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedc90b0;  1 drivers
L_0x7f63761917f8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec6a4f0_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761917f8;  1 drivers
v0x55f6bec6a790_0 .net *"_ivl_9", 24 0, L_0x55f6bedc93a0;  1 drivers
v0x55f6bec6b9b0_0 .net/s "a", 24 0, v0x55f6becd4c00_0;  alias, 1 drivers
v0x55f6bec6c2f0_0 .net/s "b", 24 0, v0x55f6bed0d980_0;  alias, 1 drivers
v0x55f6bec860d0_0 .net/s "product", 49 0, L_0x55f6bedc9260;  1 drivers
v0x55f6bec8d760_0 .net/s "result", 24 0, L_0x55f6bedc94c0;  alias, 1 drivers
v0x55f6bec8da50_0 .net "rst", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
L_0x55f6bedc8f00 .extend/s 50, v0x55f6becd4c00_0;
L_0x55f6bedc90b0 .extend/s 50, v0x55f6bed0d980_0;
L_0x55f6bedc9260 .arith/mult 50, L_0x55f6bedc8f00, L_0x55f6bedc90b0;
L_0x55f6bedc93a0 .part L_0x55f6bedc9260, 20, 25;
L_0x55f6bedc94c0 .functor MUXZ 25, L_0x55f6bedc93a0, L_0x7f63761917f8, v0x55f6becd6310_0, C4<>;
S_0x55f6beb95ff0 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bec8d840 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bec8ef10_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec8f850_0 .net "en", 0 0, v0x55f6becd4510_0;  alias, 1 drivers
v0x55f6beca9630_0 .net "in", 8 0, L_0x55f6bedc82f0;  1 drivers
v0x55f6becb0cc0_0 .var "out", 8 0;
v0x55f6becb0fb0_0 .net "rst", 0 0, L_0x55f6bedc81e0;  1 drivers
S_0x55f6bebb9550 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6becb1250 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6becb1290 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6becb12d0 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6becb1310 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6becb24e0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6becb2db0_0 .net "distributor_ready", 0 0, L_0x55f6bedca000;  alias, 1 drivers
v0x55f6becccb90_0 .var "en_pixel_map", 0 0;
v0x55f6becd4220_0 .var "en_stage_1", 0 0;
v0x55f6becd4510_0 .var "en_stage_2", 0 0;
v0x55f6becd47b0_0 .net "finished", 0 0, L_0x55f6bedca070;  alias, 1 drivers
v0x55f6becd59d0_0 .net "full_queue", 0 0, L_0x55f6bedcabe0;  alias, 1 drivers
v0x55f6becd6310_0 .var "init", 0 0;
v0x55f6becdfe60_0 .var "next", 1 0;
v0x55f6bece8fe0_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6becf00f0_0 .var "state", 1 0;
E_0x55f6bec47080 .event anyedge, v0x55f6becf00f0_0, v0x55f6becd59d0_0, v0x55f6becd47b0_0;
S_0x55f6bebf9be0 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6becf6770 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bebba100_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebdd660_0 .net "en", 0 0, v0x55f6becd4220_0;  alias, 1 drivers
v0x55f6bec00bc0_0 .net "reset", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
v0x55f6bed0f220_0 .net "zi", 24 0, v0x55f6bed0d980_0;  alias, 1 drivers
v0x55f6bec874c0_0 .net "zi_next", 24 0, L_0x55f6bedc9a50;  alias, 1 drivers
v0x55f6bec87560_0 .net "zr", 24 0, v0x55f6becd4c00_0;  alias, 1 drivers
v0x55f6bec8e450_0 .net "zr_next", 24 0, L_0x55f6bedc96f0;  alias, 1 drivers
S_0x55f6becd4a20 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bebf9be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6becf6a60 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bec6abe0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec8e140_0 .net "en", 0 0, v0x55f6becd4220_0;  alias, 1 drivers
v0x55f6becb16a0_0 .net "in", 24 0, L_0x55f6bedc96f0;  alias, 1 drivers
v0x55f6becd4c00_0 .var "out", 24 0;
v0x55f6becf15c0_0 .net "rst", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
S_0x55f6becf1180 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bebf9be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec6aca0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6becf7780_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6becf7a60_0 .net "en", 0 0, v0x55f6becd4220_0;  alias, 1 drivers
v0x55f6bed0cf00_0 .net "in", 24 0, L_0x55f6bedc9a50;  alias, 1 drivers
v0x55f6bed0d980_0 .var "out", 24 0;
v0x55f6beb96ba0_0 .net "rst", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
S_0x55f6bec24120 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bebba1c0 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6beb97170_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb6bb10_0 .net "en", 0 0, v0x55f6becd4510_0;  alias, 1 drivers
v0x55f6bebba6d0_0 .net "reset", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
v0x55f6bebba410_0 .net "zi2", 24 0, v0x55f6beb8ff20_0;  alias, 1 drivers
v0x55f6bebddc30_0 .net "zi2_next", 24 0, L_0x55f6bedc8d80;  alias, 1 drivers
v0x55f6bebdd970_0 .net "zr2", 24 0, v0x55f6becb1c70_0;  alias, 1 drivers
v0x55f6bebdda10_0 .net "zr2_next", 24 0, L_0x55f6bedc8810;  alias, 1 drivers
S_0x55f6bec47680 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bec24120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6beb73880 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bec8e7c0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6becb19b0_0 .net "en", 0 0, v0x55f6becd4510_0;  alias, 1 drivers
v0x55f6beccdf80_0 .net "in", 24 0, L_0x55f6bedc8810;  alias, 1 drivers
v0x55f6becb1c70_0 .var "out", 24 0;
v0x55f6becb1d10_0 .net "rst", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
S_0x55f6beb8fbc0 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bec24120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed0cfc0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6becd4fc0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb96eb0_0 .net "en", 0 0, v0x55f6becd4510_0;  alias, 1 drivers
v0x55f6beb96f50_0 .net "in", 24 0, L_0x55f6bedc8d80;  alias, 1 drivers
v0x55f6beb8ff20_0 .var "out", 24 0;
v0x55f6beb8ffc0_0 .net "rst", 0 0, v0x55f6becd6310_0;  alias, 1 drivers
S_0x55f6bebb3120 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6beb49a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bebd69e0 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bebd6a20 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bebd6a60 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f6376191528 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becc4490_0 .net/2u *"_ivl_12", 14 0, L_0x7f6376191528;  1 drivers
v0x55f6becc1860_0 .net *"_ivl_14", 24 0, L_0x55f6bedc71c0;  1 drivers
v0x55f6becabae0_0 .net *"_ivl_18", 10 0, L_0x55f6bedc72b0;  1 drivers
L_0x7f6376191570 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becab890_0 .net *"_ivl_20", 13 0, L_0x7f6376191570;  1 drivers
L_0x7f63761915b8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beca9260_0 .net/2u *"_ivl_22", 14 0, L_0x7f63761915b8;  1 drivers
v0x55f6bec8ea10_0 .net *"_ivl_24", 24 0, L_0x55f6bedc7530;  1 drivers
v0x55f6bec95cc0_0 .net *"_ivl_28", 10 0, L_0x55f6bedc7660;  1 drivers
L_0x7f6376191498 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec94010_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376191498;  1 drivers
L_0x7f6376191600 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beca0f30_0 .net *"_ivl_30", 13 0, L_0x7f6376191600;  1 drivers
L_0x7f63761914e0 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec9e300_0 .net/2u *"_ivl_8", 24 0, L_0x7f63761914e0;  1 drivers
v0x55f6bec88580_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec88620_0 .net "distributor_ready", 0 0, L_0x55f6bedca000;  alias, 1 drivers
v0x55f6bec88330_0 .net "en", 0 0, v0x55f6becccb90_0;  alias, 1 drivers
v0x55f6bec85d00_0 .net "full_queue", 0 0, L_0x55f6bedcabe0;  alias, 1 drivers
v0x55f6bec6b4b0_0 .net/s "i_gradient", 24 0, L_0x55f6bedff940;  1 drivers
v0x55f6bec72760_0 .net/s "i_min", 24 0, L_0x55f6bedc7080;  1 drivers
v0x55f6bec72800_0 .var/s "imag_y", 24 0;
v0x55f6bec7d9d0_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bedc73a0;  1 drivers
v0x55f6bec7ada0_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_0;  alias, 1 drivers
v0x55f6bec65020_0 .var "pixel_x_out", 9 0;
v0x55f6bec64dd0_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bedc7750;  1 drivers
v0x55f6bec627a0_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_0;  alias, 1 drivers
v0x55f6bec47f50_0 .var "pixel_y_out", 9 0;
v0x55f6bec4f200_0 .net/s "r_gradient", 24 0, L_0x55f6bedff830;  1 drivers
v0x55f6bec4d550_0 .net/s "r_min", 24 0, L_0x55f6bedc6ed0;  1 drivers
v0x55f6bec5a470_0 .var/s "real_x", 24 0;
v0x55f6bec57840_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376191450 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bec578e0_0 .net/s "scale_factor", 24 0, L_0x7f6376191450;  1 drivers
v0x55f6bec41ac0_0 .net/s "x_offset", 24 0, L_0x55f6bedcaaa0;  alias, 1 drivers
v0x55f6bec41870_0 .net/s "y_offset", 24 0, L_0x55f6bedcab40;  alias, 1 drivers
v0x55f6bec3f240_0 .net "zoom", 31 0, L_0x55f6bedc7fc0;  1 drivers
L_0x55f6bedc6ed0 .arith/sum 25, L_0x55f6bedcaaa0, L_0x7f6376191498;
L_0x55f6bedc7080 .arith/sum 25, L_0x55f6bedcab40, L_0x7f63761914e0;
L_0x55f6bedc71c0 .concat [ 10 15 0 0], v0x55f6bebb9a10_0, L_0x7f6376191528;
L_0x55f6bedc72b0 .part L_0x55f6bedc71c0, 0, 11;
L_0x55f6bedc73a0 .concat [ 14 11 0 0], L_0x7f6376191570, L_0x55f6bedc72b0;
L_0x55f6bedc7530 .concat [ 10 15 0 0], v0x55f6bebbaed0_0, L_0x7f63761915b8;
L_0x55f6bedc7660 .part L_0x55f6bedc7530, 0, 11;
L_0x55f6bedc7750 .concat [ 14 11 0 0], L_0x7f6376191600, L_0x55f6bedc7660;
S_0x55f6bebd6680 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bebb3120;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec1d4a0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec1d4e0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec1d520 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedff830 .functor BUFT 25, L_0x55f6bedc7b60, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bec01210_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedc7930;  1 drivers
v0x55f6bec00ed0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedc79d0;  1 drivers
v0x55f6bec246f0_0 .net *"_ivl_9", 24 0, L_0x55f6bedc7b60;  1 drivers
v0x55f6bec24430_0 .net/s "a", 24 0, L_0x7f6376191450;  alias, 1 drivers
v0x55f6bed185a0_0 .net/s "b", 24 0, L_0x55f6bedc73a0;  alias, 1 drivers
v0x55f6becd54d0_0 .net/s "product", 49 0, L_0x55f6bedc7a70;  1 drivers
v0x55f6becdc780_0 .net/s "result", 24 0, L_0x55f6bedff830;  alias, 1 drivers
L_0x7f6376191648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6becdaad0_0 .net "rst", 0 0, L_0x7f6376191648;  1 drivers
L_0x55f6bedc7930 .extend/s 50, L_0x7f6376191450;
L_0x55f6bedc79d0 .extend/s 50, L_0x55f6bedc73a0;
L_0x55f6bedc7a70 .arith/mult 50, L_0x55f6bedc7930, L_0x55f6bedc79d0;
L_0x55f6bedc7b60 .part L_0x55f6bedc7a70, 20, 25;
S_0x55f6beb49f90 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bebb3120;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bece79f0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bece7a30 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bece7a70 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedff940 .functor BUFT 25, L_0x55f6bedc7ed0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bece4dc0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedc7c50;  1 drivers
v0x55f6bece4e60_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedc7cf0;  1 drivers
v0x55f6beccf040_0 .net *"_ivl_9", 24 0, L_0x55f6bedc7ed0;  1 drivers
v0x55f6beccedf0_0 .net/s "a", 24 0, L_0x7f6376191450;  alias, 1 drivers
v0x55f6beccc7c0_0 .net/s "b", 24 0, L_0x55f6bedc7750;  alias, 1 drivers
v0x55f6becb1f70_0 .net/s "product", 49 0, L_0x55f6bedc7d90;  1 drivers
v0x55f6becb9220_0 .net/s "result", 24 0, L_0x55f6bedff940;  alias, 1 drivers
L_0x7f6376191690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6becb7570_0 .net "rst", 0 0, L_0x7f6376191690;  1 drivers
L_0x55f6bedc7c50 .extend/s 50, L_0x7f6376191450;
L_0x55f6bedc7cf0 .extend/s 50, L_0x55f6bedc7750;
L_0x55f6bedc7d90 .arith/mult 50, L_0x55f6bedc7c50, L_0x55f6bedc7cf0;
L_0x55f6bedc7ed0 .part L_0x55f6bedc7d90, 20, 25;
S_0x55f6beceb470 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6beb479b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bebe51e0 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bebe5220 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bebe5260 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bebe52a0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6beb83800_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb6d350_0 .net "colour_i", 23 0, L_0x55f6bedfe5c0;  alias, 1 drivers
v0x55f6beb6cf50_0 .var "colour_o", 23 0;
v0x55f6beb6a1b0 .array "colour_queue", 0 7, 23 0;
v0x55f6beb4f140_0 .var "empty_queue", 0 0;
v0x55f6beb56930_0 .var "en", 0 0;
v0x55f6beb54c80_0 .net "fin_flag", 0 0, L_0x55f6bedcad20;  1 drivers
v0x55f6beb61c60_0 .var "full_queue", 0 0;
v0x55f6beb5f030_0 .var "match", 0 0;
v0x55f6beb6c570_0 .var "prev_xpixel", 9 0;
v0x55f6becf0810_0 .var "read_pointer", 2 0;
v0x55f6becf0ad0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6becf0b70_0 .var "write_pointer", 2 0;
v0x55f6becf0fb0_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6becf1050_0 .net "xpixel_i", 9 0, v0x55f6bec65020_0;  alias, 1 drivers
v0x55f6beb73490 .array "xqueue", 0 7, 9 0;
v0x55f6becdcaf0_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6becdcb90_0 .net "ypixel_i", 9 0, v0x55f6bec47f50_0;  alias, 1 drivers
v0x55f6bece33f0 .array "yqueue", 0 7, 9 0;
v0x55f6beb73490_0 .array/port v0x55f6beb73490, 0;
E_0x55f6bec01a80/0 .event anyedge, v0x55f6becf0810_0, v0x55f6becf0b70_0, v0x55f6beb7ad90_0, v0x55f6beb73490_0;
v0x55f6beb73490_1 .array/port v0x55f6beb73490, 1;
v0x55f6beb73490_2 .array/port v0x55f6beb73490, 2;
v0x55f6beb73490_3 .array/port v0x55f6beb73490, 3;
v0x55f6beb73490_4 .array/port v0x55f6beb73490, 4;
E_0x55f6bec01a80/1 .event anyedge, v0x55f6beb73490_1, v0x55f6beb73490_2, v0x55f6beb73490_3, v0x55f6beb73490_4;
v0x55f6beb73490_5 .array/port v0x55f6beb73490, 5;
v0x55f6beb73490_6 .array/port v0x55f6beb73490, 6;
v0x55f6beb73490_7 .array/port v0x55f6beb73490, 7;
E_0x55f6bec01a80/2 .event anyedge, v0x55f6beb73490_5, v0x55f6beb73490_6, v0x55f6beb73490_7, v0x55f6beb74050_0;
v0x55f6bece33f0_0 .array/port v0x55f6bece33f0, 0;
v0x55f6bece33f0_1 .array/port v0x55f6bece33f0, 1;
v0x55f6bece33f0_2 .array/port v0x55f6bece33f0, 2;
v0x55f6bece33f0_3 .array/port v0x55f6bece33f0, 3;
E_0x55f6bec01a80/3 .event anyedge, v0x55f6bece33f0_0, v0x55f6bece33f0_1, v0x55f6bece33f0_2, v0x55f6bece33f0_3;
v0x55f6bece33f0_4 .array/port v0x55f6bece33f0, 4;
v0x55f6bece33f0_5 .array/port v0x55f6bece33f0, 5;
v0x55f6bece33f0_6 .array/port v0x55f6bece33f0, 6;
v0x55f6bece33f0_7 .array/port v0x55f6bece33f0, 7;
E_0x55f6bec01a80/4 .event anyedge, v0x55f6bece33f0_4, v0x55f6bece33f0_5, v0x55f6bece33f0_6, v0x55f6bece33f0_7;
E_0x55f6bec01a80 .event/or E_0x55f6bec01a80/0, E_0x55f6bec01a80/1, E_0x55f6bec01a80/2, E_0x55f6bec01a80/3, E_0x55f6bec01a80/4;
E_0x55f6bed1e240 .event negedge, v0x55f6beb7aec0_0;
S_0x55f6beccea00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6beceb470;
 .timescale -9 -12;
v0x55f6beb864e0_0 .var/2s "i", 31 0;
S_0x55f6becc7f10 .scope generate, "genblk1[1]" "genblk1[1]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bec06b70 .param/l "i" 1 6 61, +C4<01>;
L_0x7f6376191d98 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec6e9c0_0 .net *"_ivl_11", 22 0, L_0x7f6376191d98;  1 drivers
L_0x55f6bedceed0 .concat [ 9 23 0 0], L_0x55f6bedce3c0, L_0x7f6376191d98;
S_0x55f6becbaff0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6becc7f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bec6aef0 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bec6af30 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bec6af70 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bec6afb0 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bec6aff0 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bedcb0b0 .functor NOT 1, L_0x55f6bedcee30, C4<0>, C4<0>, C4<0>;
L_0x55f6bedcc310 .functor AND 1, v0x55f6bec329d0_0, L_0x55f6bedcb0b0, C4<1>, C4<1>;
L_0x55f6bedcc3d0 .functor NOT 1, L_0x55f6bedce1b0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedcc440 .functor AND 1, L_0x55f6bedcc310, L_0x55f6bedcc3d0, C4<1>, C4<1>;
L_0x55f6bedcc620 .functor OR 1, L_0x55f6bedcde90, L_0x55f6bedcdf30, C4<0>, C4<0>;
L_0x55f6bedce220 .functor OR 1, L_0x55f6bedcc620, L_0x55f6bedce070, C4<0>, C4<0>;
L_0x55f6bedce3c0 .functor BUFZ 9, v0x55f6bec404d0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedce680 .functor AND 1, v0x55f6bec2c010_0, L_0x55f6bedce4c0, C4<1>, C4<1>;
L_0x55f6bedce1b0 .functor AND 1, L_0x55f6bedce680, L_0x55f6bedce740, C4<1>, C4<1>;
L_0x55f6bedcea10 .functor NOT 1, L_0x55f6bedcee30, C4<0>, C4<0>, C4<0>;
L_0x7f6376191be8 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed18cd0_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376191be8;  1 drivers
v0x55f6bed18dd0_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedcd830;  1 drivers
v0x55f6bed18a40_0 .net *"_ivl_21", 24 0, L_0x55f6bedcdae0;  1 drivers
v0x55f6bed18b20_0 .net *"_ivl_23", 23 0, L_0x55f6bedcda40;  1 drivers
L_0x7f6376191d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed187d0_0 .net *"_ivl_25", 0 0, L_0x7f6376191d08;  1 drivers
L_0x7f6376191ba0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed188b0_0 .net *"_ivl_3", 28 0, L_0x7f6376191ba0;  1 drivers
v0x55f6bed196f0_0 .net *"_ivl_31", 0 0, L_0x55f6bedcde90;  1 drivers
v0x55f6bed197b0_0 .net *"_ivl_33", 0 0, L_0x55f6bedcdf30;  1 drivers
v0x55f6bed19460_0 .net *"_ivl_36", 0 0, L_0x55f6bedcc620;  1 drivers
v0x55f6bed19520_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedcdfd0;  1 drivers
L_0x7f6376191d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed191f0_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376191d50;  1 drivers
v0x55f6bed192d0_0 .net *"_ivl_41", 0 0, L_0x55f6bedce070;  1 drivers
v0x55f6bed0eeb0_0 .net *"_ivl_47", 0 0, L_0x55f6bedce4c0;  1 drivers
v0x55f6bed0ef70_0 .net *"_ivl_5", 0 0, L_0x55f6bedcb0b0;  1 drivers
v0x55f6beb4e960_0 .net *"_ivl_50", 0 0, L_0x55f6bedce680;  1 drivers
v0x55f6beb4ea20_0 .net *"_ivl_51", 0 0, L_0x55f6bedce740;  1 drivers
v0x55f6beb49350_0 .net *"_ivl_7", 0 0, L_0x55f6bedcc310;  1 drivers
v0x55f6bec23f20_0 .net *"_ivl_9", 0 0, L_0x55f6bedcc3d0;  1 drivers
v0x55f6bec24000_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec009c0_0 .net "curr_iterations", 8 0, v0x55f6bec404d0_0;  1 drivers
v0x55f6bec00a80_0 .net/s "distance", 24 0, L_0x55f6bedcdda0;  1 drivers
v0x55f6bebdd460_0 .net "distributor_ready", 0 0, L_0x55f6bedce1b0;  1 drivers
v0x55f6bebdd500_0 .net "en_pixel_map", 0 0, v0x55f6bec2c010_0;  1 drivers
v0x55f6bebb9f00_0 .net "en_stage_1", 0 0, v0x55f6bec2c0e0_0;  1 drivers
v0x55f6bebb9fa0_0 .net "en_stage_2", 0 0, v0x55f6bec2a360_0;  1 drivers
v0x55f6beb969a0_0 .net "engine_ready", 0 0, L_0x55f6bedcea10;  1 drivers
v0x55f6beb96a40_0 .net "finished", 0 0, L_0x55f6bedce220;  1 drivers
v0x55f6becf6f50_0 .net "full_queue", 0 0, L_0x55f6bedcee30;  1 drivers
v0x55f6becf6ff0_0 .net "init", 0 0, v0x55f6bec329d0_0;  1 drivers
v0x55f6beccdc20_0 .net "iterations", 8 0, L_0x55f6bedce3c0;  1 drivers
v0x55f6beccdce0_0 .net "iterations_max", 8 0, L_0x55f6bedceb10;  1 drivers
v0x55f6becb14a0_0 .var/s "max_distance", 24 0;
v0x55f6becb1580_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6becaa6c0_0 .net/s "x", 24 0, v0x55f6beb587c0_0;  1 drivers
v0x55f6becaa780_0 .net "x0_", 9 0, v0x55f6bebb9a10_1;  alias, 1 drivers
v0x55f6bec8df40_0 .net/s "x_offset", 24 0, L_0x55f6bedceca0;  1 drivers
v0x55f6bec8dfe0_0 .net "xpixel", 9 0, v0x55f6beb89eb0_0;  alias, 1 drivers
v0x55f6bec6a9e0_0 .net/s "y", 24 0, v0x55f6bebad4b0_0;  1 drivers
v0x55f6bec6aa80_0 .net "y0_", 9 0, v0x55f6bebbaed0_1;  alias, 1 drivers
v0x55f6bec47480_0 .net/s "y_offset", 24 0, L_0x55f6bedced40;  1 drivers
v0x55f6bec47550_0 .net "ypixel", 9 0, v0x55f6beb7d030_0;  alias, 1 drivers
v0x55f6becec770_0 .net/s "zi", 24 0, v0x55f6bebf9310_0;  1 drivers
v0x55f6becec810_0 .net/s "zi2", 24 0, v0x55f6bebb2a70_0;  1 drivers
v0x55f6bece9400_0 .net/s "zi2_next", 24 0, L_0x55f6bedcd020;  1 drivers
v0x55f6bece94c0_0 .net/s "zi_next", 24 0, L_0x55f6bedcdc60;  1 drivers
v0x55f6becd5d50_0 .net "zoom", 2 0, L_0x55f6bedcebb0;  1 drivers
v0x55f6becd5e30_0 .net/s "zr", 24 0, v0x55f6bec06ed0_0;  1 drivers
v0x55f6becd8900_0 .net/s "zr2", 24 0, v0x55f6bebc20c0_0;  1 drivers
v0x55f6becd89c0_0 .net/s "zr2_next", 24 0, L_0x55f6bedccb00;  1 drivers
v0x55f6becd74b0_0 .net/s "zr_next", 24 0, L_0x55f6bedcd8d0;  1 drivers
v0x55f6becd75c0_0 .net/s "zrzi", 24 0, L_0x55f6bedcd6a0;  1 drivers
L_0x55f6bedcc220 .concat [ 3 29 0 0], L_0x55f6bedcebb0, L_0x7f6376191ba0;
L_0x55f6bedcc580 .arith/sum 9, v0x55f6bec404d0_0, L_0x7f6376191be8;
L_0x55f6bedcd830 .arith/sub 25, v0x55f6bebc20c0_0, v0x55f6bebb2a70_0;
L_0x55f6bedcd8d0 .arith/sum 25, L_0x55f6bedcd830, v0x55f6beb587c0_0;
L_0x55f6bedcda40 .part L_0x55f6bedcd6a0, 0, 24;
L_0x55f6bedcdae0 .concat [ 1 24 0 0], L_0x7f6376191d08, L_0x55f6bedcda40;
L_0x55f6bedcdc60 .arith/sum 25, L_0x55f6bedcdae0, v0x55f6bebad4b0_0;
L_0x55f6bedcdda0 .arith/sum 25, v0x55f6bebc20c0_0, v0x55f6bebb2a70_0;
L_0x55f6bedcde90 .cmp/gt.s 25, L_0x55f6bedcdda0, v0x55f6becb14a0_0;
L_0x55f6bedcdf30 .cmp/eq 9, v0x55f6bec404d0_0, L_0x55f6bedceb10;
L_0x55f6bedcdfd0 .extend/s 32, L_0x55f6bedcdda0;
L_0x55f6bedce070 .cmp/gt.s 32, L_0x7f6376191d50, L_0x55f6bedcdfd0;
L_0x55f6bedce4c0 .cmp/eq 10, v0x55f6bebb9a10_1, v0x55f6beb89eb0_0;
L_0x55f6bedce740 .cmp/eq 10, v0x55f6bebbaed0_1, v0x55f6beb7d030_0;
S_0x55f6becab4a0 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beccd570 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beccd5b0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beccd5f0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6beccd2b0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedcc730;  1 drivers
v0x55f6beccd350_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedcc7d0;  1 drivers
L_0x7f6376191c30 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becbcf00_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376191c30;  1 drivers
v0x55f6becb9590_0 .net *"_ivl_9", 24 0, L_0x55f6bedcc9e0;  1 drivers
v0x55f6becb78e0_0 .net/s "a", 24 0, v0x55f6bec06ed0_0;  alias, 1 drivers
v0x55f6becbfe90_0 .net/s "b", 24 0, v0x55f6bec06ed0_0;  alias, 1 drivers
v0x55f6becbff50_0 .net/s "product", 49 0, L_0x55f6bedcc870;  1 drivers
v0x55f6becaa4f0_0 .net/s "result", 24 0, L_0x55f6bedccb00;  alias, 1 drivers
v0x55f6becaa5b0_0 .net "rst", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
L_0x55f6bedcc730 .extend/s 50, v0x55f6bec06ed0_0;
L_0x55f6bedcc7d0 .extend/s 50, v0x55f6bec06ed0_0;
L_0x55f6bedcc870 .arith/mult 50, L_0x55f6bedcc730, L_0x55f6bedcc7d0;
L_0x55f6bedcc9e0 .part L_0x55f6bedcc870, 20, 25;
L_0x55f6bedccb00 .functor MUXZ 25, L_0x55f6bedcc9e0, L_0x7f6376191c30, v0x55f6bec329d0_0, C4<>;
S_0x55f6beca49b0 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6becaa010 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6becaa050 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6becaa090 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6beca9d50_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedccc80;  1 drivers
v0x55f6bec999a0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedccd20;  1 drivers
L_0x7f6376191c78 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec96030_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376191c78;  1 drivers
v0x55f6bec94380_0 .net *"_ivl_9", 24 0, L_0x55f6bedccf00;  1 drivers
v0x55f6bec9c930_0 .net/s "a", 24 0, v0x55f6bebf9310_0;  alias, 1 drivers
v0x55f6bec86f90_0 .net/s "b", 24 0, v0x55f6bebf9310_0;  alias, 1 drivers
v0x55f6bec87050_0 .net/s "product", 49 0, L_0x55f6bedccdc0;  1 drivers
v0x55f6bec86ab0_0 .net/s "result", 24 0, L_0x55f6bedcd020;  alias, 1 drivers
v0x55f6bec867f0_0 .net "rst", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
L_0x55f6bedccc80 .extend/s 50, v0x55f6bebf9310_0;
L_0x55f6bedccd20 .extend/s 50, v0x55f6bebf9310_0;
L_0x55f6bedccdc0 .arith/mult 50, L_0x55f6bedccc80, L_0x55f6bedccd20;
L_0x55f6bedccf00 .part L_0x55f6bedccdc0, 20, 25;
L_0x55f6bedcd020 .functor MUXZ 25, L_0x55f6bedccf00, L_0x7f6376191c78, v0x55f6bec329d0_0, C4<>;
S_0x55f6bec97a90 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec76440 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec76480 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec764c0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bec72ad0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedcd1f0;  1 drivers
v0x55f6bec72b90_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedcd290;  1 drivers
L_0x7f6376191cc0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec70e20_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376191cc0;  1 drivers
v0x55f6bec793d0_0 .net *"_ivl_9", 24 0, L_0x55f6bedcd580;  1 drivers
v0x55f6bec63a30_0 .net/s "a", 24 0, v0x55f6bec06ed0_0;  alias, 1 drivers
v0x55f6bec63550_0 .net/s "b", 24 0, v0x55f6bebf9310_0;  alias, 1 drivers
v0x55f6bec63290_0 .net/s "product", 49 0, L_0x55f6bedcd440;  1 drivers
v0x55f6bec52ee0_0 .net/s "result", 24 0, L_0x55f6bedcd6a0;  alias, 1 drivers
v0x55f6bec4f570_0 .net "rst", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
L_0x55f6bedcd1f0 .extend/s 50, v0x55f6bec06ed0_0;
L_0x55f6bedcd290 .extend/s 50, v0x55f6bebf9310_0;
L_0x55f6bedcd440 .arith/mult 50, L_0x55f6bedcd1f0, L_0x55f6bedcd290;
L_0x55f6bedcd580 .part L_0x55f6bedcd440, 20, 25;
L_0x55f6bedcd6a0 .functor MUXZ 25, L_0x55f6bedcd580, L_0x7f6376191cc0, v0x55f6bec329d0_0, C4<>;
S_0x55f6bec87f40 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bec63b40 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bec4d970_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec55e70_0 .net "en", 0 0, v0x55f6bec2a360_0;  alias, 1 drivers
v0x55f6bec55f30_0 .net "in", 8 0, L_0x55f6bedcc580;  1 drivers
v0x55f6bec404d0_0 .var "out", 8 0;
v0x55f6bec3fff0_0 .net "rst", 0 0, L_0x55f6bedcc440;  1 drivers
S_0x55f6bec81450 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bec3fd30 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bec3fd70 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bec3fdb0 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bec3fdf0 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bec2f980_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec2fa40_0 .net "distributor_ready", 0 0, L_0x55f6bedce1b0;  alias, 1 drivers
v0x55f6bec2c010_0 .var "en_pixel_map", 0 0;
v0x55f6bec2c0e0_0 .var "en_stage_1", 0 0;
v0x55f6bec2a360_0 .var "en_stage_2", 0 0;
v0x55f6bec2a400_0 .net "finished", 0 0, L_0x55f6bedce220;  alias, 1 drivers
v0x55f6bec32910_0 .net "full_queue", 0 0, L_0x55f6bedcee30;  alias, 1 drivers
v0x55f6bec329d0_0 .var "init", 0 0;
v0x55f6bec1cf70_0 .var "next", 1 0;
v0x55f6bec1ca90_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bec1cb30_0 .var "state", 1 0;
E_0x55f6bec015a0 .event anyedge, v0x55f6bec1cb30_0, v0x55f6bec32910_0, v0x55f6bec2a400_0;
S_0x55f6bec74530 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6beb73bd0 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bebe5550_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebe55f0_0 .net "en", 0 0, v0x55f6bec2c0e0_0;  alias, 1 drivers
v0x55f6bebe38a0_0 .net "reset", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
v0x55f6bebe3970_0 .net "zi", 24 0, v0x55f6bebf9310_0;  alias, 1 drivers
v0x55f6bebebe50_0 .net "zi_next", 24 0, L_0x55f6bedcdc60;  alias, 1 drivers
v0x55f6bebebf10_0 .net "zr", 24 0, v0x55f6bec06ed0_0;  alias, 1 drivers
v0x55f6bebd64b0_0 .net "zr_next", 24 0, L_0x55f6bedcd8d0;  alias, 1 drivers
S_0x55f6bec649e0 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bec74530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6beca9e30 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bec0c4d0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec08ab0_0 .net "en", 0 0, v0x55f6bec2c0e0_0;  alias, 1 drivers
v0x55f6bec06e00_0 .net "in", 24 0, L_0x55f6bedcd8d0;  alias, 1 drivers
v0x55f6bec06ed0_0 .var "out", 24 0;
v0x55f6bec0f3b0_0 .net "rst", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
S_0x55f6bec5def0 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bec74530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec08ba0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bebf9ac0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebf9530_0 .net "en", 0 0, v0x55f6bec2c0e0_0;  alias, 1 drivers
v0x55f6bebf9270_0 .net "in", 24 0, L_0x55f6bedcdc60;  alias, 1 drivers
v0x55f6bebf9310_0 .var "out", 24 0;
v0x55f6bebe8ec0_0 .net "rst", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
S_0x55f6bec50fd0 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bec9ca10 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bebb27d0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beba2400_0 .net "en", 0 0, v0x55f6bec2a360_0;  alias, 1 drivers
v0x55f6beba24c0_0 .net "reset", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
v0x55f6beb9ea90_0 .net "zi2", 24 0, v0x55f6bebb2a70_0;  alias, 1 drivers
v0x55f6beb9eb60_0 .net "zi2_next", 24 0, L_0x55f6bedcd020;  alias, 1 drivers
v0x55f6beb9cde0_0 .net "zr2", 24 0, v0x55f6bebc20c0_0;  alias, 1 drivers
v0x55f6beb9ce80_0 .net "zr2_next", 24 0, L_0x55f6bedccb00;  alias, 1 drivers
S_0x55f6bec41480 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bec50fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec794b0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bebd5dc0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebc5960_0 .net "en", 0 0, v0x55f6bec2a360_0;  alias, 1 drivers
v0x55f6bebc1ff0_0 .net "in", 24 0, L_0x55f6bedccb00;  alias, 1 drivers
v0x55f6bebc20c0_0 .var "out", 24 0;
v0x55f6bebc0340_0 .net "rst", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
S_0x55f6bec3a990 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bec50fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec52fc0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bebc89a0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebb2f50_0 .net "en", 0 0, v0x55f6bec2a360_0;  alias, 1 drivers
v0x55f6bebb3010_0 .net "in", 24 0, L_0x55f6bedcd020;  alias, 1 drivers
v0x55f6bebb2a70_0 .var "out", 24 0;
v0x55f6bebb2b10_0 .net "rst", 0 0, v0x55f6bec329d0_0;  alias, 1 drivers
S_0x55f6bec2da70 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6becbaff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6beb8fa40 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6beb8fa80 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6beb8fac0 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f63761919f0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec0a510_0 .net/2u *"_ivl_12", 14 0, L_0x7f63761919f0;  1 drivers
v0x55f6bec0a610_0 .net *"_ivl_14", 24 0, L_0x55f6bedcb300;  1 drivers
v0x55f6bebfa9c0_0 .net *"_ivl_18", 10 0, L_0x55f6bedcb3f0;  1 drivers
L_0x7f6376191a38 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebfaab0_0 .net *"_ivl_20", 13 0, L_0x7f6376191a38;  1 drivers
L_0x7f6376191a80 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebf3ed0_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376191a80;  1 drivers
v0x55f6bebe6fb0_0 .net *"_ivl_24", 24 0, L_0x55f6bedcb6a0;  1 drivers
v0x55f6bebe7090_0 .net *"_ivl_28", 10 0, L_0x55f6bedcb7d0;  1 drivers
L_0x7f6376191960 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebd7460_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376191960;  1 drivers
L_0x7f6376191ac8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebd7540_0 .net *"_ivl_30", 13 0, L_0x7f6376191ac8;  1 drivers
L_0x7f63761919a8 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebd0970_0 .net/2u *"_ivl_8", 24 0, L_0x7f63761919a8;  1 drivers
v0x55f6bebd0a50_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebc3a50_0 .net "distributor_ready", 0 0, L_0x55f6bedce1b0;  alias, 1 drivers
v0x55f6bebc3af0_0 .net "en", 0 0, v0x55f6bec2c010_0;  alias, 1 drivers
v0x55f6bebb3f00_0 .net "full_queue", 0 0, L_0x55f6bedcee30;  alias, 1 drivers
v0x55f6bebb3fa0_0 .net/s "i_gradient", 24 0, L_0x55f6bedffb60;  1 drivers
v0x55f6bebad410_0 .net/s "i_min", 24 0, L_0x55f6bedcb1c0;  1 drivers
v0x55f6bebad4b0_0 .var/s "imag_y", 24 0;
v0x55f6beb909a0_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bedcb510;  1 drivers
v0x55f6beb90a60_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_1;  alias, 1 drivers
v0x55f6beb89eb0_0 .var "pixel_x_out", 9 0;
v0x55f6beb89f70_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bedcb8c0;  1 drivers
v0x55f6beb7cf90_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_1;  alias, 1 drivers
v0x55f6beb7d030_0 .var "pixel_y_out", 9 0;
v0x55f6beb65900_0 .net/s "r_gradient", 24 0, L_0x55f6bedffa50;  1 drivers
v0x55f6beb659d0_0 .net/s "r_min", 24 0, L_0x55f6bedcb010;  1 drivers
v0x55f6beb587c0_0 .var/s "real_x", 24 0;
v0x55f6beb588a0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376191918 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6becf7150_0 .net/s "scale_factor", 24 0, L_0x7f6376191918;  1 drivers
v0x55f6becf71f0_0 .net/s "x_offset", 24 0, L_0x55f6bedceca0;  alias, 1 drivers
v0x55f6bed18f60_0 .net/s "y_offset", 24 0, L_0x55f6bedced40;  alias, 1 drivers
v0x55f6bed19020_0 .net "zoom", 31 0, L_0x55f6bedcc220;  1 drivers
L_0x55f6bedcb010 .arith/sum 25, L_0x55f6bedceca0, L_0x7f6376191960;
L_0x55f6bedcb1c0 .arith/sum 25, L_0x55f6bedced40, L_0x7f63761919a8;
L_0x55f6bedcb300 .concat [ 10 15 0 0], v0x55f6bebb9a10_1, L_0x7f63761919f0;
L_0x55f6bedcb3f0 .part L_0x55f6bedcb300, 0, 11;
L_0x55f6bedcb510 .concat [ 14 11 0 0], L_0x7f6376191a38, L_0x55f6bedcb3f0;
L_0x55f6bedcb6a0 .concat [ 10 15 0 0], v0x55f6bebbaed0_1, L_0x7f6376191a80;
L_0x55f6bedcb7d0 .part L_0x55f6bedcb6a0, 0, 11;
L_0x55f6bedcb8c0 .concat [ 14 11 0 0], L_0x7f6376191ac8, L_0x55f6bedcb7d0;
S_0x55f6bec1df20 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bec2da70;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beb8f250 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beb8f290 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beb8f2d0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedffa50 .functor BUFT 25, L_0x55f6bedcbd60, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6beb7ef20_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedcbaa0;  1 drivers
v0x55f6beb7b550_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedcbbd0;  1 drivers
v0x55f6beb79880_0 .net *"_ivl_9", 24 0, L_0x55f6bedcbd60;  1 drivers
v0x55f6beb81e30_0 .net/s "a", 24 0, L_0x7f6376191918;  alias, 1 drivers
v0x55f6beb6b2b0_0 .net/s "b", 24 0, L_0x55f6bedcb510;  alias, 1 drivers
v0x55f6beb6afc0_0 .net/s "product", 49 0, L_0x55f6bedcbc70;  1 drivers
v0x55f6beb5a6d0_0 .net/s "result", 24 0, L_0x55f6bedffa50;  alias, 1 drivers
L_0x7f6376191b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6beb56ca0_0 .net "rst", 0 0, L_0x7f6376191b10;  1 drivers
L_0x55f6bedcbaa0 .extend/s 50, L_0x7f6376191918;
L_0x55f6bedcbbd0 .extend/s 50, L_0x55f6bedcb510;
L_0x55f6bedcbc70 .arith/mult 50, L_0x55f6bedcbaa0, L_0x55f6bedcbbd0;
L_0x55f6bedcbd60 .part L_0x55f6bedcbc70, 20, 25;
S_0x55f6bec17430 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bec2da70;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beb54ff0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beb55030 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beb55070 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedffb60 .functor BUFT 25, L_0x55f6bedcc100, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6beb5d660_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedcbe80;  1 drivers
v0x55f6bed0fa10_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedcbf20;  1 drivers
v0x55f6bed0f770_0 .net *"_ivl_9", 24 0, L_0x55f6bedcc100;  1 drivers
v0x55f6bed0f4d0_0 .net/s "a", 24 0, L_0x7f6376191918;  alias, 1 drivers
v0x55f6bed0d650_0 .net/s "b", 24 0, L_0x55f6bedcb8c0;  alias, 1 drivers
v0x55f6bed0d320_0 .net/s "product", 49 0, L_0x55f6bedcbfc0;  1 drivers
v0x55f6beb732b0_0 .net/s "result", 24 0, L_0x55f6bedffb60;  alias, 1 drivers
L_0x7f6376191b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bebf9f40_0 .net "rst", 0 0, L_0x7f6376191b58;  1 drivers
L_0x55f6bedcbe80 .extend/s 50, L_0x7f6376191918;
L_0x55f6bedcbf20 .extend/s 50, L_0x55f6bedcb8c0;
L_0x55f6bedcbfc0 .arith/mult 50, L_0x55f6bedcbe80, L_0x55f6bedcbf20;
L_0x55f6bedcc100 .part L_0x55f6bedcbfc0, 20, 25;
S_0x55f6becd6690 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6becc7f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6becc9210 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6becc9250 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6becc9290 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6becc92d0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6becb3f50_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6becb4010_0 .net "colour_i", 23 0, L_0x55f6bedfe500;  alias, 1 drivers
v0x55f6becb3130_0 .var "colour_o", 23 0;
v0x55f6becb3220 .array "colour_queue", 0 7, 23 0;
v0x55f6beca5cb0_0 .var "empty_queue", 0 0;
v0x55f6beca5dc0_0 .var "en", 0 0;
v0x55f6beca2940_0 .net "fin_flag", 0 0, L_0x55f6bedcf010;  1 drivers
v0x55f6beca29e0_0 .var "full_queue", 0 0;
v0x55f6bec8f290_0 .var "match", 0 0;
v0x55f6bec8f350_0 .var "prev_xpixel", 9 0;
v0x55f6bec91e40_0 .var "read_pointer", 2 0;
v0x55f6bec91f20_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bec909f0_0 .var "write_pointer", 2 0;
v0x55f6bec90ad0_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bec8fbd0_0 .net "xpixel_i", 9 0, v0x55f6beb89eb0_0;  alias, 1 drivers
v0x55f6bec8fc90 .array "xqueue", 0 7, 9 0;
v0x55f6bec82750_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bec7f3e0_0 .net "ypixel_i", 9 0, v0x55f6beb7d030_0;  alias, 1 drivers
v0x55f6bec7f4f0 .array "yqueue", 0 7, 9 0;
v0x55f6bec8fc90_0 .array/port v0x55f6bec8fc90, 0;
E_0x55f6bebf8890/0 .event anyedge, v0x55f6bec91e40_0, v0x55f6bec909f0_0, v0x55f6beb7ad90_0, v0x55f6bec8fc90_0;
v0x55f6bec8fc90_1 .array/port v0x55f6bec8fc90, 1;
v0x55f6bec8fc90_2 .array/port v0x55f6bec8fc90, 2;
v0x55f6bec8fc90_3 .array/port v0x55f6bec8fc90, 3;
v0x55f6bec8fc90_4 .array/port v0x55f6bec8fc90, 4;
E_0x55f6bebf8890/1 .event anyedge, v0x55f6bec8fc90_1, v0x55f6bec8fc90_2, v0x55f6bec8fc90_3, v0x55f6bec8fc90_4;
v0x55f6bec8fc90_5 .array/port v0x55f6bec8fc90, 5;
v0x55f6bec8fc90_6 .array/port v0x55f6bec8fc90, 6;
v0x55f6bec8fc90_7 .array/port v0x55f6bec8fc90, 7;
E_0x55f6bebf8890/2 .event anyedge, v0x55f6bec8fc90_5, v0x55f6bec8fc90_6, v0x55f6bec8fc90_7, v0x55f6beb74050_0;
v0x55f6bec7f4f0_0 .array/port v0x55f6bec7f4f0, 0;
v0x55f6bec7f4f0_1 .array/port v0x55f6bec7f4f0, 1;
v0x55f6bec7f4f0_2 .array/port v0x55f6bec7f4f0, 2;
v0x55f6bec7f4f0_3 .array/port v0x55f6bec7f4f0, 3;
E_0x55f6bebf8890/3 .event anyedge, v0x55f6bec7f4f0_0, v0x55f6bec7f4f0_1, v0x55f6bec7f4f0_2, v0x55f6bec7f4f0_3;
v0x55f6bec7f4f0_4 .array/port v0x55f6bec7f4f0, 4;
v0x55f6bec7f4f0_5 .array/port v0x55f6bec7f4f0, 5;
v0x55f6bec7f4f0_6 .array/port v0x55f6bec7f4f0, 6;
v0x55f6bec7f4f0_7 .array/port v0x55f6bec7f4f0, 7;
E_0x55f6bebf8890/4 .event anyedge, v0x55f6bec7f4f0_4, v0x55f6bec7f4f0_5, v0x55f6bec7f4f0_6, v0x55f6bec7f4f0_7;
E_0x55f6bebf8890 .event/or E_0x55f6bebf8890/0, E_0x55f6bebf8890/1, E_0x55f6bebf8890/2, E_0x55f6bebf8890/3, E_0x55f6bebf8890/4;
S_0x55f6becb53a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6becd6690;
 .timescale -9 -12;
v0x55f6becb28a0_0 .var/2s "i", 31 0;
S_0x55f6bec6c670 .scope generate, "genblk1[2]" "genblk1[2]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bec6d520 .param/l "i" 1 6 61, +C4<010>;
L_0x7f6376192260 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebaaf80_0 .net *"_ivl_11", 22 0, L_0x7f6376192260;  1 drivers
L_0x55f6bedd32e0 .concat [ 9 23 0 0], L_0x55f6bedd2760, L_0x7f6376192260;
S_0x55f6bec5f1f0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bec6c670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bec6b1b0 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bec6b1f0 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bec6b230 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bec6b270 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bec6b2b0 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bedcf210 .functor NOT 1, L_0x55f6bedd3240, C4<0>, C4<0>, C4<0>;
L_0x55f6bedd03a0 .functor AND 1, v0x55f6beb773e0_0, L_0x55f6bedcf210, C4<1>, C4<1>;
L_0x55f6bedd0460 .functor NOT 1, L_0x55f6bedd2590, C4<0>, C4<0>, C4<0>;
L_0x55f6bedd04d0 .functor AND 1, L_0x55f6bedd03a0, L_0x55f6bedd0460, C4<1>, C4<1>;
L_0x55f6bedd0680 .functor OR 1, L_0x55f6bedd1eb0, L_0x55f6bedd1f50, C4<0>, C4<0>;
L_0x55f6bedd2600 .functor OR 1, L_0x55f6bedd0680, L_0x55f6bedd24a0, C4<0>, C4<0>;
L_0x55f6bedd2760 .functor BUFZ 9, v0x55f6bebae7d0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedd2a20 .functor AND 1, v0x55f6beb8b1b0_0, L_0x55f6bedd2860, C4<1>, C4<1>;
L_0x55f6bedd2590 .functor AND 1, L_0x55f6bedd2a20, L_0x55f6bedd2ae0, C4<1>, C4<1>;
L_0x55f6bedd2db0 .functor NOT 1, L_0x55f6bedd3240, C4<0>, C4<0>, C4<0>;
L_0x7f63761920b0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bec718b0_0 .net/2u *"_ivl_13", 8 0, L_0x7f63761920b0;  1 drivers
v0x55f6bec719b0_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedd18c0;  1 drivers
v0x55f6bec6fae0_0 .net *"_ivl_21", 24 0, L_0x55f6bedd1b40;  1 drivers
v0x55f6bec6fba0_0 .net *"_ivl_23", 23 0, L_0x55f6bedd1aa0;  1 drivers
L_0x7f63761921d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bec7cb20_0 .net *"_ivl_25", 0 0, L_0x7f63761921d0;  1 drivers
L_0x7f6376192068 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec7cc50_0 .net *"_ivl_3", 28 0, L_0x7f6376192068;  1 drivers
v0x55f6bec79ef0_0 .net *"_ivl_31", 0 0, L_0x55f6bedd1eb0;  1 drivers
v0x55f6bec79fb0_0 .net *"_ivl_33", 0 0, L_0x55f6bedd1f50;  1 drivers
v0x55f6bec78390_0 .net *"_ivl_36", 0 0, L_0x55f6bedd0680;  1 drivers
v0x55f6bec78450_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedd1ff0;  1 drivers
L_0x7f6376192218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec5ba60_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376192218;  1 drivers
v0x55f6bec5bb40_0 .net *"_ivl_41", 0 0, L_0x55f6bedd24a0;  1 drivers
v0x55f6bec5ab80_0 .net *"_ivl_47", 0 0, L_0x55f6bedd2860;  1 drivers
v0x55f6bec5ac40_0 .net *"_ivl_5", 0 0, L_0x55f6bedcf210;  1 drivers
v0x55f6bec4e350_0 .net *"_ivl_50", 0 0, L_0x55f6bedd2a20;  1 drivers
v0x55f6bec4e410_0 .net *"_ivl_51", 0 0, L_0x55f6bedd2ae0;  1 drivers
v0x55f6bec4c580_0 .net *"_ivl_7", 0 0, L_0x55f6bedd03a0;  1 drivers
v0x55f6bec595c0_0 .net *"_ivl_9", 0 0, L_0x55f6bedd0460;  1 drivers
v0x55f6bec59680_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec56990_0 .net "curr_iterations", 8 0, v0x55f6bebae7d0_0;  1 drivers
v0x55f6bec56a50_0 .net/s "distance", 24 0, L_0x55f6bedd1dc0;  1 drivers
v0x55f6bec54e30_0 .net "distributor_ready", 0 0, L_0x55f6bedd2590;  1 drivers
v0x55f6bec54ed0_0 .net "en_pixel_map", 0 0, v0x55f6beb8b1b0_0;  1 drivers
v0x55f6bec38500_0 .net "en_stage_1", 0 0, v0x55f6beb8b280_0;  1 drivers
v0x55f6bec385a0_0 .net "en_stage_2", 0 0, v0x55f6beb87e40_0;  1 drivers
v0x55f6bec38640_0 .net "engine_ready", 0 0, L_0x55f6bedd2db0;  1 drivers
v0x55f6bec37620_0 .net "finished", 0 0, L_0x55f6bedd2600;  1 drivers
v0x55f6bec376c0_0 .net "full_queue", 0 0, L_0x55f6bedd3240;  1 drivers
v0x55f6bec37760_0 .net "init", 0 0, v0x55f6beb773e0_0;  1 drivers
v0x55f6bec2adf0_0 .net "iterations", 8 0, L_0x55f6bedd2760;  1 drivers
v0x55f6bec2ae90_0 .net "iterations_max", 8 0, L_0x55f6bedd2eb0;  1 drivers
v0x55f6bec29020_0 .var/s "max_distance", 24 0;
v0x55f6bec29100_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bec36060_0 .net/s "x", 24 0, v0x55f6bec9d510_0;  1 drivers
v0x55f6bec36120_0 .net "x0_", 9 0, v0x55f6bebb9a10_2;  alias, 1 drivers
v0x55f6bec33430_0 .net/s "x_offset", 24 0, L_0x55f6bedd3070;  1 drivers
v0x55f6bec334d0_0 .net "xpixel", 9 0, v0x55f6bec94ed0_0;  alias, 1 drivers
v0x55f6bec318d0_0 .net/s "y", 24 0, v0x55f6beca25c0_0;  1 drivers
v0x55f6bec319a0_0 .net "y0_", 9 0, v0x55f6bebbaed0_2;  alias, 1 drivers
v0x55f6bec14fa0_0 .net/s "y_offset", 24 0, L_0x55f6bedd3110;  1 drivers
v0x55f6bec15060_0 .net "ypixel", 9 0, v0x55f6beca0080_0;  alias, 1 drivers
v0x55f6bec140c0_0 .net/s "zi", 24 0, v0x55f6beca5aa0_0;  1 drivers
v0x55f6bec14160_0 .net/s "zi2", 24 0, v0x55f6beb8af00_0;  1 drivers
v0x55f6bec07890_0 .net/s "zi2_next", 24 0, L_0x55f6bedd1020;  1 drivers
v0x55f6bec07950_0 .net/s "zi_next", 24 0, L_0x55f6bedd1c80;  1 drivers
v0x55f6bec05ac0_0 .net "zoom", 2 0, L_0x55f6bedd2f50;  1 drivers
v0x55f6bec05ba0_0 .net/s "zr", 24 0, v0x55f6beb4b340_0;  1 drivers
v0x55f6bec12b00_0 .net/s "zr2", 24 0, v0x55f6bebe8960_0;  1 drivers
v0x55f6bec12c10_0 .net/s "zr2_next", 24 0, L_0x55f6bedd0b30;  1 drivers
v0x55f6bec0fed0_0 .net/s "zr_next", 24 0, L_0x55f6bedd1960;  1 drivers
v0x55f6bec0ffe0_0 .net/s "zrzi", 24 0, L_0x55f6bedd1730;  1 drivers
L_0x55f6bedd02b0 .concat [ 3 29 0 0], L_0x55f6bedd2f50, L_0x7f6376192068;
L_0x55f6bedd05e0 .arith/sum 9, v0x55f6bebae7d0_0, L_0x7f63761920b0;
L_0x55f6bedd18c0 .arith/sub 25, v0x55f6bebe8960_0, v0x55f6beb8af00_0;
L_0x55f6bedd1960 .arith/sum 25, L_0x55f6bedd18c0, v0x55f6bec9d510_0;
L_0x55f6bedd1aa0 .part L_0x55f6bedd1730, 0, 24;
L_0x55f6bedd1b40 .concat [ 1 24 0 0], L_0x7f63761921d0, L_0x55f6bedd1aa0;
L_0x55f6bedd1c80 .arith/sum 25, L_0x55f6bedd1b40, v0x55f6beca25c0_0;
L_0x55f6bedd1dc0 .arith/sum 25, v0x55f6bebe8960_0, v0x55f6beb8af00_0;
L_0x55f6bedd1eb0 .cmp/gt.s 25, L_0x55f6bedd1dc0, v0x55f6bec29020_0;
L_0x55f6bedd1f50 .cmp/eq 9, v0x55f6bebae7d0_0, L_0x55f6bedd2eb0;
L_0x55f6bedd1ff0 .extend/s 32, L_0x55f6bedd1dc0;
L_0x55f6bedd24a0 .cmp/gt.s 32, L_0x7f6376192218, L_0x55f6bedd1ff0;
L_0x55f6bedd2860 .cmp/eq 10, v0x55f6bebb9a10_2, v0x55f6bec94ed0_0;
L_0x55f6bedd2ae0 .cmp/eq 10, v0x55f6bebbaed0_2, v0x55f6beca0080_0;
S_0x55f6bec4b380 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec488a0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec488e0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec48920 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bec49110_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd0790;  1 drivers
v0x55f6bec491d0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd0830;  1 drivers
L_0x7f63761920f8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec3bc90_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761920f8;  1 drivers
v0x55f6bec3bd80_0 .net *"_ivl_9", 24 0, L_0x55f6bedd0a10;  1 drivers
v0x55f6bec38920_0 .net/s "a", 24 0, v0x55f6beb4b340_0;  alias, 1 drivers
v0x55f6bec38a30_0 .net/s "b", 24 0, v0x55f6beb4b340_0;  alias, 1 drivers
v0x55f6bec25290_0 .net/s "product", 49 0, L_0x55f6bedd08d0;  1 drivers
v0x55f6bec25350_0 .net/s "result", 24 0, L_0x55f6bedd0b30;  alias, 1 drivers
v0x55f6bec27e40_0 .net "rst", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
L_0x55f6bedd0790 .extend/s 50, v0x55f6beb4b340_0;
L_0x55f6bedd0830 .extend/s 50, v0x55f6beb4b340_0;
L_0x55f6bedd08d0 .arith/mult 50, L_0x55f6bedd0790, L_0x55f6bedd0830;
L_0x55f6bedd0a10 .part L_0x55f6bedd08d0, 20, 25;
L_0x55f6bedd0b30 .functor MUXZ 25, L_0x55f6bedd0a10, L_0x7f63761920f8, v0x55f6beb773e0_0, C4<>;
S_0x55f6bec269d0 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec25bb0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec25bf0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec25c30 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bec153c0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd0cb0;  1 drivers
v0x55f6bec15480_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd0d50;  1 drivers
L_0x7f6376192140 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bec01d10_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192140;  1 drivers
v0x55f6bec01e00_0 .net *"_ivl_9", 24 0, L_0x55f6bedd0f30;  1 drivers
v0x55f6bec048c0_0 .net/s "a", 24 0, v0x55f6beca5aa0_0;  alias, 1 drivers
v0x55f6bec03470_0 .net/s "b", 24 0, v0x55f6beca5aa0_0;  alias, 1 drivers
v0x55f6bec03530_0 .net/s "product", 49 0, L_0x55f6bedd0df0;  1 drivers
v0x55f6bec02650_0 .net/s "result", 24 0, L_0x55f6bedd1020;  alias, 1 drivers
v0x55f6bec02730_0 .net "rst", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
L_0x55f6bedd0cb0 .extend/s 50, v0x55f6beca5aa0_0;
L_0x55f6bedd0d50 .extend/s 50, v0x55f6beca5aa0_0;
L_0x55f6bedd0df0 .arith/mult 50, L_0x55f6bedd0cb0, L_0x55f6bedd0d50;
L_0x55f6bedd0f30 .part L_0x55f6bedd0df0, 20, 25;
L_0x55f6bedd1020 .functor MUXZ 25, L_0x55f6bedd0f30, L_0x7f6376192140, v0x55f6beb773e0_0, C4<>;
S_0x55f6bebf1e60 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bebde7b0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bebde7f0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bebde830 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bebe1360_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd11a0;  1 drivers
v0x55f6bebe1420_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd1350;  1 drivers
L_0x7f6376192188 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bebdff10_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192188;  1 drivers
v0x55f6bebe0000_0 .net *"_ivl_9", 24 0, L_0x55f6bedd1640;  1 drivers
v0x55f6bebdf0f0_0 .net/s "a", 24 0, v0x55f6beb4b340_0;  alias, 1 drivers
v0x55f6bebd1c70_0 .net/s "b", 24 0, v0x55f6beca5aa0_0;  alias, 1 drivers
v0x55f6bebd1d80_0 .net/s "product", 49 0, L_0x55f6bedd1500;  1 drivers
v0x55f6bebce900_0 .net/s "result", 24 0, L_0x55f6bedd1730;  alias, 1 drivers
v0x55f6bebce9e0_0 .net "rst", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
L_0x55f6bedd11a0 .extend/s 50, v0x55f6beb4b340_0;
L_0x55f6bedd1350 .extend/s 50, v0x55f6beca5aa0_0;
L_0x55f6bedd1500 .arith/mult 50, L_0x55f6bedd11a0, L_0x55f6bedd1350;
L_0x55f6bedd1640 .part L_0x55f6bedd1500, 20, 25;
L_0x55f6bedd1730 .functor MUXZ 25, L_0x55f6bedd1640, L_0x7f6376192188, v0x55f6beb773e0_0, C4<>;
S_0x55f6bebbde00 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bebbb3b0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bebbbb90_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebbbc30_0 .net "en", 0 0, v0x55f6beb87e40_0;  alias, 1 drivers
v0x55f6bebae710_0 .net "in", 8 0, L_0x55f6bedd05e0;  1 drivers
v0x55f6bebae7d0_0 .var "out", 8 0;
v0x55f6bebab3a0_0 .net "rst", 0 0, L_0x55f6bedd04d0;  1 drivers
S_0x55f6beb97cf0 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6beb9a8f0 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6beb9a930 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6beb9a970 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6beb9a9b0 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6beb98630_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb986d0_0 .net "distributor_ready", 0 0, L_0x55f6bedd2590;  alias, 1 drivers
v0x55f6beb8b1b0_0 .var "en_pixel_map", 0 0;
v0x55f6beb8b280_0 .var "en_stage_1", 0 0;
v0x55f6beb87e40_0 .var "en_stage_2", 0 0;
v0x55f6beb87f30_0 .net "finished", 0 0, L_0x55f6bedd2600;  alias, 1 drivers
v0x55f6beb77340_0 .net "full_queue", 0 0, L_0x55f6bedd3240;  alias, 1 drivers
v0x55f6beb773e0_0 .var "init", 0 0;
v0x55f6beb75ef0_0 .var "next", 1 0;
v0x55f6beb75fb0_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6beb6acc0_0 .var "state", 1 0;
E_0x55f6bec475f0 .event anyedge, v0x55f6beb6acc0_0, v0x55f6beb77340_0, v0x55f6beb87f30_0;
S_0x55f6beb72f70 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6beb98770 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bec824a0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec82560_0 .net "en", 0 0, v0x55f6beb8b280_0;  alias, 1 drivers
v0x55f6bec75e40_0 .net "reset", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
v0x55f6bec75ee0_0 .net "zi", 24 0, v0x55f6beca5aa0_0;  alias, 1 drivers
v0x55f6bec5ef40_0 .net "zi_next", 24 0, L_0x55f6bedd1c80;  alias, 1 drivers
v0x55f6bec5efe0_0 .net "zr", 24 0, v0x55f6beb4b340_0;  alias, 1 drivers
v0x55f6bec52970_0 .net "zr_next", 24 0, L_0x55f6bedd1960;  alias, 1 drivers
S_0x55f6beb63670 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6beb72f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6beb52b00 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6beb51710_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb4c6b0_0 .net "en", 0 0, v0x55f6beb8b280_0;  alias, 1 drivers
v0x55f6beb4c780_0 .net "in", 24 0, L_0x55f6bedd1960;  alias, 1 drivers
v0x55f6beb4b340_0 .var "out", 24 0;
v0x55f6beb4b3e0_0 .net "rst", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
S_0x55f6becec4c0 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6beb72f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6beb52bd0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6becbc900_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6becbc9a0_0 .net "en", 0 0, v0x55f6beb8b280_0;  alias, 1 drivers
v0x55f6beca5a00_0 .net "in", 24 0, L_0x55f6bedd1c80;  alias, 1 drivers
v0x55f6beca5aa0_0 .var "out", 24 0;
v0x55f6bec993a0_0 .net "rst", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
S_0x55f6bec3b9e0 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6beca5b60 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6beb66950_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb66a10_0 .net "en", 0 0, v0x55f6beb87e40_0;  alias, 1 drivers
v0x55f6beb65500_0 .net "reset", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
v0x55f6beb655a0_0 .net "zi2", 24 0, v0x55f6beb8af00_0;  alias, 1 drivers
v0x55f6beb5a0d0_0 .net "zi2_next", 24 0, L_0x55f6bedd1020;  alias, 1 drivers
v0x55f6beb5a170_0 .net "zr2", 24 0, v0x55f6bebe8960_0;  alias, 1 drivers
v0x55f6bec4d120_0 .net "zr2_next", 24 0, L_0x55f6bedd0b30;  alias, 1 drivers
S_0x55f6bec18480 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bec3b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec0be20 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bebf4f20_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebf4fe0_0 .net "en", 0 0, v0x55f6beb87e40_0;  alias, 1 drivers
v0x55f6bebe88c0_0 .net "in", 24 0, L_0x55f6bedd0b30;  alias, 1 drivers
v0x55f6bebe8960_0 .var "out", 24 0;
v0x55f6bebd19c0_0 .net "rst", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
S_0x55f6bebc5360 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bec3b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bebe8a00 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bebae560_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beba1e00_0 .net "en", 0 0, v0x55f6beb87e40_0;  alias, 1 drivers
v0x55f6beba1ea0_0 .net "in", 24 0, L_0x55f6bedd1020;  alias, 1 drivers
v0x55f6beb8af00_0 .var "out", 24 0;
v0x55f6beb8afa0_0 .net "rst", 0 0, v0x55f6beb773e0_0;  alias, 1 drivers
S_0x55f6bec4edd0 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bec5f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bec70680 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bec706c0 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bec70700 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f6376191eb8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bece24d0_0 .net/2u *"_ivl_12", 14 0, L_0x7f6376191eb8;  1 drivers
v0x55f6becc5a80_0 .net *"_ivl_14", 24 0, L_0x55f6bedcf460;  1 drivers
v0x55f6becc5b60_0 .net *"_ivl_18", 10 0, L_0x55f6bedcf550;  1 drivers
L_0x7f6376191f00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becc4ba0_0 .net *"_ivl_20", 13 0, L_0x7f6376191f00;  1 drivers
L_0x7f6376191f48 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becc4c80_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376191f48;  1 drivers
v0x55f6becb8370_0 .net *"_ivl_24", 24 0, L_0x55f6bedcf7d0;  1 drivers
v0x55f6becb8450_0 .net *"_ivl_28", 10 0, L_0x55f6bedcf8c0;  1 drivers
L_0x7f6376191e28 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becb65a0_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376191e28;  1 drivers
L_0x7f6376191f90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becb6660_0 .net *"_ivl_30", 13 0, L_0x7f6376191f90;  1 drivers
L_0x7f6376191e70 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6becc36b0_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376191e70;  1 drivers
v0x55f6becc09b0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6becc0a50_0 .net "distributor_ready", 0 0, L_0x55f6bedd2590;  alias, 1 drivers
v0x55f6becc0af0_0 .net "en", 0 0, v0x55f6beb8b1b0_0;  alias, 1 drivers
v0x55f6becbee50_0 .net "full_queue", 0 0, L_0x55f6bedd3240;  alias, 1 drivers
v0x55f6becbef20_0 .net/s "i_gradient", 24 0, L_0x55f6bedffd80;  1 drivers
v0x55f6beca2520_0 .net/s "i_min", 24 0, L_0x55f6bedcf320;  1 drivers
v0x55f6beca25c0_0 .var/s "imag_y", 24 0;
v0x55f6beca2660_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bedcf640;  1 drivers
v0x55f6bec94e10_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_2;  alias, 1 drivers
v0x55f6bec94ed0_0 .var "pixel_x_out", 9 0;
v0x55f6bec93040_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bedcf9b0;  1 drivers
v0x55f6bec93130_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_2;  alias, 1 drivers
v0x55f6beca0080_0 .var "pixel_y_out", 9 0;
v0x55f6beca0160_0 .net/s "r_gradient", 24 0, L_0x55f6bedffc70;  1 drivers
v0x55f6bec9d450_0 .net/s "r_min", 24 0, L_0x55f6bedcf170;  1 drivers
v0x55f6bec9d510_0 .var/s "real_x", 24 0;
v0x55f6bec9b8f0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376191de0 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bec9b990_0 .net/s "scale_factor", 24 0, L_0x7f6376191de0;  1 drivers
v0x55f6bec7efc0_0 .net/s "x_offset", 24 0, L_0x55f6bedd3070;  alias, 1 drivers
v0x55f6bec7f0a0_0 .net/s "y_offset", 24 0, L_0x55f6bedd3110;  alias, 1 drivers
v0x55f6bec7e0e0_0 .net "zoom", 31 0, L_0x55f6bedd02b0;  1 drivers
L_0x55f6bedcf170 .arith/sum 25, L_0x55f6bedd3070, L_0x7f6376191e28;
L_0x55f6bedcf320 .arith/sum 25, L_0x55f6bedd3110, L_0x7f6376191e70;
L_0x55f6bedcf460 .concat [ 10 15 0 0], v0x55f6bebb9a10_2, L_0x7f6376191eb8;
L_0x55f6bedcf550 .part L_0x55f6bedcf460, 0, 11;
L_0x55f6bedcf640 .concat [ 14 11 0 0], L_0x7f6376191f00, L_0x55f6bedcf550;
L_0x55f6bedcf7d0 .concat [ 10 15 0 0], v0x55f6bebbaed0_2, L_0x7f6376191f48;
L_0x55f6bedcf8c0 .part L_0x55f6bedcf7d0, 0, 11;
L_0x55f6bedcf9b0 .concat [ 14 11 0 0], L_0x7f6376191f90, L_0x55f6bedcf8c0;
S_0x55f6bec72330 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bec4edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec93c50 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec93c90 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec93cd0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedffc70 .functor BUFT 25, L_0x55f6bedcfe50, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bec959c0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedcfb90;  1 drivers
v0x55f6becb7140_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedcfcc0;  1 drivers
v0x55f6becb7200_0 .net *"_ivl_9", 24 0, L_0x55f6bedcfe50;  1 drivers
v0x55f6becb8df0_0 .net/s "a", 24 0, L_0x7f6376191de0;  alias, 1 drivers
v0x55f6becb8eb0_0 .net/s "b", 24 0, L_0x55f6bedcf640;  alias, 1 drivers
v0x55f6becda6a0_0 .net/s "product", 49 0, L_0x55f6bedcfd60;  1 drivers
v0x55f6becda760_0 .net/s "result", 24 0, L_0x55f6bedffc70;  alias, 1 drivers
L_0x7f6376191fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6becdc350_0 .net "rst", 0 0, L_0x7f6376191fd8;  1 drivers
L_0x55f6bedcfb90 .extend/s 50, L_0x7f6376191de0;
L_0x55f6bedcfcc0 .extend/s 50, L_0x55f6bedcf640;
L_0x55f6bedcfd60 .arith/mult 50, L_0x55f6bedcfb90, L_0x55f6bedcfcc0;
L_0x55f6bedcfe50 .part L_0x55f6bedcfd60, 20, 25;
S_0x55f6beb6b880 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bec4edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bec63c00 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bec63c40 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bec63c80 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedffd80 .functor BUFT 25, L_0x55f6bedd01c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6becdba00_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedcff40;  1 drivers
v0x55f6becd9b00_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedcffe0;  1 drivers
v0x55f6becd9bc0_0 .net *"_ivl_9", 24 0, L_0x55f6bedd01c0;  1 drivers
v0x55f6bece6b40_0 .net/s "a", 24 0, L_0x7f6376191de0;  alias, 1 drivers
v0x55f6bece6c00_0 .net/s "b", 24 0, L_0x55f6bedcf9b0;  alias, 1 drivers
v0x55f6bece3f10_0 .net/s "product", 49 0, L_0x55f6bedd0080;  1 drivers
v0x55f6bece3ff0_0 .net/s "result", 24 0, L_0x55f6bedffd80;  alias, 1 drivers
L_0x7f6376192020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bece23b0_0 .net "rst", 0 0, L_0x7f6376192020;  1 drivers
L_0x55f6bedcff40 .extend/s 50, L_0x7f6376191de0;
L_0x55f6bedcffe0 .extend/s 50, L_0x55f6bedcf9b0;
L_0x55f6bedd0080 .arith/mult 50, L_0x55f6bedcff40, L_0x55f6bedcffe0;
L_0x55f6bedd01c0 .part L_0x55f6bedd0080, 20, 25;
S_0x55f6bec0e370 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bec6c670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bec4c620 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bec4c660 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bec4c6a0 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bec4c6e0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bebef5a0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebef660_0 .net "colour_i", 23 0, L_0x55f6bedfe2c0;  alias, 1 drivers
v0x55f6bebec970_0 .var "colour_o", 23 0;
v0x55f6bebeca30 .array "colour_queue", 0 7, 23 0;
v0x55f6bebeae10_0 .var "empty_queue", 0 0;
v0x55f6bebeaed0_0 .var "en", 0 0;
v0x55f6bebce4e0_0 .net "fin_flag", 0 0, L_0x55f6bedd3380;  1 drivers
v0x55f6bebce5a0_0 .var "full_queue", 0 0;
v0x55f6bebcd600_0 .var "match", 0 0;
v0x55f6bebcd6c0_0 .var "prev_xpixel", 9 0;
v0x55f6bebc0dd0_0 .var "read_pointer", 2 0;
v0x55f6bebc0eb0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bebbf000_0 .var "write_pointer", 2 0;
v0x55f6bebbf0e0_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bebcc040_0 .net "xpixel_i", 9 0, v0x55f6bec94ed0_0;  alias, 1 drivers
v0x55f6bebcc100 .array "xqueue", 0 7, 9 0;
v0x55f6bebc9410_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bebc78b0_0 .net "ypixel_i", 9 0, v0x55f6beca0080_0;  alias, 1 drivers
v0x55f6bebc79c0 .array "yqueue", 0 7, 9 0;
v0x55f6bebcc100_0 .array/port v0x55f6bebcc100, 0;
E_0x55f6bec40600/0 .event anyedge, v0x55f6bebc0dd0_0, v0x55f6bebbf000_0, v0x55f6beb7ad90_0, v0x55f6bebcc100_0;
v0x55f6bebcc100_1 .array/port v0x55f6bebcc100, 1;
v0x55f6bebcc100_2 .array/port v0x55f6bebcc100, 2;
v0x55f6bebcc100_3 .array/port v0x55f6bebcc100, 3;
v0x55f6bebcc100_4 .array/port v0x55f6bebcc100, 4;
E_0x55f6bec40600/1 .event anyedge, v0x55f6bebcc100_1, v0x55f6bebcc100_2, v0x55f6bebcc100_3, v0x55f6bebcc100_4;
v0x55f6bebcc100_5 .array/port v0x55f6bebcc100, 5;
v0x55f6bebcc100_6 .array/port v0x55f6bebcc100, 6;
v0x55f6bebcc100_7 .array/port v0x55f6bebcc100, 7;
E_0x55f6bec40600/2 .event anyedge, v0x55f6bebcc100_5, v0x55f6bebcc100_6, v0x55f6bebcc100_7, v0x55f6beb74050_0;
v0x55f6bebc79c0_0 .array/port v0x55f6bebc79c0, 0;
v0x55f6bebc79c0_1 .array/port v0x55f6bebc79c0, 1;
v0x55f6bebc79c0_2 .array/port v0x55f6bebc79c0, 2;
v0x55f6bebc79c0_3 .array/port v0x55f6bebc79c0, 3;
E_0x55f6bec40600/3 .event anyedge, v0x55f6bebc79c0_0, v0x55f6bebc79c0_1, v0x55f6bebc79c0_2, v0x55f6bebc79c0_3;
v0x55f6bebc79c0_4 .array/port v0x55f6bebc79c0, 4;
v0x55f6bebc79c0_5 .array/port v0x55f6bebc79c0, 5;
v0x55f6bebc79c0_6 .array/port v0x55f6bebc79c0, 6;
v0x55f6bebc79c0_7 .array/port v0x55f6bebc79c0, 7;
E_0x55f6bec40600/4 .event anyedge, v0x55f6bebc79c0_4, v0x55f6bebc79c0_5, v0x55f6bebc79c0_6, v0x55f6bebc79c0_7;
E_0x55f6bec40600 .event/or E_0x55f6bec40600/0, E_0x55f6bec40600/1, E_0x55f6bec40600/2, E_0x55f6bec40600/3, E_0x55f6bec40600/4;
S_0x55f6bebe2560 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bec0e370;
 .timescale -9 -12;
v0x55f6bebe43e0_0 .var/2s "i", 31 0;
S_0x55f6bebaa0a0 .scope generate, "genblk1[3]" "genblk1[3]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bec335a0 .param/l "i" 1 6 61, +C4<011>;
L_0x7f6376192728 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed23c20_0 .net *"_ivl_11", 22 0, L_0x7f6376192728;  1 drivers
L_0x55f6bedd7440 .concat [ 9 23 0 0], L_0x55f6bedd6630, L_0x7f6376192728;
S_0x55f6beb9d870 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bebaa0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bec63f60 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bec63fa0 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bec63fe0 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bec64020 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bec64060 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bedcf100 .functor NOT 1, L_0x55f6bedd7310, C4<0>, C4<0>, C4<0>;
L_0x55f6bedd45a0 .functor AND 1, v0x55f6becccfe0_0, L_0x55f6bedcf100, C4<1>, C4<1>;
L_0x55f6bedd4660 .functor NOT 1, L_0x55f6bedd6460, C4<0>, C4<0>, C4<0>;
L_0x55f6bedd46d0 .functor AND 1, L_0x55f6bedd45a0, L_0x55f6bedd4660, C4<1>, C4<1>;
L_0x55f6bedd4880 .functor OR 1, L_0x55f6bedd60e0, L_0x55f6bedd6180, C4<0>, C4<0>;
L_0x55f6bedd64d0 .functor OR 1, L_0x55f6bedd4880, L_0x55f6bedd6320, C4<0>, C4<0>;
L_0x55f6bedd6630 .functor BUFZ 9, v0x55f6bec1d200_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedd68f0 .functor AND 1, v0x55f6becf03e0_0, L_0x55f6bedd6730, C4<1>, C4<1>;
L_0x55f6bedd6460 .functor AND 1, L_0x55f6bedd68f0, L_0x55f6bedd69b0, C4<1>, C4<1>;
L_0x55f6bedd6c80 .functor NOT 1, L_0x55f6bedd7310, C4<0>, C4<0>, C4<0>;
L_0x7f6376192578 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed1ef50_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376192578;  1 drivers
v0x55f6bed1f050_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedd5ac0;  1 drivers
v0x55f6bed1f130_0 .net *"_ivl_21", 24 0, L_0x55f6bedd5d70;  1 drivers
v0x55f6bed1f1f0_0 .net *"_ivl_23", 23 0, L_0x55f6bedd5cd0;  1 drivers
L_0x7f6376192698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed1f2d0_0 .net *"_ivl_25", 0 0, L_0x7f6376192698;  1 drivers
L_0x7f6376192530 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed1f400_0 .net *"_ivl_3", 28 0, L_0x7f6376192530;  1 drivers
v0x55f6bed1f4e0_0 .net *"_ivl_31", 0 0, L_0x55f6bedd60e0;  1 drivers
v0x55f6bed1f5a0_0 .net *"_ivl_33", 0 0, L_0x55f6bedd6180;  1 drivers
v0x55f6bed1f660_0 .net *"_ivl_36", 0 0, L_0x55f6bedd4880;  1 drivers
v0x55f6bed1f720_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedd6280;  1 drivers
L_0x7f63761926e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed1f800_0 .net/2s *"_ivl_39", 31 0, L_0x7f63761926e0;  1 drivers
v0x55f6bed1f8e0_0 .net *"_ivl_41", 0 0, L_0x55f6bedd6320;  1 drivers
v0x55f6bed1f9a0_0 .net *"_ivl_47", 0 0, L_0x55f6bedd6730;  1 drivers
v0x55f6bed1fa60_0 .net *"_ivl_5", 0 0, L_0x55f6bedcf100;  1 drivers
v0x55f6bed1fb40_0 .net *"_ivl_50", 0 0, L_0x55f6bedd68f0;  1 drivers
v0x55f6bed1fc00_0 .net *"_ivl_51", 0 0, L_0x55f6bedd69b0;  1 drivers
v0x55f6bed1fcc0_0 .net *"_ivl_7", 0 0, L_0x55f6bedd45a0;  1 drivers
v0x55f6bed1feb0_0 .net *"_ivl_9", 0 0, L_0x55f6bedd4660;  1 drivers
v0x55f6bed1ff90_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed20030_0 .net "curr_iterations", 8 0, v0x55f6bec1d200_0;  1 drivers
v0x55f6bed200f0_0 .net/s "distance", 24 0, L_0x55f6bedd5ff0;  1 drivers
v0x55f6bed201b0_0 .net "distributor_ready", 0 0, L_0x55f6bedd6460;  1 drivers
v0x55f6bed20250_0 .net "en_pixel_map", 0 0, v0x55f6becf03e0_0;  1 drivers
v0x55f6bed20340_0 .net "en_stage_1", 0 0, v0x55f6becf04b0_0;  1 drivers
v0x55f6bed203e0_0 .net "en_stage_2", 0 0, v0x55f6becf0570_0;  1 drivers
v0x55f6bed20480_0 .net "engine_ready", 0 0, L_0x55f6bedd6c80;  1 drivers
v0x55f6bed20540_0 .net "finished", 0 0, L_0x55f6bedd64d0;  1 drivers
v0x55f6bed205e0_0 .net "full_queue", 0 0, L_0x55f6bedd7310;  1 drivers
v0x55f6bed20680_0 .net "init", 0 0, v0x55f6becccfe0_0;  1 drivers
v0x55f6bed20720_0 .net "iterations", 8 0, L_0x55f6bedd6630;  1 drivers
v0x55f6bed207e0_0 .net "iterations_max", 8 0, L_0x55f6bedd6d80;  1 drivers
v0x55f6bed208c0_0 .var/s "max_distance", 24 0;
v0x55f6bed209a0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed20e60_0 .net/s "x", 24 0, v0x55f6be9a1350_0;  1 drivers
v0x55f6bed20f20_0 .net "x0_", 9 0, v0x55f6bebb9a10_3;  alias, 1 drivers
v0x55f6bed20fc0_0 .net/s "x_offset", 24 0, L_0x55f6bedd3420;  1 drivers
v0x55f6bed21090_0 .net "xpixel", 9 0, v0x55f6be9b7b80_0;  alias, 1 drivers
v0x55f6bed21160_0 .net/s "y", 24 0, v0x55f6be9b5200_0;  1 drivers
v0x55f6bed21230_0 .net "y0_", 9 0, v0x55f6bebbaed0_3;  alias, 1 drivers
v0x55f6bed21300_0 .net/s "y_offset", 24 0, L_0x55f6bedd7120;  1 drivers
v0x55f6bed213d0_0 .net "ypixel", 9 0, v0x55f6be9b7e10_0;  alias, 1 drivers
v0x55f6bed21490_0 .net/s "zi", 24 0, v0x55f6bebb2420_0;  1 drivers
v0x55f6bed21530_0 .net/s "zi2", 24 0, v0x55f6bebfa3f0_0;  1 drivers
v0x55f6bed21640_0 .net/s "zi2_next", 24 0, L_0x55f6bedd51f0;  1 drivers
v0x55f6bed21700_0 .net/s "zi_next", 24 0, L_0x55f6bedd5eb0;  1 drivers
v0x55f6bed21810_0 .net "zoom", 2 0, L_0x55f6bedd6eb0;  1 drivers
v0x55f6bed218f0_0 .net/s "zr", 24 0, v0x55f6bec1c470_0;  1 drivers
v0x55f6bed219b0_0 .net/s "zr2", 24 0, v0x55f6bec644d0_0;  1 drivers
v0x55f6bed21ac0_0 .net/s "zr2_next", 24 0, L_0x55f6bedd4d00;  1 drivers
v0x55f6bed21b80_0 .net/s "zr_next", 24 0, L_0x55f6bedd5b60;  1 drivers
v0x55f6bed21c90_0 .net/s "zrzi", 24 0, L_0x55f6bedd5930;  1 drivers
L_0x55f6bedd44b0 .concat [ 3 29 0 0], L_0x55f6bedd6eb0, L_0x7f6376192530;
L_0x55f6bedd47e0 .arith/sum 9, v0x55f6bec1d200_0, L_0x7f6376192578;
L_0x55f6bedd5ac0 .arith/sub 25, v0x55f6bec644d0_0, v0x55f6bebfa3f0_0;
L_0x55f6bedd5b60 .arith/sum 25, L_0x55f6bedd5ac0, v0x55f6be9a1350_0;
L_0x55f6bedd5cd0 .part L_0x55f6bedd5930, 0, 24;
L_0x55f6bedd5d70 .concat [ 1 24 0 0], L_0x7f6376192698, L_0x55f6bedd5cd0;
L_0x55f6bedd5eb0 .arith/sum 25, L_0x55f6bedd5d70, v0x55f6be9b5200_0;
L_0x55f6bedd5ff0 .arith/sum 25, v0x55f6bec644d0_0, v0x55f6bebfa3f0_0;
L_0x55f6bedd60e0 .cmp/gt.s 25, L_0x55f6bedd5ff0, v0x55f6bed208c0_0;
L_0x55f6bedd6180 .cmp/eq 9, v0x55f6bec1d200_0, L_0x55f6bedd6d80;
L_0x55f6bedd6280 .extend/s 32, L_0x55f6bedd5ff0;
L_0x55f6bedd6320 .cmp/gt.s 32, L_0x7f63761926e0, L_0x55f6bedd6280;
L_0x55f6bedd6730 .cmp/eq 10, v0x55f6bebb9a10_3, v0x55f6be9b7b80_0;
L_0x55f6bedd69b0 .cmp/eq 10, v0x55f6bebbaed0_3, v0x55f6be9b7e10_0;
S_0x55f6beb9baf0 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beba8b50 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beba8b90 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beba8bd0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6beba5f90_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd4990;  1 drivers
v0x55f6beba4350_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd4a30;  1 drivers
L_0x7f63761925c0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beba4430_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761925c0;  1 drivers
v0x55f6beb87a20_0 .net *"_ivl_9", 24 0, L_0x55f6bedd4c10;  1 drivers
v0x55f6beb87b00_0 .net/s "a", 24 0, v0x55f6bec1c470_0;  alias, 1 drivers
v0x55f6beb86b80_0 .net/s "b", 24 0, v0x55f6bec1c470_0;  alias, 1 drivers
v0x55f6beb86c40_0 .net/s "product", 49 0, L_0x55f6bedd4ad0;  1 drivers
v0x55f6beb744c0_0 .net/s "result", 24 0, L_0x55f6bedd4d00;  alias, 1 drivers
v0x55f6beb74580_0 .net "rst", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
L_0x55f6bedd4990 .extend/s 50, v0x55f6bec1c470_0;
L_0x55f6bedd4a30 .extend/s 50, v0x55f6bec1c470_0;
L_0x55f6bedd4ad0 .arith/mult 50, L_0x55f6bedd4990, L_0x55f6bedd4a30;
L_0x55f6bedd4c10 .part L_0x55f6bedd4ad0, 20, 25;
L_0x55f6bedd4d00 .functor MUXZ 25, L_0x55f6bedd4c10, L_0x7f63761925c0, v0x55f6becccfe0_0, C4<>;
S_0x55f6beb7a310 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beb78540 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beb78580 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beb785c0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6beb855b0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd4e80;  1 drivers
v0x55f6beb85690_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd4f20;  1 drivers
L_0x7f6376192608 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beb82970_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192608;  1 drivers
v0x55f6beb82a80_0 .net *"_ivl_9", 24 0, L_0x55f6bedd5100;  1 drivers
v0x55f6beb80e30_0 .net/s "a", 24 0, v0x55f6bebb2420_0;  alias, 1 drivers
v0x55f6beb6cb20_0 .net/s "b", 24 0, v0x55f6bebb2420_0;  alias, 1 drivers
v0x55f6beb6cbe0_0 .net/s "product", 49 0, L_0x55f6bedd4fc0;  1 drivers
v0x55f6beb63250_0 .net/s "result", 24 0, L_0x55f6bedd51f0;  alias, 1 drivers
v0x55f6beb63330_0 .net "rst", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
L_0x55f6bedd4e80 .extend/s 50, v0x55f6bebb2420_0;
L_0x55f6bedd4f20 .extend/s 50, v0x55f6bebb2420_0;
L_0x55f6bedd4fc0 .arith/mult 50, L_0x55f6bedd4e80, L_0x55f6bedd4f20;
L_0x55f6bedd5100 .part L_0x55f6bedd4fc0, 20, 25;
L_0x55f6bedd51f0 .functor MUXZ 25, L_0x55f6bedd5100, L_0x7f6376192608, v0x55f6becccfe0_0, C4<>;
S_0x55f6beb4fc30 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beb50780 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beb507c0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beb50800 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6beb62490_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd5370;  1 drivers
v0x55f6beb55a80_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd5520;  1 drivers
L_0x7f6376192650 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beb55b40_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192650;  1 drivers
v0x55f6beb53cb0_0 .net *"_ivl_9", 24 0, L_0x55f6bedd5810;  1 drivers
v0x55f6beb53d90_0 .net/s "a", 24 0, v0x55f6bec1c470_0;  alias, 1 drivers
v0x55f6beb60e00_0 .net/s "b", 24 0, v0x55f6bebb2420_0;  alias, 1 drivers
v0x55f6beb5e180_0 .net/s "product", 49 0, L_0x55f6bedd56d0;  1 drivers
v0x55f6beb5e260_0 .net/s "result", 24 0, L_0x55f6bedd5930;  alias, 1 drivers
v0x55f6beb5c620_0 .net "rst", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
L_0x55f6bedd5370 .extend/s 50, v0x55f6bec1c470_0;
L_0x55f6bedd5520 .extend/s 50, v0x55f6bebb2420_0;
L_0x55f6bedd56d0 .arith/mult 50, L_0x55f6bedd5370, L_0x55f6bedd5520;
L_0x55f6bedd5810 .part L_0x55f6bedd56d0, 20, 25;
L_0x55f6bedd5930 .functor MUXZ 25, L_0x55f6bedd5810, L_0x7f6376192650, v0x55f6becccfe0_0, C4<>;
S_0x55f6bebd0570 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6beb60f10 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6beb89ab0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb89b70_0 .net "en", 0 0, v0x55f6becf0570_0;  alias, 1 drivers
v0x55f6bec1d140_0 .net "in", 8 0, L_0x55f6bedd47e0;  1 drivers
v0x55f6bec1d200_0 .var "out", 8 0;
v0x55f6bec1d2e0_0 .net "rst", 0 0, L_0x55f6bedd46d0;  1 drivers
S_0x55f6bec406c0 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bec87160 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bec871a0 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bec871e0 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bec87220 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bec40ac0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec40b80_0 .net "distributor_ready", 0 0, L_0x55f6bedd6460;  alias, 1 drivers
v0x55f6becf03e0_0 .var "en_pixel_map", 0 0;
v0x55f6becf04b0_0 .var "en_stage_1", 0 0;
v0x55f6becf0570_0 .var "en_stage_2", 0 0;
v0x55f6beccce80_0 .net "finished", 0 0, L_0x55f6bedd64d0;  alias, 1 drivers
v0x55f6becccf20_0 .net "full_queue", 0 0, L_0x55f6bedd7310;  alias, 1 drivers
v0x55f6becccfe0_0 .var "init", 0 0;
v0x55f6beccd080_0 .var "next", 1 0;
v0x55f6beca9920_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6beca99c0_0 .var "state", 1 0;
E_0x55f6bebfaec0 .event anyedge, v0x55f6beca99c0_0, v0x55f6becccf20_0, v0x55f6beccce80_0;
S_0x55f6bec863c0 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bec86550 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6beb8ee20_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beb8eee0_0 .net "en", 0 0, v0x55f6becf04b0_0;  alias, 1 drivers
v0x55f6beb8efa0_0 .net "reset", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
v0x55f6beb8f040_0 .net "zi", 24 0, v0x55f6bebb2420_0;  alias, 1 drivers
v0x55f6be9a49e0_0 .net "zi_next", 24 0, L_0x55f6bedd5eb0;  alias, 1 drivers
v0x55f6be9a4a80_0 .net "zr", 24 0, v0x55f6bec1c470_0;  alias, 1 drivers
v0x55f6be9a4bb0_0 .net "zr_next", 24 0, L_0x55f6bedd5b60;  alias, 1 drivers
S_0x55f6bec62f50 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bec863c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec630e0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bec3fa10_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec3fab0_0 .net "en", 0 0, v0x55f6becf04b0_0;  alias, 1 drivers
v0x55f6bec1c3a0_0 .net "in", 24 0, L_0x55f6bedd5b60;  alias, 1 drivers
v0x55f6bec1c470_0 .var "out", 24 0;
v0x55f6bec1c510_0 .net "rst", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
S_0x55f6bebf8e40 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bec863c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bebf8fd0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bebd59c0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebd5a60_0 .net "en", 0 0, v0x55f6becf04b0_0;  alias, 1 drivers
v0x55f6bebb2380_0 .net "in", 24 0, L_0x55f6bedd5eb0;  alias, 1 drivers
v0x55f6bebb2420_0 .var "out", 24 0;
v0x55f6bebb24e0_0 .net "rst", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
S_0x55f6becce300 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6becce490 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bebd6ed0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebb37c0_0 .net "en", 0 0, v0x55f6becf0570_0;  alias, 1 drivers
v0x55f6bebb3880_0 .net "reset", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
v0x55f6bebb3920_0 .net "zi2", 24 0, v0x55f6bebfa3f0_0;  alias, 1 drivers
v0x55f6bebb39f0_0 .net "zi2_next", 24 0, L_0x55f6bedd51f0;  alias, 1 drivers
v0x55f6beb90260_0 .net "zr2", 24 0, v0x55f6bec644d0_0;  alias, 1 drivers
v0x55f6beb90300_0 .net "zr2_next", 24 0, L_0x55f6bedd4d00;  alias, 1 drivers
S_0x55f6bec87800 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6becce300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec87a00 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bec642a0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bec64340_0 .net "en", 0 0, v0x55f6becf0570_0;  alias, 1 drivers
v0x55f6bec64400_0 .net "in", 24 0, L_0x55f6bedd4d00;  alias, 1 drivers
v0x55f6bec644d0_0 .var "out", 24 0;
v0x55f6bec40d40_0 .net "rst", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
S_0x55f6bec1d7e0 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6becce300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bec1d9e0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bec40f60_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bebfa280_0 .net "en", 0 0, v0x55f6becf0570_0;  alias, 1 drivers
v0x55f6bebfa320_0 .net "in", 24 0, L_0x55f6bedd51f0;  alias, 1 drivers
v0x55f6bebfa3f0_0 .var "out", 24 0;
v0x55f6bebfa490_0 .net "rst", 0 0, v0x55f6becccfe0_0;  alias, 1 drivers
S_0x55f6be9d5500 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6beb9d870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6be9d56e0 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6be9d5720 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6be9d5760 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f6376192380 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6be9aa9a0_0 .net/2u *"_ivl_12", 14 0, L_0x7f6376192380;  1 drivers
v0x55f6be9aaaa0_0 .net *"_ivl_14", 24 0, L_0x55f6bedd36f0;  1 drivers
v0x55f6be9aab80_0 .net *"_ivl_18", 10 0, L_0x55f6bedd37e0;  1 drivers
L_0x7f63761923c8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6be9aac40_0 .net *"_ivl_20", 13 0, L_0x7f63761923c8;  1 drivers
L_0x7f6376192410 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6be92bd40_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376192410;  1 drivers
v0x55f6be92be70_0 .net *"_ivl_24", 24 0, L_0x55f6bedd3a60;  1 drivers
v0x55f6be92bf50_0 .net *"_ivl_28", 10 0, L_0x55f6bedd3b50;  1 drivers
L_0x7f63761922f0 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6be92c030_0 .net/2u *"_ivl_3", 24 0, L_0x7f63761922f0;  1 drivers
L_0x7f6376192458 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6be92c110_0 .net *"_ivl_30", 13 0, L_0x7f6376192458;  1 drivers
L_0x7f6376192338 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6be9bf480_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376192338;  1 drivers
v0x55f6be9bf560_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6be9bf600_0 .net "distributor_ready", 0 0, L_0x55f6bedd6460;  alias, 1 drivers
v0x55f6be9bf6a0_0 .net "en", 0 0, v0x55f6becf03e0_0;  alias, 1 drivers
v0x55f6be9bf740_0 .net "full_queue", 0 0, L_0x55f6bedd7310;  alias, 1 drivers
v0x55f6be9b5090_0 .net/s "i_gradient", 24 0, L_0x55f6bedfffa0;  1 drivers
v0x55f6be9b5160_0 .net/s "i_min", 24 0, L_0x55f6bedd35b0;  1 drivers
v0x55f6be9b5200_0 .var/s "imag_y", 24 0;
v0x55f6be9b53d0_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bedd38d0;  1 drivers
v0x55f6be9b54c0_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_3;  alias, 1 drivers
v0x55f6be9b7b80_0 .var "pixel_x_out", 9 0;
v0x55f6be9b7c60_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bedd3c40;  1 drivers
v0x55f6be9b7d50_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_3;  alias, 1 drivers
v0x55f6be9b7e10_0 .var "pixel_y_out", 9 0;
v0x55f6be9b7ef0_0 .net/s "r_gradient", 24 0, L_0x55f6bedffe90;  1 drivers
v0x55f6be9a1290_0 .net/s "r_min", 24 0, L_0x55f6bedd34c0;  1 drivers
v0x55f6be9a1350_0 .var/s "real_x", 24 0;
v0x55f6be9a1430_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f63761922a8 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6be9a14d0_0 .net/s "scale_factor", 24 0, L_0x7f63761922a8;  1 drivers
v0x55f6be9a1590_0 .net/s "x_offset", 24 0, L_0x55f6bedd3420;  alias, 1 drivers
v0x55f6be9a1670_0 .net/s "y_offset", 24 0, L_0x55f6bedd7120;  alias, 1 drivers
v0x55f6bed1ed30_0 .net "zoom", 31 0, L_0x55f6bedd44b0;  1 drivers
L_0x55f6bedd34c0 .arith/sum 25, L_0x55f6bedd3420, L_0x7f63761922f0;
L_0x55f6bedd35b0 .arith/sum 25, L_0x55f6bedd7120, L_0x7f6376192338;
L_0x55f6bedd36f0 .concat [ 10 15 0 0], v0x55f6bebb9a10_3, L_0x7f6376192380;
L_0x55f6bedd37e0 .part L_0x55f6bedd36f0, 0, 11;
L_0x55f6bedd38d0 .concat [ 14 11 0 0], L_0x7f63761923c8, L_0x55f6bedd37e0;
L_0x55f6bedd3a60 .concat [ 10 15 0 0], v0x55f6bebbaed0_3, L_0x7f6376192410;
L_0x55f6bedd3b50 .part L_0x55f6bedd3a60, 0, 11;
L_0x55f6bedd3c40 .concat [ 14 11 0 0], L_0x7f6376192458, L_0x55f6bedd3b50;
S_0x55f6be9dbab0 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6be9d5500;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6be9dbcb0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6be9dbcf0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6be9dbd30 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedffe90 .functor BUFT 25, L_0x55f6bedd4050, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6be992c70_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd3e20;  1 drivers
v0x55f6be992d70_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd3ec0;  1 drivers
v0x55f6be992e50_0 .net *"_ivl_9", 24 0, L_0x55f6bedd4050;  1 drivers
v0x55f6be992f40_0 .net/s "a", 24 0, L_0x7f63761922a8;  alias, 1 drivers
v0x55f6be993020_0 .net/s "b", 24 0, L_0x55f6bedd38d0;  alias, 1 drivers
v0x55f6be9a7d20_0 .net/s "product", 49 0, L_0x55f6bedd3f60;  1 drivers
v0x55f6be9a7de0_0 .net/s "result", 24 0, L_0x55f6bedffe90;  alias, 1 drivers
L_0x7f63761924a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6be9a7ec0_0 .net "rst", 0 0, L_0x7f63761924a0;  1 drivers
L_0x55f6bedd3e20 .extend/s 50, L_0x7f63761922a8;
L_0x55f6bedd3ec0 .extend/s 50, L_0x55f6bedd38d0;
L_0x55f6bedd3f60 .arith/mult 50, L_0x55f6bedd3e20, L_0x55f6bedd3ec0;
L_0x55f6bedd4050 .part L_0x55f6bedd3f60, 20, 25;
S_0x55f6be9a8000 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6be9d5500;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6be972e80 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6be972ec0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6be972f00 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bedfffa0 .functor BUFT 25, L_0x55f6bedd43c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6be973160_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd4140;  1 drivers
v0x55f6be973240_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd41e0;  1 drivers
v0x55f6be9e0310_0 .net *"_ivl_9", 24 0, L_0x55f6bedd43c0;  1 drivers
v0x55f6be9e0400_0 .net/s "a", 24 0, L_0x7f63761922a8;  alias, 1 drivers
v0x55f6be9e04f0_0 .net/s "b", 24 0, L_0x55f6bedd3c40;  alias, 1 drivers
v0x55f6be9e0600_0 .net/s "product", 49 0, L_0x55f6bedd4280;  1 drivers
v0x55f6be9e06e0_0 .net/s "result", 24 0, L_0x55f6bedfffa0;  alias, 1 drivers
L_0x7f63761924e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6be9aa880_0 .net "rst", 0 0, L_0x7f63761924e8;  1 drivers
L_0x55f6bedd4140 .extend/s 50, L_0x7f63761922a8;
L_0x55f6bedd41e0 .extend/s 50, L_0x55f6bedd3c40;
L_0x55f6bedd4280 .arith/mult 50, L_0x55f6bedd4140, L_0x55f6bedd41e0;
L_0x55f6bedd43c0 .part L_0x55f6bedd4280, 20, 25;
S_0x55f6bed21ef0 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bebaa0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6beb493f0 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6beb49430 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6beb49470 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6beb494b0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed22830_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed228f0_0 .net "colour_i", 23 0, L_0x55f6bedfe200;  alias, 1 drivers
v0x55f6bed229d0_0 .var "colour_o", 23 0;
v0x55f6bed22ac0 .array "colour_queue", 0 7, 23 0;
v0x55f6bed22b80_0 .var "empty_queue", 0 0;
v0x55f6bed22c90_0 .var "en", 0 0;
v0x55f6bed22d50_0 .net "fin_flag", 0 0, L_0x55f6bedd74e0;  1 drivers
v0x55f6bed22e10_0 .var "full_queue", 0 0;
v0x55f6bed22ed0_0 .var "match", 0 0;
v0x55f6bed22f90_0 .var "prev_xpixel", 9 0;
v0x55f6bed23070_0 .var "read_pointer", 2 0;
v0x55f6bed23150_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed231f0_0 .var "write_pointer", 2 0;
v0x55f6bed232d0_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed23420_0 .net "xpixel_i", 9 0, v0x55f6be9b7b80_0;  alias, 1 drivers
v0x55f6bed234e0 .array "xqueue", 0 7, 9 0;
v0x55f6bed236a0_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed23760_0 .net "ypixel_i", 9 0, v0x55f6be9b7e10_0;  alias, 1 drivers
v0x55f6bed23820 .array "yqueue", 0 7, 9 0;
v0x55f6bed234e0_0 .array/port v0x55f6bed234e0, 0;
E_0x55f6bec10e90/0 .event anyedge, v0x55f6bed23070_0, v0x55f6bed231f0_0, v0x55f6beb7ad90_0, v0x55f6bed234e0_0;
v0x55f6bed234e0_1 .array/port v0x55f6bed234e0, 1;
v0x55f6bed234e0_2 .array/port v0x55f6bed234e0, 2;
v0x55f6bed234e0_3 .array/port v0x55f6bed234e0, 3;
v0x55f6bed234e0_4 .array/port v0x55f6bed234e0, 4;
E_0x55f6bec10e90/1 .event anyedge, v0x55f6bed234e0_1, v0x55f6bed234e0_2, v0x55f6bed234e0_3, v0x55f6bed234e0_4;
v0x55f6bed234e0_5 .array/port v0x55f6bed234e0, 5;
v0x55f6bed234e0_6 .array/port v0x55f6bed234e0, 6;
v0x55f6bed234e0_7 .array/port v0x55f6bed234e0, 7;
E_0x55f6bec10e90/2 .event anyedge, v0x55f6bed234e0_5, v0x55f6bed234e0_6, v0x55f6bed234e0_7, v0x55f6beb74050_0;
v0x55f6bed23820_0 .array/port v0x55f6bed23820, 0;
v0x55f6bed23820_1 .array/port v0x55f6bed23820, 1;
v0x55f6bed23820_2 .array/port v0x55f6bed23820, 2;
v0x55f6bed23820_3 .array/port v0x55f6bed23820, 3;
E_0x55f6bec10e90/3 .event anyedge, v0x55f6bed23820_0, v0x55f6bed23820_1, v0x55f6bed23820_2, v0x55f6bed23820_3;
v0x55f6bed23820_4 .array/port v0x55f6bed23820, 4;
v0x55f6bed23820_5 .array/port v0x55f6bed23820, 5;
v0x55f6bed23820_6 .array/port v0x55f6bed23820, 6;
v0x55f6bed23820_7 .array/port v0x55f6bed23820, 7;
E_0x55f6bec10e90/4 .event anyedge, v0x55f6bed23820_4, v0x55f6bed23820_5, v0x55f6bed23820_6, v0x55f6bed23820_7;
E_0x55f6bec10e90 .event/or E_0x55f6bec10e90/0, E_0x55f6bec10e90/1, E_0x55f6bec10e90/2, E_0x55f6bec10e90/3, E_0x55f6bec10e90/4;
S_0x55f6bed22530 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed21ef0;
 .timescale -9 -12;
v0x55f6bed22730_0 .var/2s "i", 31 0;
S_0x55f6bed23d20 .scope generate, "genblk1[4]" "genblk1[4]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bed23f20 .param/l "i" 1 6 61, +C4<0100>;
L_0x7f6376192bf0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed34750_0 .net *"_ivl_11", 22 0, L_0x7f6376192bf0;  1 drivers
L_0x55f6beddb4d0 .concat [ 9 23 0 0], L_0x55f6bedda890, L_0x7f6376192bf0;
S_0x55f6bed24000 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed23d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bec47c50 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bec47c90 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bec47cd0 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bec47d10 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bec47d50 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bedd7780 .functor NOT 1, L_0x55f6beddb430, C4<0>, C4<0>, C4<0>;
L_0x55f6bedd8710 .functor AND 1, v0x55f6bed28310_0, L_0x55f6bedd7780, C4<1>, C4<1>;
L_0x55f6bedd87d0 .functor NOT 1, L_0x55f6bedda6c0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedd8840 .functor AND 1, L_0x55f6bedd8710, L_0x55f6bedd87d0, C4<1>, C4<1>;
L_0x55f6bedd8a50 .functor OR 1, L_0x55f6bedda340, L_0x55f6bedda3e0, C4<0>, C4<0>;
L_0x55f6bedda730 .functor OR 1, L_0x55f6bedd8a50, L_0x55f6bedda580, C4<0>, C4<0>;
L_0x55f6bedda890 .functor BUFZ 9, v0x55f6bed275a0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6beddab50 .functor AND 1, v0x55f6bed27f30_0, L_0x55f6bedda990, C4<1>, C4<1>;
L_0x55f6bedda6c0 .functor AND 1, L_0x55f6beddab50, L_0x55f6beddac10, C4<1>, C4<1>;
L_0x55f6beddaee0 .functor NOT 1, L_0x55f6beddb430, C4<0>, C4<0>, C4<0>;
L_0x7f6376192a40 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2fb60_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376192a40;  1 drivers
v0x55f6bed2fc60_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedd9d20;  1 drivers
v0x55f6bed2fd40_0 .net *"_ivl_21", 24 0, L_0x55f6bedd9fd0;  1 drivers
v0x55f6bed2fe00_0 .net *"_ivl_23", 23 0, L_0x55f6bedd9f30;  1 drivers
L_0x7f6376192b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2fee0_0 .net *"_ivl_25", 0 0, L_0x7f6376192b60;  1 drivers
L_0x7f63761929f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed30010_0 .net *"_ivl_3", 28 0, L_0x7f63761929f8;  1 drivers
v0x55f6bed300f0_0 .net *"_ivl_31", 0 0, L_0x55f6bedda340;  1 drivers
v0x55f6bed301b0_0 .net *"_ivl_33", 0 0, L_0x55f6bedda3e0;  1 drivers
v0x55f6bed30270_0 .net *"_ivl_36", 0 0, L_0x55f6bedd8a50;  1 drivers
v0x55f6bed30330_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedda4e0;  1 drivers
L_0x7f6376192ba8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed30410_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376192ba8;  1 drivers
v0x55f6bed304f0_0 .net *"_ivl_41", 0 0, L_0x55f6bedda580;  1 drivers
v0x55f6bed305b0_0 .net *"_ivl_47", 0 0, L_0x55f6bedda990;  1 drivers
v0x55f6bed30670_0 .net *"_ivl_5", 0 0, L_0x55f6bedd7780;  1 drivers
v0x55f6bed30750_0 .net *"_ivl_50", 0 0, L_0x55f6beddab50;  1 drivers
v0x55f6bed30810_0 .net *"_ivl_51", 0 0, L_0x55f6beddac10;  1 drivers
v0x55f6bed308d0_0 .net *"_ivl_7", 0 0, L_0x55f6bedd8710;  1 drivers
v0x55f6bed30ac0_0 .net *"_ivl_9", 0 0, L_0x55f6bedd87d0;  1 drivers
v0x55f6bed30ba0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed30c40_0 .net "curr_iterations", 8 0, v0x55f6bed275a0_0;  1 drivers
v0x55f6bed30d00_0 .net/s "distance", 24 0, L_0x55f6bedda250;  1 drivers
v0x55f6bed30dc0_0 .net "distributor_ready", 0 0, L_0x55f6bedda6c0;  1 drivers
v0x55f6bed30e60_0 .net "en_pixel_map", 0 0, v0x55f6bed27f30_0;  1 drivers
v0x55f6bed30f50_0 .net "en_stage_1", 0 0, v0x55f6bed28000_0;  1 drivers
v0x55f6bed30ff0_0 .net "en_stage_2", 0 0, v0x55f6bed280c0_0;  1 drivers
v0x55f6bed31090_0 .net "engine_ready", 0 0, L_0x55f6beddaee0;  1 drivers
v0x55f6bed31150_0 .net "finished", 0 0, L_0x55f6bedda730;  1 drivers
v0x55f6bed311f0_0 .net "full_queue", 0 0, L_0x55f6beddb430;  1 drivers
v0x55f6bed31290_0 .net "init", 0 0, v0x55f6bed28310_0;  1 drivers
v0x55f6bed31330_0 .net "iterations", 8 0, L_0x55f6bedda890;  1 drivers
v0x55f6bed313f0_0 .net "iterations_max", 8 0, L_0x55f6beddafe0;  1 drivers
v0x55f6bed314d0_0 .var/s "max_distance", 24 0;
v0x55f6bed315b0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed31860_0 .net/s "x", 24 0, v0x55f6bed2f440_0;  1 drivers
v0x55f6bed31920_0 .net "x0_", 9 0, v0x55f6bebb9a10_4;  alias, 1 drivers
v0x55f6bed319c0_0 .net/s "x_offset", 24 0, L_0x55f6beddb200;  1 drivers
v0x55f6bed31a90_0 .net "xpixel", 9 0, v0x55f6bed2ef20_0;  alias, 1 drivers
v0x55f6bed31b60_0 .net/s "y", 24 0, v0x55f6bed2eba0_0;  1 drivers
v0x55f6bed31c30_0 .net "y0_", 9 0, v0x55f6bebbaed0_4;  alias, 1 drivers
v0x55f6bed31d00_0 .net/s "y_offset", 24 0, L_0x55f6beddb2a0;  1 drivers
v0x55f6bed31dd0_0 .net "ypixel", 9 0, v0x55f6bed2f1b0_0;  alias, 1 drivers
v0x55f6bed31ea0_0 .net/s "zi", 24 0, v0x55f6bed299c0_0;  1 drivers
v0x55f6bed31f40_0 .net/s "zi2", 24 0, v0x55f6bed2b4d0_0;  1 drivers
v0x55f6bed32050_0 .net/s "zi2_next", 24 0, L_0x55f6bedd9450;  1 drivers
v0x55f6bed32110_0 .net/s "zi_next", 24 0, L_0x55f6bedda110;  1 drivers
v0x55f6bed32220_0 .net "zoom", 2 0, L_0x55f6beddb080;  1 drivers
v0x55f6bed32300_0 .net/s "zr", 24 0, v0x55f6bed29180_0;  1 drivers
v0x55f6bed323c0_0 .net/s "zr2", 24 0, v0x55f6bed2acc0_0;  1 drivers
v0x55f6bed324d0_0 .net/s "zr2_next", 24 0, L_0x55f6bedd8f30;  1 drivers
v0x55f6bed32590_0 .net/s "zr_next", 24 0, L_0x55f6bedd9dc0;  1 drivers
v0x55f6bed326a0_0 .net/s "zrzi", 24 0, L_0x55f6bedd9b90;  1 drivers
L_0x55f6bedd8620 .concat [ 3 29 0 0], L_0x55f6beddb080, L_0x7f63761929f8;
L_0x55f6bedd89b0 .arith/sum 9, v0x55f6bed275a0_0, L_0x7f6376192a40;
L_0x55f6bedd9d20 .arith/sub 25, v0x55f6bed2acc0_0, v0x55f6bed2b4d0_0;
L_0x55f6bedd9dc0 .arith/sum 25, L_0x55f6bedd9d20, v0x55f6bed2f440_0;
L_0x55f6bedd9f30 .part L_0x55f6bedd9b90, 0, 24;
L_0x55f6bedd9fd0 .concat [ 1 24 0 0], L_0x7f6376192b60, L_0x55f6bedd9f30;
L_0x55f6bedda110 .arith/sum 25, L_0x55f6bedd9fd0, v0x55f6bed2eba0_0;
L_0x55f6bedda250 .arith/sum 25, v0x55f6bed2acc0_0, v0x55f6bed2b4d0_0;
L_0x55f6bedda340 .cmp/gt.s 25, L_0x55f6bedda250, v0x55f6bed314d0_0;
L_0x55f6bedda3e0 .cmp/eq 9, v0x55f6bed275a0_0, L_0x55f6beddafe0;
L_0x55f6bedda4e0 .extend/s 32, L_0x55f6bedda250;
L_0x55f6bedda580 .cmp/gt.s 32, L_0x7f6376192ba8, L_0x55f6bedda4e0;
L_0x55f6bedda990 .cmp/eq 10, v0x55f6bebb9a10_4, v0x55f6bed2ef20_0;
L_0x55f6beddac10 .cmp/eq 10, v0x55f6bebbaed0_4, v0x55f6bed2f1b0_0;
S_0x55f6bed24630 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed24830 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed24870 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed248b0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed24ab0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd8b60;  1 drivers
v0x55f6bed24bb0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd8c00;  1 drivers
L_0x7f6376192a88 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed24c90_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192a88;  1 drivers
v0x55f6bed24d80_0 .net *"_ivl_9", 24 0, L_0x55f6bedd8e10;  1 drivers
v0x55f6bed24e60_0 .net/s "a", 24 0, v0x55f6bed29180_0;  alias, 1 drivers
v0x55f6bed24f90_0 .net/s "b", 24 0, v0x55f6bed29180_0;  alias, 1 drivers
v0x55f6bed25050_0 .net/s "product", 49 0, L_0x55f6bedd8ca0;  1 drivers
v0x55f6bed25110_0 .net/s "result", 24 0, L_0x55f6bedd8f30;  alias, 1 drivers
v0x55f6bed251f0_0 .net "rst", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
L_0x55f6bedd8b60 .extend/s 50, v0x55f6bed29180_0;
L_0x55f6bedd8c00 .extend/s 50, v0x55f6bed29180_0;
L_0x55f6bedd8ca0 .arith/mult 50, L_0x55f6bedd8b60, L_0x55f6bedd8c00;
L_0x55f6bedd8e10 .part L_0x55f6bedd8ca0, 20, 25;
L_0x55f6bedd8f30 .functor MUXZ 25, L_0x55f6bedd8e10, L_0x7f6376192a88, v0x55f6bed28310_0, C4<>;
S_0x55f6bed253f0 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed255a0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed255e0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed25620 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed25880_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd90b0;  1 drivers
v0x55f6bed25960_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd9150;  1 drivers
L_0x7f6376192ad0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed25a40_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192ad0;  1 drivers
v0x55f6bed25b30_0 .net *"_ivl_9", 24 0, L_0x55f6bedd9330;  1 drivers
v0x55f6bed25c10_0 .net/s "a", 24 0, v0x55f6bed299c0_0;  alias, 1 drivers
v0x55f6bed25d40_0 .net/s "b", 24 0, v0x55f6bed299c0_0;  alias, 1 drivers
v0x55f6bed25e00_0 .net/s "product", 49 0, L_0x55f6bedd91f0;  1 drivers
v0x55f6bed25ec0_0 .net/s "result", 24 0, L_0x55f6bedd9450;  alias, 1 drivers
v0x55f6bed25fa0_0 .net "rst", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
L_0x55f6bedd90b0 .extend/s 50, v0x55f6bed299c0_0;
L_0x55f6bedd9150 .extend/s 50, v0x55f6bed299c0_0;
L_0x55f6bedd91f0 .arith/mult 50, L_0x55f6bedd90b0, L_0x55f6bedd9150;
L_0x55f6bedd9330 .part L_0x55f6bedd91f0, 20, 25;
L_0x55f6bedd9450 .functor MUXZ 25, L_0x55f6bedd9330, L_0x7f6376192ad0, v0x55f6bed28310_0, C4<>;
S_0x55f6bed26190 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed26320 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed26360 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed263a0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed26630_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd95d0;  1 drivers
v0x55f6bed26710_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd9780;  1 drivers
L_0x7f6376192b18 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed267f0_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192b18;  1 drivers
v0x55f6bed268e0_0 .net *"_ivl_9", 24 0, L_0x55f6bedd9a70;  1 drivers
v0x55f6bed269c0_0 .net/s "a", 24 0, v0x55f6bed29180_0;  alias, 1 drivers
v0x55f6bed26b20_0 .net/s "b", 24 0, v0x55f6bed299c0_0;  alias, 1 drivers
v0x55f6bed26c30_0 .net/s "product", 49 0, L_0x55f6bedd9930;  1 drivers
v0x55f6bed26d10_0 .net/s "result", 24 0, L_0x55f6bedd9b90;  alias, 1 drivers
v0x55f6bed26df0_0 .net "rst", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
L_0x55f6bedd95d0 .extend/s 50, v0x55f6bed29180_0;
L_0x55f6bedd9780 .extend/s 50, v0x55f6bed299c0_0;
L_0x55f6bedd9930 .arith/mult 50, L_0x55f6bedd95d0, L_0x55f6bedd9780;
L_0x55f6bedd9a70 .part L_0x55f6bedd9930, 20, 25;
L_0x55f6bedd9b90 .functor MUXZ 25, L_0x55f6bedd9a70, L_0x7f6376192b18, v0x55f6bed28310_0, C4<>;
S_0x55f6bed26fa0 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed27180 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed27360_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed27420_0 .net "en", 0 0, v0x55f6bed280c0_0;  alias, 1 drivers
v0x55f6bed274e0_0 .net "in", 8 0, L_0x55f6bedd89b0;  1 drivers
v0x55f6bed275a0_0 .var "out", 8 0;
v0x55f6bed27680_0 .net "rst", 0 0, L_0x55f6bedd8840;  1 drivers
S_0x55f6bed27830 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed27a60 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed27aa0 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed27ae0 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed27b20 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed27db0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed27e70_0 .net "distributor_ready", 0 0, L_0x55f6bedda6c0;  alias, 1 drivers
v0x55f6bed27f30_0 .var "en_pixel_map", 0 0;
v0x55f6bed28000_0 .var "en_stage_1", 0 0;
v0x55f6bed280c0_0 .var "en_stage_2", 0 0;
v0x55f6bed281b0_0 .net "finished", 0 0, L_0x55f6bedda730;  alias, 1 drivers
v0x55f6bed28250_0 .net "full_queue", 0 0, L_0x55f6beddb430;  alias, 1 drivers
v0x55f6bed28310_0 .var "init", 0 0;
v0x55f6bed283b0_0 .var "next", 1 0;
v0x55f6bed28490_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed28530_0 .var "state", 1 0;
E_0x55f6bed27d30 .event anyedge, v0x55f6bed28530_0, v0x55f6bed28250_0, v0x55f6bed281b0_0;
S_0x55f6bed28730 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed288c0 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed29c10_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed29cd0_0 .net "en", 0 0, v0x55f6bed28000_0;  alias, 1 drivers
v0x55f6bed29d90_0 .net "reset", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
v0x55f6bed29e30_0 .net "zi", 24 0, v0x55f6bed299c0_0;  alias, 1 drivers
v0x55f6bed29ed0_0 .net "zi_next", 24 0, L_0x55f6bedda110;  alias, 1 drivers
v0x55f6bed29f70_0 .net "zr", 24 0, v0x55f6bed29180_0;  alias, 1 drivers
v0x55f6bed2a0a0_0 .net "zr_next", 24 0, L_0x55f6bedd9dc0;  alias, 1 drivers
S_0x55f6bed28b50 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed28730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed28d50 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed28f00_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed28fc0_0 .net "en", 0 0, v0x55f6bed28000_0;  alias, 1 drivers
v0x55f6bed290b0_0 .net "in", 24 0, L_0x55f6bedd9dc0;  alias, 1 drivers
v0x55f6bed29180_0 .var "out", 24 0;
v0x55f6bed29220_0 .net "rst", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
S_0x55f6bed293b0 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed28730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed29560 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed29770_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed29810_0 .net "en", 0 0, v0x55f6bed28000_0;  alias, 1 drivers
v0x55f6bed29920_0 .net "in", 24 0, L_0x55f6bedda110;  alias, 1 drivers
v0x55f6bed299c0_0 .var "out", 24 0;
v0x55f6bed29a80_0 .net "rst", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
S_0x55f6bed2a290 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed2a420 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bed2b810_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed2b8d0_0 .net "en", 0 0, v0x55f6bed280c0_0;  alias, 1 drivers
v0x55f6bed2b990_0 .net "reset", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
v0x55f6bed2ba30_0 .net "zi2", 24 0, v0x55f6bed2b4d0_0;  alias, 1 drivers
v0x55f6bed2bb00_0 .net "zi2_next", 24 0, L_0x55f6bedd9450;  alias, 1 drivers
v0x55f6bed2bbf0_0 .net "zr2", 24 0, v0x55f6bed2acc0_0;  alias, 1 drivers
v0x55f6bed2bc90_0 .net "zr2_next", 24 0, L_0x55f6bedd8f30;  alias, 1 drivers
S_0x55f6bed2a670 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed2a290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed2a870 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed2aa20_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed2aae0_0 .net "en", 0 0, v0x55f6bed280c0_0;  alias, 1 drivers
v0x55f6bed2abf0_0 .net "in", 24 0, L_0x55f6bedd8f30;  alias, 1 drivers
v0x55f6bed2acc0_0 .var "out", 24 0;
v0x55f6bed2ad60_0 .net "rst", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
S_0x55f6bed2aef0 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed2a290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed2b0f0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed2b270_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed2b310_0 .net "en", 0 0, v0x55f6bed280c0_0;  alias, 1 drivers
v0x55f6bed2b3d0_0 .net "in", 24 0, L_0x55f6bedd9450;  alias, 1 drivers
v0x55f6bed2b4d0_0 .var "out", 24 0;
v0x55f6bed2b570_0 .net "rst", 0 0, v0x55f6bed28310_0;  alias, 1 drivers
S_0x55f6bed2bea0 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed24000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bed2c080 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bed2c0c0 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bed2c100 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f6376192848 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2ddb0_0 .net/2u *"_ivl_12", 14 0, L_0x7f6376192848;  1 drivers
v0x55f6bed2deb0_0 .net *"_ivl_14", 24 0, L_0x55f6bedd7890;  1 drivers
v0x55f6bed2df90_0 .net *"_ivl_18", 10 0, L_0x55f6bedd7930;  1 drivers
L_0x7f6376192890 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2e050_0 .net *"_ivl_20", 13 0, L_0x7f6376192890;  1 drivers
L_0x7f63761928d8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2e130_0 .net/2u *"_ivl_22", 14 0, L_0x7f63761928d8;  1 drivers
v0x55f6bed2e260_0 .net *"_ivl_24", 24 0, L_0x55f6bedd7b10;  1 drivers
v0x55f6bed2e340_0 .net *"_ivl_28", 10 0, L_0x55f6bedd7c00;  1 drivers
L_0x7f63761927b8 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2e420_0 .net/2u *"_ivl_3", 24 0, L_0x7f63761927b8;  1 drivers
L_0x7f6376192920 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2e500_0 .net *"_ivl_30", 13 0, L_0x7f6376192920;  1 drivers
L_0x7f6376192800 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2e670_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376192800;  1 drivers
v0x55f6bed2e750_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed2e7f0_0 .net "distributor_ready", 0 0, L_0x55f6bedda6c0;  alias, 1 drivers
v0x55f6bed2e890_0 .net "en", 0 0, v0x55f6bed27f30_0;  alias, 1 drivers
v0x55f6bed2e960_0 .net "full_queue", 0 0, L_0x55f6beddb430;  alias, 1 drivers
v0x55f6bed2ea30_0 .net/s "i_gradient", 24 0, L_0x55f6bee001c0;  1 drivers
v0x55f6bed2eb00_0 .net/s "i_min", 24 0, L_0x55f6bedd77f0;  1 drivers
v0x55f6bed2eba0_0 .var/s "imag_y", 24 0;
v0x55f6bed2ed70_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bedd79d0;  1 drivers
v0x55f6bed2ee60_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_4;  alias, 1 drivers
v0x55f6bed2ef20_0 .var "pixel_x_out", 9 0;
v0x55f6bed2f000_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bedd7cf0;  1 drivers
v0x55f6bed2f0f0_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_4;  alias, 1 drivers
v0x55f6bed2f1b0_0 .var "pixel_y_out", 9 0;
v0x55f6bed2f290_0 .net/s "r_gradient", 24 0, L_0x55f6bee000b0;  1 drivers
v0x55f6bed2f380_0 .net/s "r_min", 24 0, L_0x55f6bedd76e0;  1 drivers
v0x55f6bed2f440_0 .var/s "real_x", 24 0;
v0x55f6bed2f520_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376192770 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2f5c0_0 .net/s "scale_factor", 24 0, L_0x7f6376192770;  1 drivers
v0x55f6bed2f680_0 .net/s "x_offset", 24 0, L_0x55f6beddb200;  alias, 1 drivers
v0x55f6bed2f760_0 .net/s "y_offset", 24 0, L_0x55f6beddb2a0;  alias, 1 drivers
v0x55f6bed2f840_0 .net "zoom", 31 0, L_0x55f6bedd8620;  1 drivers
L_0x55f6bedd76e0 .arith/sum 25, L_0x55f6beddb200, L_0x7f63761927b8;
L_0x55f6bedd77f0 .arith/sum 25, L_0x55f6beddb2a0, L_0x7f6376192800;
L_0x55f6bedd7890 .concat [ 10 15 0 0], v0x55f6bebb9a10_4, L_0x7f6376192848;
L_0x55f6bedd7930 .part L_0x55f6bedd7890, 0, 11;
L_0x55f6bedd79d0 .concat [ 14 11 0 0], L_0x7f6376192890, L_0x55f6bedd7930;
L_0x55f6bedd7b10 .concat [ 10 15 0 0], v0x55f6bebbaed0_4, L_0x7f63761928d8;
L_0x55f6bedd7c00 .part L_0x55f6bedd7b10, 0, 11;
L_0x55f6bedd7cf0 .concat [ 14 11 0 0], L_0x7f6376192920, L_0x55f6bedd7c00;
S_0x55f6bed2c4c0 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bed2bea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed2c6c0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed2c700 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed2c740 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee000b0 .functor BUFT 25, L_0x55f6bedd8190, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed2c940_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd7ed0;  1 drivers
v0x55f6bed2ca40_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd8000;  1 drivers
v0x55f6bed2cb20_0 .net *"_ivl_9", 24 0, L_0x55f6bedd8190;  1 drivers
v0x55f6bed2cc10_0 .net/s "a", 24 0, L_0x7f6376192770;  alias, 1 drivers
v0x55f6bed2ccf0_0 .net/s "b", 24 0, L_0x55f6bedd79d0;  alias, 1 drivers
v0x55f6bed2ce20_0 .net/s "product", 49 0, L_0x55f6bedd80a0;  1 drivers
v0x55f6bed2cf00_0 .net/s "result", 24 0, L_0x55f6bee000b0;  alias, 1 drivers
L_0x7f6376192968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2cfe0_0 .net "rst", 0 0, L_0x7f6376192968;  1 drivers
L_0x55f6bedd7ed0 .extend/s 50, L_0x7f6376192770;
L_0x55f6bedd8000 .extend/s 50, L_0x55f6bedd79d0;
L_0x55f6bedd80a0 .arith/mult 50, L_0x55f6bedd7ed0, L_0x55f6bedd8000;
L_0x55f6bedd8190 .part L_0x55f6bedd80a0, 20, 25;
S_0x55f6bed2d120 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bed2bea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed2d320 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed2d360 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed2d3a0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee001c0 .functor BUFT 25, L_0x55f6bedd8500, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed2d600_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedd8280;  1 drivers
v0x55f6bed2d6e0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedd8320;  1 drivers
v0x55f6bed2d7c0_0 .net *"_ivl_9", 24 0, L_0x55f6bedd8500;  1 drivers
v0x55f6bed2d8b0_0 .net/s "a", 24 0, L_0x7f6376192770;  alias, 1 drivers
v0x55f6bed2d9a0_0 .net/s "b", 24 0, L_0x55f6bedd7cf0;  alias, 1 drivers
v0x55f6bed2dab0_0 .net/s "product", 49 0, L_0x55f6bedd83c0;  1 drivers
v0x55f6bed2db90_0 .net/s "result", 24 0, L_0x55f6bee001c0;  alias, 1 drivers
L_0x7f63761929b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed2dc70_0 .net "rst", 0 0, L_0x7f63761929b0;  1 drivers
L_0x55f6bedd8280 .extend/s 50, L_0x7f6376192770;
L_0x55f6bedd8320 .extend/s 50, L_0x55f6bedd7cf0;
L_0x55f6bedd83c0 .arith/mult 50, L_0x55f6bedd8280, L_0x55f6bedd8320;
L_0x55f6bedd8500 .part L_0x55f6bedd83c0, 20, 25;
S_0x55f6bed32900 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed23d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bed30970 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bed309b0 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bed309f0 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bed30a30 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed33240_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed33300_0 .net "colour_i", 23 0, L_0x55f6bedfdfd0;  alias, 1 drivers
v0x55f6bed333e0_0 .var "colour_o", 23 0;
v0x55f6bed334d0 .array "colour_queue", 0 7, 23 0;
v0x55f6bed33590_0 .var "empty_queue", 0 0;
v0x55f6bed336a0_0 .var "en", 0 0;
v0x55f6bed33760_0 .net "fin_flag", 0 0, L_0x55f6beddb570;  1 drivers
v0x55f6bed33820_0 .var "full_queue", 0 0;
v0x55f6bed338e0_0 .var "match", 0 0;
v0x55f6bed339a0_0 .var "prev_xpixel", 9 0;
v0x55f6bed33a80_0 .var "read_pointer", 2 0;
v0x55f6bed33b60_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed33c00_0 .var "write_pointer", 2 0;
v0x55f6bed33ce0_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed33da0_0 .net "xpixel_i", 9 0, v0x55f6bed2ef20_0;  alias, 1 drivers
v0x55f6bed33e60 .array "xqueue", 0 7, 9 0;
v0x55f6bed34070_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed34240_0 .net "ypixel_i", 9 0, v0x55f6bed2f1b0_0;  alias, 1 drivers
v0x55f6bed34350 .array "yqueue", 0 7, 9 0;
v0x55f6bed33e60_0 .array/port v0x55f6bed33e60, 0;
E_0x55f6bed28a20/0 .event anyedge, v0x55f6bed33a80_0, v0x55f6bed33c00_0, v0x55f6beb7ad90_0, v0x55f6bed33e60_0;
v0x55f6bed33e60_1 .array/port v0x55f6bed33e60, 1;
v0x55f6bed33e60_2 .array/port v0x55f6bed33e60, 2;
v0x55f6bed33e60_3 .array/port v0x55f6bed33e60, 3;
v0x55f6bed33e60_4 .array/port v0x55f6bed33e60, 4;
E_0x55f6bed28a20/1 .event anyedge, v0x55f6bed33e60_1, v0x55f6bed33e60_2, v0x55f6bed33e60_3, v0x55f6bed33e60_4;
v0x55f6bed33e60_5 .array/port v0x55f6bed33e60, 5;
v0x55f6bed33e60_6 .array/port v0x55f6bed33e60, 6;
v0x55f6bed33e60_7 .array/port v0x55f6bed33e60, 7;
E_0x55f6bed28a20/2 .event anyedge, v0x55f6bed33e60_5, v0x55f6bed33e60_6, v0x55f6bed33e60_7, v0x55f6beb74050_0;
v0x55f6bed34350_0 .array/port v0x55f6bed34350, 0;
v0x55f6bed34350_1 .array/port v0x55f6bed34350, 1;
v0x55f6bed34350_2 .array/port v0x55f6bed34350, 2;
v0x55f6bed34350_3 .array/port v0x55f6bed34350, 3;
E_0x55f6bed28a20/3 .event anyedge, v0x55f6bed34350_0, v0x55f6bed34350_1, v0x55f6bed34350_2, v0x55f6bed34350_3;
v0x55f6bed34350_4 .array/port v0x55f6bed34350, 4;
v0x55f6bed34350_5 .array/port v0x55f6bed34350, 5;
v0x55f6bed34350_6 .array/port v0x55f6bed34350, 6;
v0x55f6bed34350_7 .array/port v0x55f6bed34350, 7;
E_0x55f6bed28a20/4 .event anyedge, v0x55f6bed34350_4, v0x55f6bed34350_5, v0x55f6bed34350_6, v0x55f6bed34350_7;
E_0x55f6bed28a20 .event/or E_0x55f6bed28a20/0, E_0x55f6bed28a20/1, E_0x55f6bed28a20/2, E_0x55f6bed28a20/3, E_0x55f6bed28a20/4;
S_0x55f6bed32f40 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed32900;
 .timescale -9 -12;
v0x55f6bed33140_0 .var/2s "i", 31 0;
S_0x55f6bed34850 .scope generate, "genblk1[5]" "genblk1[5]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bec08840 .param/l "i" 1 6 61, +C4<0101>;
L_0x7f63761930b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed45a40_0 .net *"_ivl_11", 22 0, L_0x7f63761930b8;  1 drivers
L_0x55f6beddf770 .concat [ 9 23 0 0], L_0x55f6beddead0, L_0x7f63761930b8;
S_0x55f6bed34ae0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed34850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bec47990 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bec479d0 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bec47a10 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bec47a50 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bec47a90 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6beddb7b0 .functor NOT 1, L_0x55f6beddf6d0, C4<0>, C4<0>, C4<0>;
L_0x55f6beddc950 .functor AND 1, v0x55f6bed38df0_0, L_0x55f6beddb7b0, C4<1>, C4<1>;
L_0x55f6beddca10 .functor NOT 1, L_0x55f6bedde900, C4<0>, C4<0>, C4<0>;
L_0x55f6beddca80 .functor AND 1, L_0x55f6beddc950, L_0x55f6beddca10, C4<1>, C4<1>;
L_0x55f6beddcc90 .functor OR 1, L_0x55f6bedde580, L_0x55f6bedde620, C4<0>, C4<0>;
L_0x55f6bedde970 .functor OR 1, L_0x55f6beddcc90, L_0x55f6bedde7c0, C4<0>, C4<0>;
L_0x55f6beddead0 .functor BUFZ 9, v0x55f6bed38080_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedded90 .functor AND 1, v0x55f6bed38a10_0, L_0x55f6beddebd0, C4<1>, C4<1>;
L_0x55f6bedde900 .functor AND 1, L_0x55f6bedded90, L_0x55f6beddee50, C4<1>, C4<1>;
L_0x55f6beddf120 .functor NOT 1, L_0x55f6beddf6d0, C4<0>, C4<0>, C4<0>;
L_0x7f6376192f08 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed40e50_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376192f08;  1 drivers
v0x55f6bed40f50_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedddf60;  1 drivers
v0x55f6bed41030_0 .net *"_ivl_21", 24 0, L_0x55f6bedde210;  1 drivers
v0x55f6bed410f0_0 .net *"_ivl_23", 23 0, L_0x55f6bedde170;  1 drivers
L_0x7f6376193028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed411d0_0 .net *"_ivl_25", 0 0, L_0x7f6376193028;  1 drivers
L_0x7f6376192ec0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed41300_0 .net *"_ivl_3", 28 0, L_0x7f6376192ec0;  1 drivers
v0x55f6bed413e0_0 .net *"_ivl_31", 0 0, L_0x55f6bedde580;  1 drivers
v0x55f6bed414a0_0 .net *"_ivl_33", 0 0, L_0x55f6bedde620;  1 drivers
v0x55f6bed41560_0 .net *"_ivl_36", 0 0, L_0x55f6beddcc90;  1 drivers
v0x55f6bed41620_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedde720;  1 drivers
L_0x7f6376193070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed41700_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376193070;  1 drivers
v0x55f6bed417e0_0 .net *"_ivl_41", 0 0, L_0x55f6bedde7c0;  1 drivers
v0x55f6bed418a0_0 .net *"_ivl_47", 0 0, L_0x55f6beddebd0;  1 drivers
v0x55f6bed41960_0 .net *"_ivl_5", 0 0, L_0x55f6beddb7b0;  1 drivers
v0x55f6bed41a40_0 .net *"_ivl_50", 0 0, L_0x55f6bedded90;  1 drivers
v0x55f6bed41b00_0 .net *"_ivl_51", 0 0, L_0x55f6beddee50;  1 drivers
v0x55f6bed41bc0_0 .net *"_ivl_7", 0 0, L_0x55f6beddc950;  1 drivers
v0x55f6bed41db0_0 .net *"_ivl_9", 0 0, L_0x55f6beddca10;  1 drivers
v0x55f6bed41e90_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed41f30_0 .net "curr_iterations", 8 0, v0x55f6bed38080_0;  1 drivers
v0x55f6bed41ff0_0 .net/s "distance", 24 0, L_0x55f6bedde490;  1 drivers
v0x55f6bed420b0_0 .net "distributor_ready", 0 0, L_0x55f6bedde900;  1 drivers
v0x55f6bed42150_0 .net "en_pixel_map", 0 0, v0x55f6bed38a10_0;  1 drivers
v0x55f6bed42240_0 .net "en_stage_1", 0 0, v0x55f6bed38ae0_0;  1 drivers
v0x55f6bed422e0_0 .net "en_stage_2", 0 0, v0x55f6bed38ba0_0;  1 drivers
v0x55f6bed42380_0 .net "engine_ready", 0 0, L_0x55f6beddf120;  1 drivers
v0x55f6bed42440_0 .net "finished", 0 0, L_0x55f6bedde970;  1 drivers
v0x55f6bed424e0_0 .net "full_queue", 0 0, L_0x55f6beddf6d0;  1 drivers
v0x55f6bed42580_0 .net "init", 0 0, v0x55f6bed38df0_0;  1 drivers
v0x55f6bed42620_0 .net "iterations", 8 0, L_0x55f6beddead0;  1 drivers
v0x55f6bed426e0_0 .net "iterations_max", 8 0, L_0x55f6beddf220;  1 drivers
v0x55f6bed427c0_0 .var/s "max_distance", 24 0;
v0x55f6bed428a0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed42b50_0 .net/s "x", 24 0, v0x55f6bed40730_0;  1 drivers
v0x55f6bed42c10_0 .net "x0_", 9 0, v0x55f6bebb9a10_5;  alias, 1 drivers
v0x55f6bed42cb0_0 .net/s "x_offset", 24 0, L_0x55f6beddf470;  1 drivers
v0x55f6bed42d80_0 .net "xpixel", 9 0, v0x55f6bed40210_0;  alias, 1 drivers
v0x55f6bed42e50_0 .net/s "y", 24 0, v0x55f6bed3fe90_0;  1 drivers
v0x55f6bed42f20_0 .net "y0_", 9 0, v0x55f6bebbaed0_5;  alias, 1 drivers
v0x55f6bed42ff0_0 .net/s "y_offset", 24 0, L_0x55f6beddf510;  1 drivers
v0x55f6bed430c0_0 .net "ypixel", 9 0, v0x55f6bed404a0_0;  alias, 1 drivers
v0x55f6bed43190_0 .net/s "zi", 24 0, v0x55f6bed3a4a0_0;  1 drivers
v0x55f6bed43230_0 .net/s "zi2", 24 0, v0x55f6bed3c7c0_0;  1 drivers
v0x55f6bed43340_0 .net/s "zi2_next", 24 0, L_0x55f6beddd690;  1 drivers
v0x55f6bed43400_0 .net/s "zi_next", 24 0, L_0x55f6bedde350;  1 drivers
v0x55f6bed43510_0 .net "zoom", 2 0, L_0x55f6beddf2c0;  1 drivers
v0x55f6bed435f0_0 .net/s "zr", 24 0, v0x55f6bed39c60_0;  1 drivers
v0x55f6bed436b0_0 .net/s "zr2", 24 0, v0x55f6bed3b7a0_0;  1 drivers
v0x55f6bed437c0_0 .net/s "zr2_next", 24 0, L_0x55f6beddd170;  1 drivers
v0x55f6bed43880_0 .net/s "zr_next", 24 0, L_0x55f6bedde000;  1 drivers
v0x55f6bed43990_0 .net/s "zrzi", 24 0, L_0x55f6beddddd0;  1 drivers
L_0x55f6beddc860 .concat [ 3 29 0 0], L_0x55f6beddf2c0, L_0x7f6376192ec0;
L_0x55f6beddcbf0 .arith/sum 9, v0x55f6bed38080_0, L_0x7f6376192f08;
L_0x55f6bedddf60 .arith/sub 25, v0x55f6bed3b7a0_0, v0x55f6bed3c7c0_0;
L_0x55f6bedde000 .arith/sum 25, L_0x55f6bedddf60, v0x55f6bed40730_0;
L_0x55f6bedde170 .part L_0x55f6beddddd0, 0, 24;
L_0x55f6bedde210 .concat [ 1 24 0 0], L_0x7f6376193028, L_0x55f6bedde170;
L_0x55f6bedde350 .arith/sum 25, L_0x55f6bedde210, v0x55f6bed3fe90_0;
L_0x55f6bedde490 .arith/sum 25, v0x55f6bed3b7a0_0, v0x55f6bed3c7c0_0;
L_0x55f6bedde580 .cmp/gt.s 25, L_0x55f6bedde490, v0x55f6bed427c0_0;
L_0x55f6bedde620 .cmp/eq 9, v0x55f6bed38080_0, L_0x55f6beddf220;
L_0x55f6bedde720 .extend/s 32, L_0x55f6bedde490;
L_0x55f6bedde7c0 .cmp/gt.s 32, L_0x7f6376193070, L_0x55f6bedde720;
L_0x55f6beddebd0 .cmp/eq 10, v0x55f6bebb9a10_5, v0x55f6bed40210_0;
L_0x55f6beddee50 .cmp/eq 10, v0x55f6bebbaed0_5, v0x55f6bed404a0_0;
S_0x55f6bed35110 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed35310 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed35350 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed35390 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed35590_0 .net/s *"_ivl_0", 49 0, L_0x55f6beddcda0;  1 drivers
v0x55f6bed35690_0 .net/s *"_ivl_2", 49 0, L_0x55f6beddce40;  1 drivers
L_0x7f6376192f50 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed35770_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192f50;  1 drivers
v0x55f6bed35860_0 .net *"_ivl_9", 24 0, L_0x55f6beddd050;  1 drivers
v0x55f6bed35940_0 .net/s "a", 24 0, v0x55f6bed39c60_0;  alias, 1 drivers
v0x55f6bed35a70_0 .net/s "b", 24 0, v0x55f6bed39c60_0;  alias, 1 drivers
v0x55f6bed35b30_0 .net/s "product", 49 0, L_0x55f6beddcee0;  1 drivers
v0x55f6bed35bf0_0 .net/s "result", 24 0, L_0x55f6beddd170;  alias, 1 drivers
v0x55f6bed35cd0_0 .net "rst", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
L_0x55f6beddcda0 .extend/s 50, v0x55f6bed39c60_0;
L_0x55f6beddce40 .extend/s 50, v0x55f6bed39c60_0;
L_0x55f6beddcee0 .arith/mult 50, L_0x55f6beddcda0, L_0x55f6beddce40;
L_0x55f6beddd050 .part L_0x55f6beddcee0, 20, 25;
L_0x55f6beddd170 .functor MUXZ 25, L_0x55f6beddd050, L_0x7f6376192f50, v0x55f6bed38df0_0, C4<>;
S_0x55f6bed35ed0 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed36080 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed360c0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed36100 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed36360_0 .net/s *"_ivl_0", 49 0, L_0x55f6beddd2f0;  1 drivers
v0x55f6bed36440_0 .net/s *"_ivl_2", 49 0, L_0x55f6beddd390;  1 drivers
L_0x7f6376192f98 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed36520_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192f98;  1 drivers
v0x55f6bed36610_0 .net *"_ivl_9", 24 0, L_0x55f6beddd570;  1 drivers
v0x55f6bed366f0_0 .net/s "a", 24 0, v0x55f6bed3a4a0_0;  alias, 1 drivers
v0x55f6bed36820_0 .net/s "b", 24 0, v0x55f6bed3a4a0_0;  alias, 1 drivers
v0x55f6bed368e0_0 .net/s "product", 49 0, L_0x55f6beddd430;  1 drivers
v0x55f6bed369a0_0 .net/s "result", 24 0, L_0x55f6beddd690;  alias, 1 drivers
v0x55f6bed36a80_0 .net "rst", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
L_0x55f6beddd2f0 .extend/s 50, v0x55f6bed3a4a0_0;
L_0x55f6beddd390 .extend/s 50, v0x55f6bed3a4a0_0;
L_0x55f6beddd430 .arith/mult 50, L_0x55f6beddd2f0, L_0x55f6beddd390;
L_0x55f6beddd570 .part L_0x55f6beddd430, 20, 25;
L_0x55f6beddd690 .functor MUXZ 25, L_0x55f6beddd570, L_0x7f6376192f98, v0x55f6bed38df0_0, C4<>;
S_0x55f6bed36c70 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed36e00 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed36e40 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed36e80 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed37110_0 .net/s *"_ivl_0", 49 0, L_0x55f6beddd810;  1 drivers
v0x55f6bed371f0_0 .net/s *"_ivl_2", 49 0, L_0x55f6beddd9c0;  1 drivers
L_0x7f6376192fe0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed372d0_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376192fe0;  1 drivers
v0x55f6bed373c0_0 .net *"_ivl_9", 24 0, L_0x55f6bedddcb0;  1 drivers
v0x55f6bed374a0_0 .net/s "a", 24 0, v0x55f6bed39c60_0;  alias, 1 drivers
v0x55f6bed37600_0 .net/s "b", 24 0, v0x55f6bed3a4a0_0;  alias, 1 drivers
v0x55f6bed37710_0 .net/s "product", 49 0, L_0x55f6bedddb70;  1 drivers
v0x55f6bed377f0_0 .net/s "result", 24 0, L_0x55f6beddddd0;  alias, 1 drivers
v0x55f6bed378d0_0 .net "rst", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
L_0x55f6beddd810 .extend/s 50, v0x55f6bed39c60_0;
L_0x55f6beddd9c0 .extend/s 50, v0x55f6bed3a4a0_0;
L_0x55f6bedddb70 .arith/mult 50, L_0x55f6beddd810, L_0x55f6beddd9c0;
L_0x55f6bedddcb0 .part L_0x55f6bedddb70, 20, 25;
L_0x55f6beddddd0 .functor MUXZ 25, L_0x55f6bedddcb0, L_0x7f6376192fe0, v0x55f6bed38df0_0, C4<>;
S_0x55f6bed37a80 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed37c60 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed37e40_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed37f00_0 .net "en", 0 0, v0x55f6bed38ba0_0;  alias, 1 drivers
v0x55f6bed37fc0_0 .net "in", 8 0, L_0x55f6beddcbf0;  1 drivers
v0x55f6bed38080_0 .var "out", 8 0;
v0x55f6bed38160_0 .net "rst", 0 0, L_0x55f6beddca80;  1 drivers
S_0x55f6bed38310 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed38540 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed38580 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed385c0 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed38600 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed38890_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed38950_0 .net "distributor_ready", 0 0, L_0x55f6bedde900;  alias, 1 drivers
v0x55f6bed38a10_0 .var "en_pixel_map", 0 0;
v0x55f6bed38ae0_0 .var "en_stage_1", 0 0;
v0x55f6bed38ba0_0 .var "en_stage_2", 0 0;
v0x55f6bed38c90_0 .net "finished", 0 0, L_0x55f6bedde970;  alias, 1 drivers
v0x55f6bed38d30_0 .net "full_queue", 0 0, L_0x55f6beddf6d0;  alias, 1 drivers
v0x55f6bed38df0_0 .var "init", 0 0;
v0x55f6bed38e90_0 .var "next", 1 0;
v0x55f6bed38f70_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed39010_0 .var "state", 1 0;
E_0x55f6bed38810 .event anyedge, v0x55f6bed39010_0, v0x55f6bed38d30_0, v0x55f6bed38c90_0;
S_0x55f6bed39210 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed393a0 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed3a6f0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed3a7b0_0 .net "en", 0 0, v0x55f6bed38ae0_0;  alias, 1 drivers
v0x55f6bed3a870_0 .net "reset", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
v0x55f6bed3a910_0 .net "zi", 24 0, v0x55f6bed3a4a0_0;  alias, 1 drivers
v0x55f6bed3a9b0_0 .net "zi_next", 24 0, L_0x55f6bedde350;  alias, 1 drivers
v0x55f6bed3aa50_0 .net "zr", 24 0, v0x55f6bed39c60_0;  alias, 1 drivers
v0x55f6bed3ab80_0 .net "zr_next", 24 0, L_0x55f6bedde000;  alias, 1 drivers
S_0x55f6bed39630 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed39210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed39830 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed399e0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed39aa0_0 .net "en", 0 0, v0x55f6bed38ae0_0;  alias, 1 drivers
v0x55f6bed39b90_0 .net "in", 24 0, L_0x55f6bedde000;  alias, 1 drivers
v0x55f6bed39c60_0 .var "out", 24 0;
v0x55f6bed39d00_0 .net "rst", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
S_0x55f6bed39e90 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed39210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed3a040 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed3a250_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed3a2f0_0 .net "en", 0 0, v0x55f6bed38ae0_0;  alias, 1 drivers
v0x55f6bed3a400_0 .net "in", 24 0, L_0x55f6bedde350;  alias, 1 drivers
v0x55f6bed3a4a0_0 .var "out", 24 0;
v0x55f6bed3a560_0 .net "rst", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
S_0x55f6bed3ad70 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed3af00 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bed3cb00_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed3cbc0_0 .net "en", 0 0, v0x55f6bed38ba0_0;  alias, 1 drivers
v0x55f6bed3cc80_0 .net "reset", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
v0x55f6bed3cd20_0 .net "zi2", 24 0, v0x55f6bed3c7c0_0;  alias, 1 drivers
v0x55f6bed3cdf0_0 .net "zi2_next", 24 0, L_0x55f6beddd690;  alias, 1 drivers
v0x55f6bed3cee0_0 .net "zr2", 24 0, v0x55f6bed3b7a0_0;  alias, 1 drivers
v0x55f6bed3cf80_0 .net "zr2_next", 24 0, L_0x55f6beddd170;  alias, 1 drivers
S_0x55f6bed3b150 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed3ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed3b350 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed3b500_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed3b5c0_0 .net "en", 0 0, v0x55f6bed38ba0_0;  alias, 1 drivers
v0x55f6bed3b6d0_0 .net "in", 24 0, L_0x55f6beddd170;  alias, 1 drivers
v0x55f6bed3b7a0_0 .var "out", 24 0;
v0x55f6bed3b840_0 .net "rst", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
S_0x55f6bed3b9d0 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed3ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed3bbd0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed3bd50_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed3c600_0 .net "en", 0 0, v0x55f6bed38ba0_0;  alias, 1 drivers
v0x55f6bed3c6c0_0 .net "in", 24 0, L_0x55f6beddd690;  alias, 1 drivers
v0x55f6bed3c7c0_0 .var "out", 24 0;
v0x55f6bed3c860_0 .net "rst", 0 0, v0x55f6bed38df0_0;  alias, 1 drivers
S_0x55f6bed3d190 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed34ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bed3d370 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bed3d3b0 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bed3d3f0 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f6376192d10 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3f0a0_0 .net/2u *"_ivl_12", 14 0, L_0x7f6376192d10;  1 drivers
v0x55f6bed3f1a0_0 .net *"_ivl_14", 24 0, L_0x55f6beddb9b0;  1 drivers
v0x55f6bed3f280_0 .net *"_ivl_18", 10 0, L_0x55f6beddbaa0;  1 drivers
L_0x7f6376192d58 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3f340_0 .net *"_ivl_20", 13 0, L_0x7f6376192d58;  1 drivers
L_0x7f6376192da0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3f420_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376192da0;  1 drivers
v0x55f6bed3f550_0 .net *"_ivl_24", 24 0, L_0x55f6beddbd50;  1 drivers
v0x55f6bed3f630_0 .net *"_ivl_28", 10 0, L_0x55f6beddbe40;  1 drivers
L_0x7f6376192c80 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3f710_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376192c80;  1 drivers
L_0x7f6376192de8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3f7f0_0 .net *"_ivl_30", 13 0, L_0x7f6376192de8;  1 drivers
L_0x7f6376192cc8 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3f960_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376192cc8;  1 drivers
v0x55f6bed3fa40_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed3fae0_0 .net "distributor_ready", 0 0, L_0x55f6bedde900;  alias, 1 drivers
v0x55f6bed3fb80_0 .net "en", 0 0, v0x55f6bed38a10_0;  alias, 1 drivers
v0x55f6bed3fc50_0 .net "full_queue", 0 0, L_0x55f6beddf6d0;  alias, 1 drivers
v0x55f6bed3fd20_0 .net/s "i_gradient", 24 0, L_0x55f6bee003e0;  1 drivers
v0x55f6bed3fdf0_0 .net/s "i_min", 24 0, L_0x55f6beddb870;  1 drivers
v0x55f6bed3fe90_0 .var/s "imag_y", 24 0;
v0x55f6bed40060_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6beddbbc0;  1 drivers
v0x55f6bed40150_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_5;  alias, 1 drivers
v0x55f6bed40210_0 .var "pixel_x_out", 9 0;
v0x55f6bed402f0_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6beddbf30;  1 drivers
v0x55f6bed403e0_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_5;  alias, 1 drivers
v0x55f6bed404a0_0 .var "pixel_y_out", 9 0;
v0x55f6bed40580_0 .net/s "r_gradient", 24 0, L_0x55f6bee002d0;  1 drivers
v0x55f6bed40670_0 .net/s "r_min", 24 0, L_0x55f6beddb710;  1 drivers
v0x55f6bed40730_0 .var/s "real_x", 24 0;
v0x55f6bed40810_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376192c38 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bed408b0_0 .net/s "scale_factor", 24 0, L_0x7f6376192c38;  1 drivers
v0x55f6bed40970_0 .net/s "x_offset", 24 0, L_0x55f6beddf470;  alias, 1 drivers
v0x55f6bed40a50_0 .net/s "y_offset", 24 0, L_0x55f6beddf510;  alias, 1 drivers
v0x55f6bed40b30_0 .net "zoom", 31 0, L_0x55f6beddc860;  1 drivers
L_0x55f6beddb710 .arith/sum 25, L_0x55f6beddf470, L_0x7f6376192c80;
L_0x55f6beddb870 .arith/sum 25, L_0x55f6beddf510, L_0x7f6376192cc8;
L_0x55f6beddb9b0 .concat [ 10 15 0 0], v0x55f6bebb9a10_5, L_0x7f6376192d10;
L_0x55f6beddbaa0 .part L_0x55f6beddb9b0, 0, 11;
L_0x55f6beddbbc0 .concat [ 14 11 0 0], L_0x7f6376192d58, L_0x55f6beddbaa0;
L_0x55f6beddbd50 .concat [ 10 15 0 0], v0x55f6bebbaed0_5, L_0x7f6376192da0;
L_0x55f6beddbe40 .part L_0x55f6beddbd50, 0, 11;
L_0x55f6beddbf30 .concat [ 14 11 0 0], L_0x7f6376192de8, L_0x55f6beddbe40;
S_0x55f6bed3d7b0 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bed3d190;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed3d9b0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed3d9f0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed3da30 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee002d0 .functor BUFT 25, L_0x55f6beddc3d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed3dc30_0 .net/s *"_ivl_0", 49 0, L_0x55f6beddc110;  1 drivers
v0x55f6bed3dd30_0 .net/s *"_ivl_2", 49 0, L_0x55f6beddc240;  1 drivers
v0x55f6bed3de10_0 .net *"_ivl_9", 24 0, L_0x55f6beddc3d0;  1 drivers
v0x55f6bed3df00_0 .net/s "a", 24 0, L_0x7f6376192c38;  alias, 1 drivers
v0x55f6bed3dfe0_0 .net/s "b", 24 0, L_0x55f6beddbbc0;  alias, 1 drivers
v0x55f6bed3e110_0 .net/s "product", 49 0, L_0x55f6beddc2e0;  1 drivers
v0x55f6bed3e1f0_0 .net/s "result", 24 0, L_0x55f6bee002d0;  alias, 1 drivers
L_0x7f6376192e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3e2d0_0 .net "rst", 0 0, L_0x7f6376192e30;  1 drivers
L_0x55f6beddc110 .extend/s 50, L_0x7f6376192c38;
L_0x55f6beddc240 .extend/s 50, L_0x55f6beddbbc0;
L_0x55f6beddc2e0 .arith/mult 50, L_0x55f6beddc110, L_0x55f6beddc240;
L_0x55f6beddc3d0 .part L_0x55f6beddc2e0, 20, 25;
S_0x55f6bed3e410 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bed3d190;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed3e610 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed3e650 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed3e690 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee003e0 .functor BUFT 25, L_0x55f6beddc740, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed3e8f0_0 .net/s *"_ivl_0", 49 0, L_0x55f6beddc4c0;  1 drivers
v0x55f6bed3e9d0_0 .net/s *"_ivl_2", 49 0, L_0x55f6beddc560;  1 drivers
v0x55f6bed3eab0_0 .net *"_ivl_9", 24 0, L_0x55f6beddc740;  1 drivers
v0x55f6bed3eba0_0 .net/s "a", 24 0, L_0x7f6376192c38;  alias, 1 drivers
v0x55f6bed3ec90_0 .net/s "b", 24 0, L_0x55f6beddbf30;  alias, 1 drivers
v0x55f6bed3eda0_0 .net/s "product", 49 0, L_0x55f6beddc600;  1 drivers
v0x55f6bed3ee80_0 .net/s "result", 24 0, L_0x55f6bee003e0;  alias, 1 drivers
L_0x7f6376192e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed3ef60_0 .net "rst", 0 0, L_0x7f6376192e78;  1 drivers
L_0x55f6beddc4c0 .extend/s 50, L_0x7f6376192c38;
L_0x55f6beddc560 .extend/s 50, L_0x55f6beddbf30;
L_0x55f6beddc600 .arith/mult 50, L_0x55f6beddc4c0, L_0x55f6beddc560;
L_0x55f6beddc740 .part L_0x55f6beddc600, 20, 25;
S_0x55f6bed43bf0 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed34850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bed41c60 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bed41ca0 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bed41ce0 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bed41d20 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed44530_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed445f0_0 .net "colour_i", 23 0, L_0x55f6bedfdf10;  alias, 1 drivers
v0x55f6bed446d0_0 .var "colour_o", 23 0;
v0x55f6bed447c0 .array "colour_queue", 0 7, 23 0;
v0x55f6bed44880_0 .var "empty_queue", 0 0;
v0x55f6bed44990_0 .var "en", 0 0;
v0x55f6bed44a50_0 .net "fin_flag", 0 0, L_0x55f6beddf810;  1 drivers
v0x55f6bed44b10_0 .var "full_queue", 0 0;
v0x55f6bed44bd0_0 .var "match", 0 0;
v0x55f6bed44c90_0 .var "prev_xpixel", 9 0;
v0x55f6bed44d70_0 .var "read_pointer", 2 0;
v0x55f6bed44e50_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed44ef0_0 .var "write_pointer", 2 0;
v0x55f6bed44fd0_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed45090_0 .net "xpixel_i", 9 0, v0x55f6bed40210_0;  alias, 1 drivers
v0x55f6bed45150 .array "xqueue", 0 7, 9 0;
v0x55f6bed45360_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed45530_0 .net "ypixel_i", 9 0, v0x55f6bed404a0_0;  alias, 1 drivers
v0x55f6bed45640 .array "yqueue", 0 7, 9 0;
v0x55f6bed45150_0 .array/port v0x55f6bed45150, 0;
E_0x55f6bed39500/0 .event anyedge, v0x55f6bed44d70_0, v0x55f6bed44ef0_0, v0x55f6beb7ad90_0, v0x55f6bed45150_0;
v0x55f6bed45150_1 .array/port v0x55f6bed45150, 1;
v0x55f6bed45150_2 .array/port v0x55f6bed45150, 2;
v0x55f6bed45150_3 .array/port v0x55f6bed45150, 3;
v0x55f6bed45150_4 .array/port v0x55f6bed45150, 4;
E_0x55f6bed39500/1 .event anyedge, v0x55f6bed45150_1, v0x55f6bed45150_2, v0x55f6bed45150_3, v0x55f6bed45150_4;
v0x55f6bed45150_5 .array/port v0x55f6bed45150, 5;
v0x55f6bed45150_6 .array/port v0x55f6bed45150, 6;
v0x55f6bed45150_7 .array/port v0x55f6bed45150, 7;
E_0x55f6bed39500/2 .event anyedge, v0x55f6bed45150_5, v0x55f6bed45150_6, v0x55f6bed45150_7, v0x55f6beb74050_0;
v0x55f6bed45640_0 .array/port v0x55f6bed45640, 0;
v0x55f6bed45640_1 .array/port v0x55f6bed45640, 1;
v0x55f6bed45640_2 .array/port v0x55f6bed45640, 2;
v0x55f6bed45640_3 .array/port v0x55f6bed45640, 3;
E_0x55f6bed39500/3 .event anyedge, v0x55f6bed45640_0, v0x55f6bed45640_1, v0x55f6bed45640_2, v0x55f6bed45640_3;
v0x55f6bed45640_4 .array/port v0x55f6bed45640, 4;
v0x55f6bed45640_5 .array/port v0x55f6bed45640, 5;
v0x55f6bed45640_6 .array/port v0x55f6bed45640, 6;
v0x55f6bed45640_7 .array/port v0x55f6bed45640, 7;
E_0x55f6bed39500/4 .event anyedge, v0x55f6bed45640_4, v0x55f6bed45640_5, v0x55f6bed45640_6, v0x55f6bed45640_7;
E_0x55f6bed39500 .event/or E_0x55f6bed39500/0, E_0x55f6bed39500/1, E_0x55f6bed39500/2, E_0x55f6bed39500/3, E_0x55f6bed39500/4;
S_0x55f6bed44230 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed43bf0;
 .timescale -9 -12;
v0x55f6bed44430_0 .var/2s "i", 31 0;
S_0x55f6bed45b40 .scope generate, "genblk1[6]" "genblk1[6]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bed45d40 .param/l "i" 1 6 61, +C4<0110>;
L_0x7f6376193580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed564e0_0 .net *"_ivl_11", 22 0, L_0x7f6376193580;  1 drivers
L_0x55f6bede41b0 .concat [ 9 23 0 0], L_0x55f6bede34b0, L_0x7f6376193580;
S_0x55f6bed45e20 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed45b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bece0460 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bece04a0 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bece04e0 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bece0520 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bece0560 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6beddfa80 .functor NOT 1, L_0x55f6bede4110, C4<0>, C4<0>, C4<0>;
L_0x55f6bede0c20 .functor AND 1, v0x55f6bed4a0a0_0, L_0x55f6beddfa80, C4<1>, C4<1>;
L_0x55f6bede0ce0 .functor NOT 1, L_0x55f6bede32e0, C4<0>, C4<0>, C4<0>;
L_0x55f6bede0d50 .functor AND 1, L_0x55f6bede0c20, L_0x55f6bede0ce0, C4<1>, C4<1>;
L_0x55f6bede0f60 .functor OR 1, L_0x55f6bede2f60, L_0x55f6bede3000, C4<0>, C4<0>;
L_0x55f6bede3350 .functor OR 1, L_0x55f6bede0f60, L_0x55f6bede31a0, C4<0>, C4<0>;
L_0x55f6bede34b0 .functor BUFZ 9, v0x55f6bed49330_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bede3770 .functor AND 1, v0x55f6bed49cc0_0, L_0x55f6bede35b0, C4<1>, C4<1>;
L_0x55f6bede32e0 .functor AND 1, L_0x55f6bede3770, L_0x55f6bede3830, C4<1>, C4<1>;
L_0x55f6bede3b00 .functor NOT 1, L_0x55f6bede4110, C4<0>, C4<0>, C4<0>;
L_0x7f63761933d0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed518f0_0 .net/2u *"_ivl_13", 8 0, L_0x7f63761933d0;  1 drivers
v0x55f6bed519f0_0 .net/s *"_ivl_17", 24 0, L_0x55f6bede2900;  1 drivers
v0x55f6bed51ad0_0 .net *"_ivl_21", 24 0, L_0x55f6bede2bb0;  1 drivers
v0x55f6bed51b90_0 .net *"_ivl_23", 23 0, L_0x55f6bede2b10;  1 drivers
L_0x7f63761934f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed51c70_0 .net *"_ivl_25", 0 0, L_0x7f63761934f0;  1 drivers
L_0x7f6376193388 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed51da0_0 .net *"_ivl_3", 28 0, L_0x7f6376193388;  1 drivers
v0x55f6bed51e80_0 .net *"_ivl_31", 0 0, L_0x55f6bede2f60;  1 drivers
v0x55f6bed51f40_0 .net *"_ivl_33", 0 0, L_0x55f6bede3000;  1 drivers
v0x55f6bed52000_0 .net *"_ivl_36", 0 0, L_0x55f6bede0f60;  1 drivers
v0x55f6bed520c0_0 .net/s *"_ivl_37", 31 0, L_0x55f6bede3100;  1 drivers
L_0x7f6376193538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed521a0_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376193538;  1 drivers
v0x55f6bed52280_0 .net *"_ivl_41", 0 0, L_0x55f6bede31a0;  1 drivers
v0x55f6bed52340_0 .net *"_ivl_47", 0 0, L_0x55f6bede35b0;  1 drivers
v0x55f6bed52400_0 .net *"_ivl_5", 0 0, L_0x55f6beddfa80;  1 drivers
v0x55f6bed524e0_0 .net *"_ivl_50", 0 0, L_0x55f6bede3770;  1 drivers
v0x55f6bed525a0_0 .net *"_ivl_51", 0 0, L_0x55f6bede3830;  1 drivers
v0x55f6bed52660_0 .net *"_ivl_7", 0 0, L_0x55f6bede0c20;  1 drivers
v0x55f6bed52850_0 .net *"_ivl_9", 0 0, L_0x55f6bede0ce0;  1 drivers
v0x55f6bed52930_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed529d0_0 .net "curr_iterations", 8 0, v0x55f6bed49330_0;  1 drivers
v0x55f6bed52a90_0 .net/s "distance", 24 0, L_0x55f6bede2e70;  1 drivers
v0x55f6bed52b50_0 .net "distributor_ready", 0 0, L_0x55f6bede32e0;  1 drivers
v0x55f6bed52bf0_0 .net "en_pixel_map", 0 0, v0x55f6bed49cc0_0;  1 drivers
v0x55f6bed52ce0_0 .net "en_stage_1", 0 0, v0x55f6bed49d90_0;  1 drivers
v0x55f6bed52d80_0 .net "en_stage_2", 0 0, v0x55f6bed49e50_0;  1 drivers
v0x55f6bed52e20_0 .net "engine_ready", 0 0, L_0x55f6bede3b00;  1 drivers
v0x55f6bed52ee0_0 .net "finished", 0 0, L_0x55f6bede3350;  1 drivers
v0x55f6bed52f80_0 .net "full_queue", 0 0, L_0x55f6bede4110;  1 drivers
v0x55f6bed53020_0 .net "init", 0 0, v0x55f6bed4a0a0_0;  1 drivers
v0x55f6bed530c0_0 .net "iterations", 8 0, L_0x55f6bede34b0;  1 drivers
v0x55f6bed53180_0 .net "iterations_max", 8 0, L_0x55f6bede3c00;  1 drivers
v0x55f6bed53260_0 .var/s "max_distance", 24 0;
v0x55f6bed53340_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed535f0_0 .net/s "x", 24 0, v0x55f6bed511d0_0;  1 drivers
v0x55f6bed536b0_0 .net "x0_", 9 0, v0x55f6bebb9a10_6;  alias, 1 drivers
v0x55f6bed53750_0 .net/s "x_offset", 24 0, L_0x55f6bede3e80;  1 drivers
v0x55f6bed53820_0 .net "xpixel", 9 0, v0x55f6bed50cb0_0;  alias, 1 drivers
v0x55f6bed538f0_0 .net/s "y", 24 0, v0x55f6bed50930_0;  1 drivers
v0x55f6bed539c0_0 .net "y0_", 9 0, v0x55f6bebbaed0_6;  alias, 1 drivers
v0x55f6bed53a90_0 .net/s "y_offset", 24 0, L_0x55f6bede3f20;  1 drivers
v0x55f6bed53b60_0 .net "ypixel", 9 0, v0x55f6bed50f40_0;  alias, 1 drivers
v0x55f6bed53c30_0 .net/s "zi", 24 0, v0x55f6bed4b750_0;  1 drivers
v0x55f6bed53cd0_0 .net/s "zi2", 24 0, v0x55f6bed4d260_0;  1 drivers
v0x55f6bed53de0_0 .net/s "zi2_next", 24 0, L_0x55f6bede2140;  1 drivers
v0x55f6bed53ea0_0 .net/s "zi_next", 24 0, L_0x55f6bede2d30;  1 drivers
v0x55f6bed53fb0_0 .net "zoom", 2 0, L_0x55f6bede3ca0;  1 drivers
v0x55f6bed54090_0 .net/s "zr", 24 0, v0x55f6bed4af10_0;  1 drivers
v0x55f6bed54150_0 .net/s "zr2", 24 0, v0x55f6bed4ca50_0;  1 drivers
v0x55f6bed54260_0 .net/s "zr2_next", 24 0, L_0x55f6bede1c20;  1 drivers
v0x55f6bed54320_0 .net/s "zr_next", 24 0, L_0x55f6bede29a0;  1 drivers
v0x55f6bed54430_0 .net/s "zrzi", 24 0, L_0x55f6bede2770;  1 drivers
L_0x55f6bede0b30 .concat [ 3 29 0 0], L_0x55f6bede3ca0, L_0x7f6376193388;
L_0x55f6bede0ec0 .arith/sum 9, v0x55f6bed49330_0, L_0x7f63761933d0;
L_0x55f6bede2900 .arith/sub 25, v0x55f6bed4ca50_0, v0x55f6bed4d260_0;
L_0x55f6bede29a0 .arith/sum 25, L_0x55f6bede2900, v0x55f6bed511d0_0;
L_0x55f6bede2b10 .part L_0x55f6bede2770, 0, 24;
L_0x55f6bede2bb0 .concat [ 1 24 0 0], L_0x7f63761934f0, L_0x55f6bede2b10;
L_0x55f6bede2d30 .arith/sum 25, L_0x55f6bede2bb0, v0x55f6bed50930_0;
L_0x55f6bede2e70 .arith/sum 25, v0x55f6bed4ca50_0, v0x55f6bed4d260_0;
L_0x55f6bede2f60 .cmp/gt.s 25, L_0x55f6bede2e70, v0x55f6bed53260_0;
L_0x55f6bede3000 .cmp/eq 9, v0x55f6bed49330_0, L_0x55f6bede3c00;
L_0x55f6bede3100 .extend/s 32, L_0x55f6bede2e70;
L_0x55f6bede31a0 .cmp/gt.s 32, L_0x7f6376193538, L_0x55f6bede3100;
L_0x55f6bede35b0 .cmp/eq 10, v0x55f6bebb9a10_6, v0x55f6bed50cb0_0;
L_0x55f6bede3830 .cmp/eq 10, v0x55f6bebbaed0_6, v0x55f6bed50f40_0;
S_0x55f6bed463c0 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed465c0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed46600 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed46640 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed46840_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede1070;  1 drivers
v0x55f6bed46940_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede1110;  1 drivers
L_0x7f6376193418 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed46a20_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376193418;  1 drivers
v0x55f6bed46b10_0 .net *"_ivl_9", 24 0, L_0x55f6bede1b30;  1 drivers
v0x55f6bed46bf0_0 .net/s "a", 24 0, v0x55f6bed4af10_0;  alias, 1 drivers
v0x55f6bed46d20_0 .net/s "b", 24 0, v0x55f6bed4af10_0;  alias, 1 drivers
v0x55f6bed46de0_0 .net/s "product", 49 0, L_0x55f6bede11b0;  1 drivers
v0x55f6bed46ea0_0 .net/s "result", 24 0, L_0x55f6bede1c20;  alias, 1 drivers
v0x55f6bed46f80_0 .net "rst", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
L_0x55f6bede1070 .extend/s 50, v0x55f6bed4af10_0;
L_0x55f6bede1110 .extend/s 50, v0x55f6bed4af10_0;
L_0x55f6bede11b0 .arith/mult 50, L_0x55f6bede1070, L_0x55f6bede1110;
L_0x55f6bede1b30 .part L_0x55f6bede11b0, 20, 25;
L_0x55f6bede1c20 .functor MUXZ 25, L_0x55f6bede1b30, L_0x7f6376193418, v0x55f6bed4a0a0_0, C4<>;
S_0x55f6bed47180 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed47330 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed47370 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed473b0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed47610_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede1da0;  1 drivers
v0x55f6bed476f0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede1e40;  1 drivers
L_0x7f6376193460 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed477d0_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376193460;  1 drivers
v0x55f6bed478c0_0 .net *"_ivl_9", 24 0, L_0x55f6bede2020;  1 drivers
v0x55f6bed479a0_0 .net/s "a", 24 0, v0x55f6bed4b750_0;  alias, 1 drivers
v0x55f6bed47ad0_0 .net/s "b", 24 0, v0x55f6bed4b750_0;  alias, 1 drivers
v0x55f6bed47b90_0 .net/s "product", 49 0, L_0x55f6bede1ee0;  1 drivers
v0x55f6bed47c50_0 .net/s "result", 24 0, L_0x55f6bede2140;  alias, 1 drivers
v0x55f6bed47d30_0 .net "rst", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
L_0x55f6bede1da0 .extend/s 50, v0x55f6bed4b750_0;
L_0x55f6bede1e40 .extend/s 50, v0x55f6bed4b750_0;
L_0x55f6bede1ee0 .arith/mult 50, L_0x55f6bede1da0, L_0x55f6bede1e40;
L_0x55f6bede2020 .part L_0x55f6bede1ee0, 20, 25;
L_0x55f6bede2140 .functor MUXZ 25, L_0x55f6bede2020, L_0x7f6376193460, v0x55f6bed4a0a0_0, C4<>;
S_0x55f6bed47f20 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed480b0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed480f0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed48130 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed483c0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede22c0;  1 drivers
v0x55f6bed484a0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede2360;  1 drivers
L_0x7f63761934a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed48580_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761934a8;  1 drivers
v0x55f6bed48670_0 .net *"_ivl_9", 24 0, L_0x55f6bede2650;  1 drivers
v0x55f6bed48750_0 .net/s "a", 24 0, v0x55f6bed4af10_0;  alias, 1 drivers
v0x55f6bed488b0_0 .net/s "b", 24 0, v0x55f6bed4b750_0;  alias, 1 drivers
v0x55f6bed489c0_0 .net/s "product", 49 0, L_0x55f6bede2510;  1 drivers
v0x55f6bed48aa0_0 .net/s "result", 24 0, L_0x55f6bede2770;  alias, 1 drivers
v0x55f6bed48b80_0 .net "rst", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
L_0x55f6bede22c0 .extend/s 50, v0x55f6bed4af10_0;
L_0x55f6bede2360 .extend/s 50, v0x55f6bed4b750_0;
L_0x55f6bede2510 .arith/mult 50, L_0x55f6bede22c0, L_0x55f6bede2360;
L_0x55f6bede2650 .part L_0x55f6bede2510, 20, 25;
L_0x55f6bede2770 .functor MUXZ 25, L_0x55f6bede2650, L_0x7f63761934a8, v0x55f6bed4a0a0_0, C4<>;
S_0x55f6bed48d30 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed48f10 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed490f0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed491b0_0 .net "en", 0 0, v0x55f6bed49e50_0;  alias, 1 drivers
v0x55f6bed49270_0 .net "in", 8 0, L_0x55f6bede0ec0;  1 drivers
v0x55f6bed49330_0 .var "out", 8 0;
v0x55f6bed49410_0 .net "rst", 0 0, L_0x55f6bede0d50;  1 drivers
S_0x55f6bed495c0 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed497f0 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed49830 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed49870 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed498b0 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed49b40_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed49c00_0 .net "distributor_ready", 0 0, L_0x55f6bede32e0;  alias, 1 drivers
v0x55f6bed49cc0_0 .var "en_pixel_map", 0 0;
v0x55f6bed49d90_0 .var "en_stage_1", 0 0;
v0x55f6bed49e50_0 .var "en_stage_2", 0 0;
v0x55f6bed49f40_0 .net "finished", 0 0, L_0x55f6bede3350;  alias, 1 drivers
v0x55f6bed49fe0_0 .net "full_queue", 0 0, L_0x55f6bede4110;  alias, 1 drivers
v0x55f6bed4a0a0_0 .var "init", 0 0;
v0x55f6bed4a140_0 .var "next", 1 0;
v0x55f6bed4a220_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed4a2c0_0 .var "state", 1 0;
E_0x55f6bed49ac0 .event anyedge, v0x55f6bed4a2c0_0, v0x55f6bed49fe0_0, v0x55f6bed49f40_0;
S_0x55f6bed4a4c0 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed4a650 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed4b9a0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed4ba60_0 .net "en", 0 0, v0x55f6bed49d90_0;  alias, 1 drivers
v0x55f6bed4bb20_0 .net "reset", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
v0x55f6bed4bbc0_0 .net "zi", 24 0, v0x55f6bed4b750_0;  alias, 1 drivers
v0x55f6bed4bc60_0 .net "zi_next", 24 0, L_0x55f6bede2d30;  alias, 1 drivers
v0x55f6bed4bd00_0 .net "zr", 24 0, v0x55f6bed4af10_0;  alias, 1 drivers
v0x55f6bed4be30_0 .net "zr_next", 24 0, L_0x55f6bede29a0;  alias, 1 drivers
S_0x55f6bed4a8e0 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed4a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed4aae0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed4ac90_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed4ad50_0 .net "en", 0 0, v0x55f6bed49d90_0;  alias, 1 drivers
v0x55f6bed4ae40_0 .net "in", 24 0, L_0x55f6bede29a0;  alias, 1 drivers
v0x55f6bed4af10_0 .var "out", 24 0;
v0x55f6bed4afb0_0 .net "rst", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
S_0x55f6bed4b140 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed4a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed4b2f0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed4b500_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed4b5a0_0 .net "en", 0 0, v0x55f6bed49d90_0;  alias, 1 drivers
v0x55f6bed4b6b0_0 .net "in", 24 0, L_0x55f6bede2d30;  alias, 1 drivers
v0x55f6bed4b750_0 .var "out", 24 0;
v0x55f6bed4b810_0 .net "rst", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
S_0x55f6bed4c020 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed4c1b0 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bed4d5a0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed4d660_0 .net "en", 0 0, v0x55f6bed49e50_0;  alias, 1 drivers
v0x55f6bed4d720_0 .net "reset", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
v0x55f6bed4d7c0_0 .net "zi2", 24 0, v0x55f6bed4d260_0;  alias, 1 drivers
v0x55f6bed4d890_0 .net "zi2_next", 24 0, L_0x55f6bede2140;  alias, 1 drivers
v0x55f6bed4d980_0 .net "zr2", 24 0, v0x55f6bed4ca50_0;  alias, 1 drivers
v0x55f6bed4da20_0 .net "zr2_next", 24 0, L_0x55f6bede1c20;  alias, 1 drivers
S_0x55f6bed4c400 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed4c020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed4c600 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed4c7b0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed4c870_0 .net "en", 0 0, v0x55f6bed49e50_0;  alias, 1 drivers
v0x55f6bed4c980_0 .net "in", 24 0, L_0x55f6bede1c20;  alias, 1 drivers
v0x55f6bed4ca50_0 .var "out", 24 0;
v0x55f6bed4caf0_0 .net "rst", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
S_0x55f6bed4cc80 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed4c020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed4ce80 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed4d000_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed4d0a0_0 .net "en", 0 0, v0x55f6bed49e50_0;  alias, 1 drivers
v0x55f6bed4d160_0 .net "in", 24 0, L_0x55f6bede2140;  alias, 1 drivers
v0x55f6bed4d260_0 .var "out", 24 0;
v0x55f6bed4d300_0 .net "rst", 0 0, v0x55f6bed4a0a0_0;  alias, 1 drivers
S_0x55f6bed4dc30 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bed4de10 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bed4de50 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bed4de90 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f63761931d8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed4fb40_0 .net/2u *"_ivl_12", 14 0, L_0x7f63761931d8;  1 drivers
v0x55f6bed4fc40_0 .net *"_ivl_14", 24 0, L_0x55f6beddfc80;  1 drivers
v0x55f6bed4fd20_0 .net *"_ivl_18", 10 0, L_0x55f6beddfd70;  1 drivers
L_0x7f6376193220 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed4fde0_0 .net *"_ivl_20", 13 0, L_0x7f6376193220;  1 drivers
L_0x7f6376193268 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed4fec0_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376193268;  1 drivers
v0x55f6bed4fff0_0 .net *"_ivl_24", 24 0, L_0x55f6bede0020;  1 drivers
v0x55f6bed500d0_0 .net *"_ivl_28", 10 0, L_0x55f6bede0110;  1 drivers
L_0x7f6376193148 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed501b0_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376193148;  1 drivers
L_0x7f63761932b0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed50290_0 .net *"_ivl_30", 13 0, L_0x7f63761932b0;  1 drivers
L_0x7f6376193190 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed50400_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376193190;  1 drivers
v0x55f6bed504e0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed50580_0 .net "distributor_ready", 0 0, L_0x55f6bede32e0;  alias, 1 drivers
v0x55f6bed50620_0 .net "en", 0 0, v0x55f6bed49cc0_0;  alias, 1 drivers
v0x55f6bed506f0_0 .net "full_queue", 0 0, L_0x55f6bede4110;  alias, 1 drivers
v0x55f6bed507c0_0 .net/s "i_gradient", 24 0, L_0x55f6bee00600;  1 drivers
v0x55f6bed50890_0 .net/s "i_min", 24 0, L_0x55f6beddfb40;  1 drivers
v0x55f6bed50930_0 .var/s "imag_y", 24 0;
v0x55f6bed50b00_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6beddfe90;  1 drivers
v0x55f6bed50bf0_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_6;  alias, 1 drivers
v0x55f6bed50cb0_0 .var "pixel_x_out", 9 0;
v0x55f6bed50d90_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bede0200;  1 drivers
v0x55f6bed50e80_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_6;  alias, 1 drivers
v0x55f6bed50f40_0 .var "pixel_y_out", 9 0;
v0x55f6bed51020_0 .net/s "r_gradient", 24 0, L_0x55f6bee004f0;  1 drivers
v0x55f6bed51110_0 .net/s "r_min", 24 0, L_0x55f6beddf9e0;  1 drivers
v0x55f6bed511d0_0 .var/s "real_x", 24 0;
v0x55f6bed512b0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376193100 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bed51350_0 .net/s "scale_factor", 24 0, L_0x7f6376193100;  1 drivers
v0x55f6bed51410_0 .net/s "x_offset", 24 0, L_0x55f6bede3e80;  alias, 1 drivers
v0x55f6bed514f0_0 .net/s "y_offset", 24 0, L_0x55f6bede3f20;  alias, 1 drivers
v0x55f6bed515d0_0 .net "zoom", 31 0, L_0x55f6bede0b30;  1 drivers
L_0x55f6beddf9e0 .arith/sum 25, L_0x55f6bede3e80, L_0x7f6376193148;
L_0x55f6beddfb40 .arith/sum 25, L_0x55f6bede3f20, L_0x7f6376193190;
L_0x55f6beddfc80 .concat [ 10 15 0 0], v0x55f6bebb9a10_6, L_0x7f63761931d8;
L_0x55f6beddfd70 .part L_0x55f6beddfc80, 0, 11;
L_0x55f6beddfe90 .concat [ 14 11 0 0], L_0x7f6376193220, L_0x55f6beddfd70;
L_0x55f6bede0020 .concat [ 10 15 0 0], v0x55f6bebbaed0_6, L_0x7f6376193268;
L_0x55f6bede0110 .part L_0x55f6bede0020, 0, 11;
L_0x55f6bede0200 .concat [ 14 11 0 0], L_0x7f63761932b0, L_0x55f6bede0110;
S_0x55f6bed4e250 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bed4dc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed4e450 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed4e490 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed4e4d0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee004f0 .functor BUFT 25, L_0x55f6bede06a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed4e6d0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede03e0;  1 drivers
v0x55f6bed4e7d0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede0510;  1 drivers
v0x55f6bed4e8b0_0 .net *"_ivl_9", 24 0, L_0x55f6bede06a0;  1 drivers
v0x55f6bed4e9a0_0 .net/s "a", 24 0, L_0x7f6376193100;  alias, 1 drivers
v0x55f6bed4ea80_0 .net/s "b", 24 0, L_0x55f6beddfe90;  alias, 1 drivers
v0x55f6bed4ebb0_0 .net/s "product", 49 0, L_0x55f6bede05b0;  1 drivers
v0x55f6bed4ec90_0 .net/s "result", 24 0, L_0x55f6bee004f0;  alias, 1 drivers
L_0x7f63761932f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed4ed70_0 .net "rst", 0 0, L_0x7f63761932f8;  1 drivers
L_0x55f6bede03e0 .extend/s 50, L_0x7f6376193100;
L_0x55f6bede0510 .extend/s 50, L_0x55f6beddfe90;
L_0x55f6bede05b0 .arith/mult 50, L_0x55f6bede03e0, L_0x55f6bede0510;
L_0x55f6bede06a0 .part L_0x55f6bede05b0, 20, 25;
S_0x55f6bed4eeb0 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bed4dc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed4f0b0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed4f0f0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed4f130 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00600 .functor BUFT 25, L_0x55f6bede0a10, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed4f390_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede0790;  1 drivers
v0x55f6bed4f470_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede0830;  1 drivers
v0x55f6bed4f550_0 .net *"_ivl_9", 24 0, L_0x55f6bede0a10;  1 drivers
v0x55f6bed4f640_0 .net/s "a", 24 0, L_0x7f6376193100;  alias, 1 drivers
v0x55f6bed4f730_0 .net/s "b", 24 0, L_0x55f6bede0200;  alias, 1 drivers
v0x55f6bed4f840_0 .net/s "product", 49 0, L_0x55f6bede08d0;  1 drivers
v0x55f6bed4f920_0 .net/s "result", 24 0, L_0x55f6bee00600;  alias, 1 drivers
L_0x7f6376193340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed4fa00_0 .net "rst", 0 0, L_0x7f6376193340;  1 drivers
L_0x55f6bede0790 .extend/s 50, L_0x7f6376193100;
L_0x55f6bede0830 .extend/s 50, L_0x55f6bede0200;
L_0x55f6bede08d0 .arith/mult 50, L_0x55f6bede0790, L_0x55f6bede0830;
L_0x55f6bede0a10 .part L_0x55f6bede08d0, 20, 25;
S_0x55f6bed54690 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed45b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bed52700 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bed52740 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bed52780 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bed527c0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed54fd0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed55090_0 .net "colour_i", 23 0, L_0x55f6bedfdcf0;  alias, 1 drivers
v0x55f6bed55170_0 .var "colour_o", 23 0;
v0x55f6bed55260 .array "colour_queue", 0 7, 23 0;
v0x55f6bed55320_0 .var "empty_queue", 0 0;
v0x55f6bed55430_0 .var "en", 0 0;
v0x55f6bed554f0_0 .net "fin_flag", 0 0, L_0x55f6bede4250;  1 drivers
v0x55f6bed555b0_0 .var "full_queue", 0 0;
v0x55f6bed55670_0 .var "match", 0 0;
v0x55f6bed55730_0 .var "prev_xpixel", 9 0;
v0x55f6bed55810_0 .var "read_pointer", 2 0;
v0x55f6bed558f0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed55990_0 .var "write_pointer", 2 0;
v0x55f6bed55a70_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed55b30_0 .net "xpixel_i", 9 0, v0x55f6bed50cb0_0;  alias, 1 drivers
v0x55f6bed55bf0 .array "xqueue", 0 7, 9 0;
v0x55f6bed55e00_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed55fd0_0 .net "ypixel_i", 9 0, v0x55f6bed50f40_0;  alias, 1 drivers
v0x55f6bed560e0 .array "yqueue", 0 7, 9 0;
v0x55f6bed55bf0_0 .array/port v0x55f6bed55bf0, 0;
E_0x55f6bed4a7b0/0 .event anyedge, v0x55f6bed55810_0, v0x55f6bed55990_0, v0x55f6beb7ad90_0, v0x55f6bed55bf0_0;
v0x55f6bed55bf0_1 .array/port v0x55f6bed55bf0, 1;
v0x55f6bed55bf0_2 .array/port v0x55f6bed55bf0, 2;
v0x55f6bed55bf0_3 .array/port v0x55f6bed55bf0, 3;
v0x55f6bed55bf0_4 .array/port v0x55f6bed55bf0, 4;
E_0x55f6bed4a7b0/1 .event anyedge, v0x55f6bed55bf0_1, v0x55f6bed55bf0_2, v0x55f6bed55bf0_3, v0x55f6bed55bf0_4;
v0x55f6bed55bf0_5 .array/port v0x55f6bed55bf0, 5;
v0x55f6bed55bf0_6 .array/port v0x55f6bed55bf0, 6;
v0x55f6bed55bf0_7 .array/port v0x55f6bed55bf0, 7;
E_0x55f6bed4a7b0/2 .event anyedge, v0x55f6bed55bf0_5, v0x55f6bed55bf0_6, v0x55f6bed55bf0_7, v0x55f6beb74050_0;
v0x55f6bed560e0_0 .array/port v0x55f6bed560e0, 0;
v0x55f6bed560e0_1 .array/port v0x55f6bed560e0, 1;
v0x55f6bed560e0_2 .array/port v0x55f6bed560e0, 2;
v0x55f6bed560e0_3 .array/port v0x55f6bed560e0, 3;
E_0x55f6bed4a7b0/3 .event anyedge, v0x55f6bed560e0_0, v0x55f6bed560e0_1, v0x55f6bed560e0_2, v0x55f6bed560e0_3;
v0x55f6bed560e0_4 .array/port v0x55f6bed560e0, 4;
v0x55f6bed560e0_5 .array/port v0x55f6bed560e0, 5;
v0x55f6bed560e0_6 .array/port v0x55f6bed560e0, 6;
v0x55f6bed560e0_7 .array/port v0x55f6bed560e0, 7;
E_0x55f6bed4a7b0/4 .event anyedge, v0x55f6bed560e0_4, v0x55f6bed560e0_5, v0x55f6bed560e0_6, v0x55f6bed560e0_7;
E_0x55f6bed4a7b0 .event/or E_0x55f6bed4a7b0/0, E_0x55f6bed4a7b0/1, E_0x55f6bed4a7b0/2, E_0x55f6bed4a7b0/3, E_0x55f6bed4a7b0/4;
S_0x55f6bed54cd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed54690;
 .timescale -9 -12;
v0x55f6bed54ed0_0 .var/2s "i", 31 0;
S_0x55f6bed565e0 .scope generate, "genblk1[7]" "genblk1[7]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bed567e0 .param/l "i" 1 6 61, +C4<0111>;
L_0x7f6376193a48 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed672d0_0 .net *"_ivl_11", 22 0, L_0x7f6376193a48;  1 drivers
L_0x55f6bede8ad0 .concat [ 9 23 0 0], L_0x55f6bede7820, L_0x7f6376193a48;
S_0x55f6bed568c0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed565e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6becefd20 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6becefd60 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6becefda0 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6becefde0 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6becefe20 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bede44f0 .functor NOT 1, L_0x55f6bede8920, C4<0>, C4<0>, C4<0>;
L_0x55f6bede5690 .functor AND 1, v0x55f6bed5ac70_0, L_0x55f6bede44f0, C4<1>, C4<1>;
L_0x55f6bede5750 .functor NOT 1, L_0x55f6bede7650, C4<0>, C4<0>, C4<0>;
L_0x55f6bede57c0 .functor AND 1, L_0x55f6bede5690, L_0x55f6bede5750, C4<1>, C4<1>;
L_0x55f6bede59d0 .functor OR 1, L_0x55f6bede72d0, L_0x55f6bede7370, C4<0>, C4<0>;
L_0x55f6bede76c0 .functor OR 1, L_0x55f6bede59d0, L_0x55f6bede7510, C4<0>, C4<0>;
L_0x55f6bede7820 .functor BUFZ 9, v0x55f6bed59dd0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bede7ae0 .functor AND 1, v0x55f6bed5a890_0, L_0x55f6bede7920, C4<1>, C4<1>;
L_0x55f6bede7650 .functor AND 1, L_0x55f6bede7ae0, L_0x55f6bede7ba0, C4<1>, C4<1>;
L_0x55f6bede7e70 .functor NOT 1, L_0x55f6bede8920, C4<0>, C4<0>, C4<0>;
L_0x7f6376193898 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed624c0_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376193898;  1 drivers
v0x55f6bed625c0_0 .net/s *"_ivl_17", 24 0, L_0x55f6bede6c70;  1 drivers
v0x55f6bed626a0_0 .net *"_ivl_21", 24 0, L_0x55f6bede6f20;  1 drivers
v0x55f6bed62760_0 .net *"_ivl_23", 23 0, L_0x55f6bede6e80;  1 drivers
L_0x7f63761939b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed62840_0 .net *"_ivl_25", 0 0, L_0x7f63761939b8;  1 drivers
L_0x7f6376193850 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed62970_0 .net *"_ivl_3", 28 0, L_0x7f6376193850;  1 drivers
v0x55f6bed62a50_0 .net *"_ivl_31", 0 0, L_0x55f6bede72d0;  1 drivers
v0x55f6bed62b10_0 .net *"_ivl_33", 0 0, L_0x55f6bede7370;  1 drivers
v0x55f6bed62bd0_0 .net *"_ivl_36", 0 0, L_0x55f6bede59d0;  1 drivers
v0x55f6bed62c90_0 .net/s *"_ivl_37", 31 0, L_0x55f6bede7470;  1 drivers
L_0x7f6376193a00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed62d70_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376193a00;  1 drivers
v0x55f6bed62e50_0 .net *"_ivl_41", 0 0, L_0x55f6bede7510;  1 drivers
v0x55f6bed62f10_0 .net *"_ivl_47", 0 0, L_0x55f6bede7920;  1 drivers
v0x55f6bed62fd0_0 .net *"_ivl_5", 0 0, L_0x55f6bede44f0;  1 drivers
v0x55f6bed630b0_0 .net *"_ivl_50", 0 0, L_0x55f6bede7ae0;  1 drivers
v0x55f6bed63170_0 .net *"_ivl_51", 0 0, L_0x55f6bede7ba0;  1 drivers
v0x55f6bed63230_0 .net *"_ivl_7", 0 0, L_0x55f6bede5690;  1 drivers
v0x55f6bed63420_0 .net *"_ivl_9", 0 0, L_0x55f6bede5750;  1 drivers
v0x55f6bed63500_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed635a0_0 .net "curr_iterations", 8 0, v0x55f6bed59dd0_0;  1 drivers
v0x55f6bed63660_0 .net/s "distance", 24 0, L_0x55f6bede71e0;  1 drivers
v0x55f6bed63720_0 .net "distributor_ready", 0 0, L_0x55f6bede7650;  1 drivers
v0x55f6bed637c0_0 .net "en_pixel_map", 0 0, v0x55f6bed5a890_0;  1 drivers
v0x55f6bed638b0_0 .net "en_stage_1", 0 0, v0x55f6bed5a960_0;  1 drivers
v0x55f6bed63950_0 .net "en_stage_2", 0 0, v0x55f6bed5aa20_0;  1 drivers
v0x55f6bed639f0_0 .net "engine_ready", 0 0, L_0x55f6bede7e70;  1 drivers
v0x55f6bed63ab0_0 .net "finished", 0 0, L_0x55f6bede76c0;  1 drivers
v0x55f6bed63b50_0 .net "full_queue", 0 0, L_0x55f6bede8920;  1 drivers
v0x55f6bed63bf0_0 .net "init", 0 0, v0x55f6bed5ac70_0;  1 drivers
v0x55f6bed63c90_0 .net "iterations", 8 0, L_0x55f6bede7820;  1 drivers
v0x55f6bed63d50_0 .net "iterations_max", 8 0, L_0x55f6bede7f70;  1 drivers
v0x55f6bed63e30_0 .var/s "max_distance", 24 0;
v0x55f6bed63f10_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed641c0_0 .net/s "x", 24 0, v0x55f6bed61da0_0;  1 drivers
v0x55f6bed64280_0 .net "x0_", 9 0, v0x55f6bebb9a10_7;  alias, 1 drivers
v0x55f6bed64320_0 .net/s "x_offset", 24 0, L_0x55f6bede8440;  1 drivers
v0x55f6bed643f0_0 .net "xpixel", 9 0, v0x55f6bed61880_0;  alias, 1 drivers
v0x55f6bed644c0_0 .net/s "y", 24 0, v0x55f6bed61500_0;  1 drivers
v0x55f6bed64590_0 .net "y0_", 9 0, v0x55f6bebbaed0_7;  alias, 1 drivers
v0x55f6bed64660_0 .net/s "y_offset", 24 0, L_0x55f6bede85f0;  1 drivers
v0x55f6bed64730_0 .net "ypixel", 9 0, v0x55f6bed61b10_0;  alias, 1 drivers
v0x55f6bed64800_0 .net/s "zi", 24 0, v0x55f6bed5c320_0;  1 drivers
v0x55f6bed648a0_0 .net/s "zi2", 24 0, v0x55f6bed5de30_0;  1 drivers
v0x55f6bed649b0_0 .net/s "zi2_next", 24 0, L_0x55f6bede63a0;  1 drivers
v0x55f6bed64a70_0 .net/s "zi_next", 24 0, L_0x55f6bede70a0;  1 drivers
v0x55f6bed64b80_0 .net "zoom", 2 0, L_0x55f6bede8120;  1 drivers
v0x55f6bed64c60_0 .net/s "zr", 24 0, v0x55f6bed5bae0_0;  1 drivers
v0x55f6bed64d20_0 .net/s "zr2", 24 0, v0x55f6bed5d620_0;  1 drivers
v0x55f6bed64e30_0 .net/s "zr2_next", 24 0, L_0x55f6bede5eb0;  1 drivers
v0x55f6bed64ef0_0 .net/s "zr_next", 24 0, L_0x55f6bede6d10;  1 drivers
v0x55f6bed65000_0 .net/s "zrzi", 24 0, L_0x55f6bede6ae0;  1 drivers
L_0x55f6bede55a0 .concat [ 3 29 0 0], L_0x55f6bede8120, L_0x7f6376193850;
L_0x55f6bede5930 .arith/sum 9, v0x55f6bed59dd0_0, L_0x7f6376193898;
L_0x55f6bede6c70 .arith/sub 25, v0x55f6bed5d620_0, v0x55f6bed5de30_0;
L_0x55f6bede6d10 .arith/sum 25, L_0x55f6bede6c70, v0x55f6bed61da0_0;
L_0x55f6bede6e80 .part L_0x55f6bede6ae0, 0, 24;
L_0x55f6bede6f20 .concat [ 1 24 0 0], L_0x7f63761939b8, L_0x55f6bede6e80;
L_0x55f6bede70a0 .arith/sum 25, L_0x55f6bede6f20, v0x55f6bed61500_0;
L_0x55f6bede71e0 .arith/sum 25, v0x55f6bed5d620_0, v0x55f6bed5de30_0;
L_0x55f6bede72d0 .cmp/gt.s 25, L_0x55f6bede71e0, v0x55f6bed63e30_0;
L_0x55f6bede7370 .cmp/eq 9, v0x55f6bed59dd0_0, L_0x55f6bede7f70;
L_0x55f6bede7470 .extend/s 32, L_0x55f6bede71e0;
L_0x55f6bede7510 .cmp/gt.s 32, L_0x7f6376193a00, L_0x55f6bede7470;
L_0x55f6bede7920 .cmp/eq 10, v0x55f6bebb9a10_7, v0x55f6bed61880_0;
L_0x55f6bede7ba0 .cmp/eq 10, v0x55f6bebbaed0_7, v0x55f6bed61b10_0;
S_0x55f6bed56e60 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed57060 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed570a0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed570e0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed572e0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede5ae0;  1 drivers
v0x55f6bed573e0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede5b80;  1 drivers
L_0x7f63761938e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed574c0_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761938e0;  1 drivers
v0x55f6bed575b0_0 .net *"_ivl_9", 24 0, L_0x55f6bede5d90;  1 drivers
v0x55f6bed57690_0 .net/s "a", 24 0, v0x55f6bed5bae0_0;  alias, 1 drivers
v0x55f6bed577c0_0 .net/s "b", 24 0, v0x55f6bed5bae0_0;  alias, 1 drivers
v0x55f6bed57880_0 .net/s "product", 49 0, L_0x55f6bede5c20;  1 drivers
v0x55f6bed57940_0 .net/s "result", 24 0, L_0x55f6bede5eb0;  alias, 1 drivers
v0x55f6bed57a20_0 .net "rst", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
L_0x55f6bede5ae0 .extend/s 50, v0x55f6bed5bae0_0;
L_0x55f6bede5b80 .extend/s 50, v0x55f6bed5bae0_0;
L_0x55f6bede5c20 .arith/mult 50, L_0x55f6bede5ae0, L_0x55f6bede5b80;
L_0x55f6bede5d90 .part L_0x55f6bede5c20, 20, 25;
L_0x55f6bede5eb0 .functor MUXZ 25, L_0x55f6bede5d90, L_0x7f63761938e0, v0x55f6bed5ac70_0, C4<>;
S_0x55f6bed57c20 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed57dd0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed57e10 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed57e50 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed580b0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede6030;  1 drivers
v0x55f6bed58190_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede60d0;  1 drivers
L_0x7f6376193928 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed58270_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376193928;  1 drivers
v0x55f6bed58360_0 .net *"_ivl_9", 24 0, L_0x55f6bede62b0;  1 drivers
v0x55f6bed58440_0 .net/s "a", 24 0, v0x55f6bed5c320_0;  alias, 1 drivers
v0x55f6bed58570_0 .net/s "b", 24 0, v0x55f6bed5c320_0;  alias, 1 drivers
v0x55f6bed58630_0 .net/s "product", 49 0, L_0x55f6bede6170;  1 drivers
v0x55f6bed586f0_0 .net/s "result", 24 0, L_0x55f6bede63a0;  alias, 1 drivers
v0x55f6bed587d0_0 .net "rst", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
L_0x55f6bede6030 .extend/s 50, v0x55f6bed5c320_0;
L_0x55f6bede60d0 .extend/s 50, v0x55f6bed5c320_0;
L_0x55f6bede6170 .arith/mult 50, L_0x55f6bede6030, L_0x55f6bede60d0;
L_0x55f6bede62b0 .part L_0x55f6bede6170, 20, 25;
L_0x55f6bede63a0 .functor MUXZ 25, L_0x55f6bede62b0, L_0x7f6376193928, v0x55f6bed5ac70_0, C4<>;
S_0x55f6bed589c0 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed58b50 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed58b90 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed58bd0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed58e60_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede6520;  1 drivers
v0x55f6bed58f40_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede66d0;  1 drivers
L_0x7f6376193970 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed59020_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376193970;  1 drivers
v0x55f6bed59110_0 .net *"_ivl_9", 24 0, L_0x55f6bede69c0;  1 drivers
v0x55f6bed591f0_0 .net/s "a", 24 0, v0x55f6bed5bae0_0;  alias, 1 drivers
v0x55f6bed59350_0 .net/s "b", 24 0, v0x55f6bed5c320_0;  alias, 1 drivers
v0x55f6bed59460_0 .net/s "product", 49 0, L_0x55f6bede6880;  1 drivers
v0x55f6bed59540_0 .net/s "result", 24 0, L_0x55f6bede6ae0;  alias, 1 drivers
v0x55f6bed59620_0 .net "rst", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
L_0x55f6bede6520 .extend/s 50, v0x55f6bed5bae0_0;
L_0x55f6bede66d0 .extend/s 50, v0x55f6bed5c320_0;
L_0x55f6bede6880 .arith/mult 50, L_0x55f6bede6520, L_0x55f6bede66d0;
L_0x55f6bede69c0 .part L_0x55f6bede6880, 20, 25;
L_0x55f6bede6ae0 .functor MUXZ 25, L_0x55f6bede69c0, L_0x7f6376193970, v0x55f6bed5ac70_0, C4<>;
S_0x55f6bed597d0 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed599b0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed59b90_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed59c50_0 .net "en", 0 0, v0x55f6bed5aa20_0;  alias, 1 drivers
v0x55f6bed59d10_0 .net "in", 8 0, L_0x55f6bede5930;  1 drivers
v0x55f6bed59dd0_0 .var "out", 8 0;
v0x55f6bed59eb0_0 .net "rst", 0 0, L_0x55f6bede57c0;  1 drivers
S_0x55f6bed5a060 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed5a290 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed5a2d0 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed5a310 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed5a350 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed5a710_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed5a7d0_0 .net "distributor_ready", 0 0, L_0x55f6bede7650;  alias, 1 drivers
v0x55f6bed5a890_0 .var "en_pixel_map", 0 0;
v0x55f6bed5a960_0 .var "en_stage_1", 0 0;
v0x55f6bed5aa20_0 .var "en_stage_2", 0 0;
v0x55f6bed5ab10_0 .net "finished", 0 0, L_0x55f6bede76c0;  alias, 1 drivers
v0x55f6bed5abb0_0 .net "full_queue", 0 0, L_0x55f6bede8920;  alias, 1 drivers
v0x55f6bed5ac70_0 .var "init", 0 0;
v0x55f6bed5ad10_0 .var "next", 1 0;
v0x55f6bed5adf0_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed5ae90_0 .var "state", 1 0;
E_0x55f6bed5a690 .event anyedge, v0x55f6bed5ae90_0, v0x55f6bed5abb0_0, v0x55f6bed5ab10_0;
S_0x55f6bed5b090 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed5b220 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed5c570_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed5c630_0 .net "en", 0 0, v0x55f6bed5a960_0;  alias, 1 drivers
v0x55f6bed5c6f0_0 .net "reset", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
v0x55f6bed5c790_0 .net "zi", 24 0, v0x55f6bed5c320_0;  alias, 1 drivers
v0x55f6bed5c830_0 .net "zi_next", 24 0, L_0x55f6bede70a0;  alias, 1 drivers
v0x55f6bed5c8d0_0 .net "zr", 24 0, v0x55f6bed5bae0_0;  alias, 1 drivers
v0x55f6bed5ca00_0 .net "zr_next", 24 0, L_0x55f6bede6d10;  alias, 1 drivers
S_0x55f6bed5b4b0 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed5b090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed5b6b0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed5b860_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed5b920_0 .net "en", 0 0, v0x55f6bed5a960_0;  alias, 1 drivers
v0x55f6bed5ba10_0 .net "in", 24 0, L_0x55f6bede6d10;  alias, 1 drivers
v0x55f6bed5bae0_0 .var "out", 24 0;
v0x55f6bed5bb80_0 .net "rst", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
S_0x55f6bed5bd10 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed5b090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed5bec0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed5c0d0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed5c170_0 .net "en", 0 0, v0x55f6bed5a960_0;  alias, 1 drivers
v0x55f6bed5c280_0 .net "in", 24 0, L_0x55f6bede70a0;  alias, 1 drivers
v0x55f6bed5c320_0 .var "out", 24 0;
v0x55f6bed5c3e0_0 .net "rst", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
S_0x55f6bed5cbf0 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed5cd80 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bed5e170_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed5e230_0 .net "en", 0 0, v0x55f6bed5aa20_0;  alias, 1 drivers
v0x55f6bed5e2f0_0 .net "reset", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
v0x55f6bed5e390_0 .net "zi2", 24 0, v0x55f6bed5de30_0;  alias, 1 drivers
v0x55f6bed5e460_0 .net "zi2_next", 24 0, L_0x55f6bede63a0;  alias, 1 drivers
v0x55f6bed5e550_0 .net "zr2", 24 0, v0x55f6bed5d620_0;  alias, 1 drivers
v0x55f6bed5e5f0_0 .net "zr2_next", 24 0, L_0x55f6bede5eb0;  alias, 1 drivers
S_0x55f6bed5cfd0 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed5cbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed5d1d0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed5d380_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed5d440_0 .net "en", 0 0, v0x55f6bed5aa20_0;  alias, 1 drivers
v0x55f6bed5d550_0 .net "in", 24 0, L_0x55f6bede5eb0;  alias, 1 drivers
v0x55f6bed5d620_0 .var "out", 24 0;
v0x55f6bed5d6c0_0 .net "rst", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
S_0x55f6bed5d850 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed5cbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed5da50 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed5dbd0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed5dc70_0 .net "en", 0 0, v0x55f6bed5aa20_0;  alias, 1 drivers
v0x55f6bed5dd30_0 .net "in", 24 0, L_0x55f6bede63a0;  alias, 1 drivers
v0x55f6bed5de30_0 .var "out", 24 0;
v0x55f6bed5ded0_0 .net "rst", 0 0, v0x55f6bed5ac70_0;  alias, 1 drivers
S_0x55f6bed5e800 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed568c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bed5e9e0 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bed5ea20 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bed5ea60 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f63761936a0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed60710_0 .net/2u *"_ivl_12", 14 0, L_0x7f63761936a0;  1 drivers
v0x55f6bed60810_0 .net *"_ivl_14", 24 0, L_0x55f6bede46f0;  1 drivers
v0x55f6bed608f0_0 .net *"_ivl_18", 10 0, L_0x55f6bede47e0;  1 drivers
L_0x7f63761936e8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed609b0_0 .net *"_ivl_20", 13 0, L_0x7f63761936e8;  1 drivers
L_0x7f6376193730 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed60a90_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376193730;  1 drivers
v0x55f6bed60bc0_0 .net *"_ivl_24", 24 0, L_0x55f6bede4a90;  1 drivers
v0x55f6bed60ca0_0 .net *"_ivl_28", 10 0, L_0x55f6bede4b80;  1 drivers
L_0x7f6376193610 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed60d80_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376193610;  1 drivers
L_0x7f6376193778 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed60e60_0 .net *"_ivl_30", 13 0, L_0x7f6376193778;  1 drivers
L_0x7f6376193658 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed60fd0_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376193658;  1 drivers
v0x55f6bed610b0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed61150_0 .net "distributor_ready", 0 0, L_0x55f6bede7650;  alias, 1 drivers
v0x55f6bed611f0_0 .net "en", 0 0, v0x55f6bed5a890_0;  alias, 1 drivers
v0x55f6bed612c0_0 .net "full_queue", 0 0, L_0x55f6bede8920;  alias, 1 drivers
v0x55f6bed61390_0 .net/s "i_gradient", 24 0, L_0x55f6bee00820;  1 drivers
v0x55f6bed61460_0 .net/s "i_min", 24 0, L_0x55f6bede45b0;  1 drivers
v0x55f6bed61500_0 .var/s "imag_y", 24 0;
v0x55f6bed616d0_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bede4900;  1 drivers
v0x55f6bed617c0_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_7;  alias, 1 drivers
v0x55f6bed61880_0 .var "pixel_x_out", 9 0;
v0x55f6bed61960_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bede4c70;  1 drivers
v0x55f6bed61a50_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_7;  alias, 1 drivers
v0x55f6bed61b10_0 .var "pixel_y_out", 9 0;
v0x55f6bed61bf0_0 .net/s "r_gradient", 24 0, L_0x55f6bee00710;  1 drivers
v0x55f6bed61ce0_0 .net/s "r_min", 24 0, L_0x55f6bede4450;  1 drivers
v0x55f6bed61da0_0 .var/s "real_x", 24 0;
v0x55f6bed61e80_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f63761935c8 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bed61f20_0 .net/s "scale_factor", 24 0, L_0x7f63761935c8;  1 drivers
v0x55f6bed61fe0_0 .net/s "x_offset", 24 0, L_0x55f6bede8440;  alias, 1 drivers
v0x55f6bed620c0_0 .net/s "y_offset", 24 0, L_0x55f6bede85f0;  alias, 1 drivers
v0x55f6bed621a0_0 .net "zoom", 31 0, L_0x55f6bede55a0;  1 drivers
L_0x55f6bede4450 .arith/sum 25, L_0x55f6bede8440, L_0x7f6376193610;
L_0x55f6bede45b0 .arith/sum 25, L_0x55f6bede85f0, L_0x7f6376193658;
L_0x55f6bede46f0 .concat [ 10 15 0 0], v0x55f6bebb9a10_7, L_0x7f63761936a0;
L_0x55f6bede47e0 .part L_0x55f6bede46f0, 0, 11;
L_0x55f6bede4900 .concat [ 14 11 0 0], L_0x7f63761936e8, L_0x55f6bede47e0;
L_0x55f6bede4a90 .concat [ 10 15 0 0], v0x55f6bebbaed0_7, L_0x7f6376193730;
L_0x55f6bede4b80 .part L_0x55f6bede4a90, 0, 11;
L_0x55f6bede4c70 .concat [ 14 11 0 0], L_0x7f6376193778, L_0x55f6bede4b80;
S_0x55f6bed5ee20 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bed5e800;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed5f020 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed5f060 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed5f0a0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00710 .functor BUFT 25, L_0x55f6bede5110, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed5f2a0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede4e50;  1 drivers
v0x55f6bed5f3a0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede4f80;  1 drivers
v0x55f6bed5f480_0 .net *"_ivl_9", 24 0, L_0x55f6bede5110;  1 drivers
v0x55f6bed5f570_0 .net/s "a", 24 0, L_0x7f63761935c8;  alias, 1 drivers
v0x55f6bed5f650_0 .net/s "b", 24 0, L_0x55f6bede4900;  alias, 1 drivers
v0x55f6bed5f780_0 .net/s "product", 49 0, L_0x55f6bede5020;  1 drivers
v0x55f6bed5f860_0 .net/s "result", 24 0, L_0x55f6bee00710;  alias, 1 drivers
L_0x7f63761937c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed5f940_0 .net "rst", 0 0, L_0x7f63761937c0;  1 drivers
L_0x55f6bede4e50 .extend/s 50, L_0x7f63761935c8;
L_0x55f6bede4f80 .extend/s 50, L_0x55f6bede4900;
L_0x55f6bede5020 .arith/mult 50, L_0x55f6bede4e50, L_0x55f6bede4f80;
L_0x55f6bede5110 .part L_0x55f6bede5020, 20, 25;
S_0x55f6bed5fa80 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bed5e800;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed5fc80 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed5fcc0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed5fd00 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00820 .functor BUFT 25, L_0x55f6bede5480, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed5ff60_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede5200;  1 drivers
v0x55f6bed60040_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede52a0;  1 drivers
v0x55f6bed60120_0 .net *"_ivl_9", 24 0, L_0x55f6bede5480;  1 drivers
v0x55f6bed60210_0 .net/s "a", 24 0, L_0x7f63761935c8;  alias, 1 drivers
v0x55f6bed60300_0 .net/s "b", 24 0, L_0x55f6bede4c70;  alias, 1 drivers
v0x55f6bed60410_0 .net/s "product", 49 0, L_0x55f6bede5340;  1 drivers
v0x55f6bed604f0_0 .net/s "result", 24 0, L_0x55f6bee00820;  alias, 1 drivers
L_0x7f6376193808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed605d0_0 .net "rst", 0 0, L_0x7f6376193808;  1 drivers
L_0x55f6bede5200 .extend/s 50, L_0x7f63761935c8;
L_0x55f6bede52a0 .extend/s 50, L_0x55f6bede4c70;
L_0x55f6bede5340 .arith/mult 50, L_0x55f6bede5200, L_0x55f6bede52a0;
L_0x55f6bede5480 .part L_0x55f6bede5340, 20, 25;
S_0x55f6bed65260 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed565e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bed632d0 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bed63310 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bed63350 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bed63390 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed65ba0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed65c60_0 .net "colour_i", 23 0, L_0x55f6bedfdc30;  alias, 1 drivers
v0x55f6bed65d40_0 .var "colour_o", 23 0;
v0x55f6bed65e30 .array "colour_queue", 0 7, 23 0;
v0x55f6bed65ef0_0 .var "empty_queue", 0 0;
v0x55f6bed66000_0 .var "en", 0 0;
v0x55f6bed660c0_0 .net "fin_flag", 0 0, L_0x55f6bede8b70;  1 drivers
v0x55f6bed66180_0 .var "full_queue", 0 0;
v0x55f6bed66240_0 .var "match", 0 0;
v0x55f6bed66300_0 .var "prev_xpixel", 9 0;
v0x55f6bed663e0_0 .var "read_pointer", 2 0;
v0x55f6bed664c0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed66560_0 .var "write_pointer", 2 0;
v0x55f6bed66640_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed66810_0 .net "xpixel_i", 9 0, v0x55f6bed61880_0;  alias, 1 drivers
v0x55f6bed668d0 .array "xqueue", 0 7, 9 0;
v0x55f6bed66ae0_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed66dc0_0 .net "ypixel_i", 9 0, v0x55f6bed61b10_0;  alias, 1 drivers
v0x55f6bed66ed0 .array "yqueue", 0 7, 9 0;
v0x55f6bed668d0_0 .array/port v0x55f6bed668d0, 0;
E_0x55f6bed5b380/0 .event anyedge, v0x55f6bed663e0_0, v0x55f6bed66560_0, v0x55f6beb7ad90_0, v0x55f6bed668d0_0;
v0x55f6bed668d0_1 .array/port v0x55f6bed668d0, 1;
v0x55f6bed668d0_2 .array/port v0x55f6bed668d0, 2;
v0x55f6bed668d0_3 .array/port v0x55f6bed668d0, 3;
v0x55f6bed668d0_4 .array/port v0x55f6bed668d0, 4;
E_0x55f6bed5b380/1 .event anyedge, v0x55f6bed668d0_1, v0x55f6bed668d0_2, v0x55f6bed668d0_3, v0x55f6bed668d0_4;
v0x55f6bed668d0_5 .array/port v0x55f6bed668d0, 5;
v0x55f6bed668d0_6 .array/port v0x55f6bed668d0, 6;
v0x55f6bed668d0_7 .array/port v0x55f6bed668d0, 7;
E_0x55f6bed5b380/2 .event anyedge, v0x55f6bed668d0_5, v0x55f6bed668d0_6, v0x55f6bed668d0_7, v0x55f6beb74050_0;
v0x55f6bed66ed0_0 .array/port v0x55f6bed66ed0, 0;
v0x55f6bed66ed0_1 .array/port v0x55f6bed66ed0, 1;
v0x55f6bed66ed0_2 .array/port v0x55f6bed66ed0, 2;
v0x55f6bed66ed0_3 .array/port v0x55f6bed66ed0, 3;
E_0x55f6bed5b380/3 .event anyedge, v0x55f6bed66ed0_0, v0x55f6bed66ed0_1, v0x55f6bed66ed0_2, v0x55f6bed66ed0_3;
v0x55f6bed66ed0_4 .array/port v0x55f6bed66ed0, 4;
v0x55f6bed66ed0_5 .array/port v0x55f6bed66ed0, 5;
v0x55f6bed66ed0_6 .array/port v0x55f6bed66ed0, 6;
v0x55f6bed66ed0_7 .array/port v0x55f6bed66ed0, 7;
E_0x55f6bed5b380/4 .event anyedge, v0x55f6bed66ed0_4, v0x55f6bed66ed0_5, v0x55f6bed66ed0_6, v0x55f6bed66ed0_7;
E_0x55f6bed5b380 .event/or E_0x55f6bed5b380/0, E_0x55f6bed5b380/1, E_0x55f6bed5b380/2, E_0x55f6bed5b380/3, E_0x55f6bed5b380/4;
S_0x55f6bed658a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed65260;
 .timescale -9 -12;
v0x55f6bed65aa0_0 .var/2s "i", 31 0;
S_0x55f6bed673d0 .scope generate, "genblk1[8]" "genblk1[8]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bed675d0 .param/l "i" 1 6 61, +C4<01000>;
L_0x7f6376193f10 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed77cc0_0 .net *"_ivl_11", 22 0, L_0x7f6376193f10;  1 drivers
L_0x55f6bedeccd0 .concat [ 9 23 0 0], L_0x55f6bedec0c0, L_0x7f6376193f10;
S_0x55f6bed676b0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed673d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bed67890 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bed678d0 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bed67910 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bed67950 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bed67990 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bede8f50 .functor NOT 1, L_0x55f6bedecc30, C4<0>, C4<0>, C4<0>;
L_0x55f6bedea060 .functor AND 1, v0x55f6bed6ba90_0, L_0x55f6bede8f50, C4<1>, C4<1>;
L_0x55f6bedea120 .functor NOT 1, L_0x55f6bedebef0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedea190 .functor AND 1, L_0x55f6bedea060, L_0x55f6bedea120, C4<1>, C4<1>;
L_0x55f6bedea3a0 .functor OR 1, L_0x55f6bedebb70, L_0x55f6bedebc10, C4<0>, C4<0>;
L_0x55f6bedebf60 .functor OR 1, L_0x55f6bedea3a0, L_0x55f6bedebdb0, C4<0>, C4<0>;
L_0x55f6bedec0c0 .functor BUFZ 9, v0x55f6bed6abf0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedec1d0 .functor AND 1, v0x55f6bed6b6b0_0, L_0x55f6bedec130, C4<1>, C4<1>;
L_0x55f6bedebef0 .functor AND 1, L_0x55f6bedec1d0, L_0x55f6bedec290, C4<1>, C4<1>;
L_0x55f6bedec560 .functor NOT 1, L_0x55f6bedecc30, C4<0>, C4<0>, C4<0>;
L_0x7f6376193d60 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed732e0_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376193d60;  1 drivers
v0x55f6bed733e0_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedeb550;  1 drivers
v0x55f6bed734c0_0 .net *"_ivl_21", 24 0, L_0x55f6bedeb800;  1 drivers
v0x55f6bed73580_0 .net *"_ivl_23", 23 0, L_0x55f6bedeb760;  1 drivers
L_0x7f6376193e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed73660_0 .net *"_ivl_25", 0 0, L_0x7f6376193e80;  1 drivers
L_0x7f6376193d18 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed73790_0 .net *"_ivl_3", 28 0, L_0x7f6376193d18;  1 drivers
v0x55f6bed73870_0 .net *"_ivl_31", 0 0, L_0x55f6bedebb70;  1 drivers
v0x55f6bed73930_0 .net *"_ivl_33", 0 0, L_0x55f6bedebc10;  1 drivers
v0x55f6bed739f0_0 .net *"_ivl_36", 0 0, L_0x55f6bedea3a0;  1 drivers
v0x55f6bed73ab0_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedebd10;  1 drivers
L_0x7f6376193ec8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed73b90_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376193ec8;  1 drivers
v0x55f6bed73c70_0 .net *"_ivl_41", 0 0, L_0x55f6bedebdb0;  1 drivers
v0x55f6bed73d30_0 .net *"_ivl_47", 0 0, L_0x55f6bedec130;  1 drivers
v0x55f6bed73df0_0 .net *"_ivl_5", 0 0, L_0x55f6bede8f50;  1 drivers
v0x55f6bed73ed0_0 .net *"_ivl_50", 0 0, L_0x55f6bedec1d0;  1 drivers
v0x55f6bed73f90_0 .net *"_ivl_51", 0 0, L_0x55f6bedec290;  1 drivers
v0x55f6bed74050_0 .net *"_ivl_7", 0 0, L_0x55f6bedea060;  1 drivers
v0x55f6bed74240_0 .net *"_ivl_9", 0 0, L_0x55f6bedea120;  1 drivers
v0x55f6bed74320_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed743c0_0 .net "curr_iterations", 8 0, v0x55f6bed6abf0_0;  1 drivers
v0x55f6bed74480_0 .net/s "distance", 24 0, L_0x55f6bedeba80;  1 drivers
v0x55f6bed74540_0 .net "distributor_ready", 0 0, L_0x55f6bedebef0;  1 drivers
v0x55f6bed745e0_0 .net "en_pixel_map", 0 0, v0x55f6bed6b6b0_0;  1 drivers
v0x55f6bed746d0_0 .net "en_stage_1", 0 0, v0x55f6bed6b780_0;  1 drivers
v0x55f6bed74770_0 .net "en_stage_2", 0 0, v0x55f6bed6b840_0;  1 drivers
v0x55f6bed74810_0 .net "engine_ready", 0 0, L_0x55f6bedec560;  1 drivers
v0x55f6bed748d0_0 .net "finished", 0 0, L_0x55f6bedebf60;  1 drivers
v0x55f6bed74970_0 .net "full_queue", 0 0, L_0x55f6bedecc30;  1 drivers
v0x55f6bed74a10_0 .net "init", 0 0, v0x55f6bed6ba90_0;  1 drivers
v0x55f6bed74ab0_0 .net "iterations", 8 0, L_0x55f6bedec0c0;  1 drivers
v0x55f6bed74b70_0 .net "iterations_max", 8 0, L_0x55f6bedec660;  1 drivers
v0x55f6bed74c50_0 .var/s "max_distance", 24 0;
v0x55f6bed74d30_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed74dd0_0 .net/s "x", 24 0, v0x55f6bed72bc0_0;  1 drivers
v0x55f6bed74e90_0 .net "x0_", 9 0, v0x55f6bebb9a10_8;  alias, 1 drivers
v0x55f6bed74f30_0 .net/s "x_offset", 24 0, L_0x55f6bedec940;  1 drivers
v0x55f6bed75000_0 .net "xpixel", 9 0, v0x55f6bed726a0_0;  alias, 1 drivers
v0x55f6bed750d0_0 .net/s "y", 24 0, v0x55f6bed72320_0;  1 drivers
v0x55f6bed751a0_0 .net "y0_", 9 0, v0x55f6bebbaed0_8;  alias, 1 drivers
v0x55f6bed75270_0 .net/s "y_offset", 24 0, L_0x55f6bedec9e0;  1 drivers
v0x55f6bed75340_0 .net "ypixel", 9 0, v0x55f6bed72930_0;  alias, 1 drivers
v0x55f6bed75410_0 .net/s "zi", 24 0, v0x55f6bed6d140_0;  1 drivers
v0x55f6bed754b0_0 .net/s "zi2", 24 0, v0x55f6bed6ec50_0;  1 drivers
v0x55f6bed755c0_0 .net/s "zi2_next", 24 0, L_0x55f6bedead10;  1 drivers
v0x55f6bed75680_0 .net/s "zi_next", 24 0, L_0x55f6bedeb940;  1 drivers
v0x55f6bed75790_0 .net "zoom", 2 0, L_0x55f6bedec700;  1 drivers
v0x55f6bed75870_0 .net/s "zr", 24 0, v0x55f6bed6c900_0;  1 drivers
v0x55f6bed75930_0 .net/s "zr2", 24 0, v0x55f6bed6e440_0;  1 drivers
v0x55f6bed75a40_0 .net/s "zr2_next", 24 0, L_0x55f6bedea880;  1 drivers
v0x55f6bed75b00_0 .net/s "zr_next", 24 0, L_0x55f6bedeb5f0;  1 drivers
v0x55f6bed75c10_0 .net/s "zrzi", 24 0, L_0x55f6bedeb3c0;  1 drivers
L_0x55f6bede9f70 .concat [ 3 29 0 0], L_0x55f6bedec700, L_0x7f6376193d18;
L_0x55f6bedea300 .arith/sum 9, v0x55f6bed6abf0_0, L_0x7f6376193d60;
L_0x55f6bedeb550 .arith/sub 25, v0x55f6bed6e440_0, v0x55f6bed6ec50_0;
L_0x55f6bedeb5f0 .arith/sum 25, L_0x55f6bedeb550, v0x55f6bed72bc0_0;
L_0x55f6bedeb760 .part L_0x55f6bedeb3c0, 0, 24;
L_0x55f6bedeb800 .concat [ 1 24 0 0], L_0x7f6376193e80, L_0x55f6bedeb760;
L_0x55f6bedeb940 .arith/sum 25, L_0x55f6bedeb800, v0x55f6bed72320_0;
L_0x55f6bedeba80 .arith/sum 25, v0x55f6bed6e440_0, v0x55f6bed6ec50_0;
L_0x55f6bedebb70 .cmp/gt.s 25, L_0x55f6bedeba80, v0x55f6bed74c50_0;
L_0x55f6bedebc10 .cmp/eq 9, v0x55f6bed6abf0_0, L_0x55f6bedec660;
L_0x55f6bedebd10 .extend/s 32, L_0x55f6bedeba80;
L_0x55f6bedebdb0 .cmp/gt.s 32, L_0x7f6376193ec8, L_0x55f6bedebd10;
L_0x55f6bedec130 .cmp/eq 10, v0x55f6bebb9a10_8, v0x55f6bed726a0_0;
L_0x55f6bedec290 .cmp/eq 10, v0x55f6bebbaed0_8, v0x55f6bed72930_0;
S_0x55f6bed67da0 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed67fa0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed67fe0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed68020 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed68220_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedea4b0;  1 drivers
v0x55f6bed68320_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedea550;  1 drivers
L_0x7f6376193da8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed68400_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376193da8;  1 drivers
v0x55f6bed684f0_0 .net *"_ivl_9", 24 0, L_0x55f6bedea760;  1 drivers
v0x55f6bed685d0_0 .net/s "a", 24 0, v0x55f6bed6c900_0;  alias, 1 drivers
v0x55f6bed68700_0 .net/s "b", 24 0, v0x55f6bed6c900_0;  alias, 1 drivers
v0x55f6bed687c0_0 .net/s "product", 49 0, L_0x55f6bedea5f0;  1 drivers
v0x55f6bed68880_0 .net/s "result", 24 0, L_0x55f6bedea880;  alias, 1 drivers
v0x55f6bed68960_0 .net "rst", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
L_0x55f6bedea4b0 .extend/s 50, v0x55f6bed6c900_0;
L_0x55f6bedea550 .extend/s 50, v0x55f6bed6c900_0;
L_0x55f6bedea5f0 .arith/mult 50, L_0x55f6bedea4b0, L_0x55f6bedea550;
L_0x55f6bedea760 .part L_0x55f6bedea5f0, 20, 25;
L_0x55f6bedea880 .functor MUXZ 25, L_0x55f6bedea760, L_0x7f6376193da8, v0x55f6bed6ba90_0, C4<>;
S_0x55f6bed68ad0 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed68c80 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed68cc0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed68d00 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed68ed0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedea970;  1 drivers
v0x55f6bed68fb0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedeaa10;  1 drivers
L_0x7f6376193df0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed69090_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376193df0;  1 drivers
v0x55f6bed69180_0 .net *"_ivl_9", 24 0, L_0x55f6bedeabf0;  1 drivers
v0x55f6bed69260_0 .net/s "a", 24 0, v0x55f6bed6d140_0;  alias, 1 drivers
v0x55f6bed69390_0 .net/s "b", 24 0, v0x55f6bed6d140_0;  alias, 1 drivers
v0x55f6bed69450_0 .net/s "product", 49 0, L_0x55f6bedeaab0;  1 drivers
v0x55f6bed69510_0 .net/s "result", 24 0, L_0x55f6bedead10;  alias, 1 drivers
v0x55f6bed695f0_0 .net "rst", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
L_0x55f6bedea970 .extend/s 50, v0x55f6bed6d140_0;
L_0x55f6bedeaa10 .extend/s 50, v0x55f6bed6d140_0;
L_0x55f6bedeaab0 .arith/mult 50, L_0x55f6bedea970, L_0x55f6bedeaa10;
L_0x55f6bedeabf0 .part L_0x55f6bedeaab0, 20, 25;
L_0x55f6bedead10 .functor MUXZ 25, L_0x55f6bedeabf0, L_0x7f6376193df0, v0x55f6bed6ba90_0, C4<>;
S_0x55f6bed697e0 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed69970 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed699b0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed699f0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed69c80_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedeae00;  1 drivers
v0x55f6bed69d60_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedeafb0;  1 drivers
L_0x7f6376193e38 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed69e40_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376193e38;  1 drivers
v0x55f6bed69f30_0 .net *"_ivl_9", 24 0, L_0x55f6bedeb2a0;  1 drivers
v0x55f6bed6a010_0 .net/s "a", 24 0, v0x55f6bed6c900_0;  alias, 1 drivers
v0x55f6bed6a170_0 .net/s "b", 24 0, v0x55f6bed6d140_0;  alias, 1 drivers
v0x55f6bed6a280_0 .net/s "product", 49 0, L_0x55f6bedeb160;  1 drivers
v0x55f6bed6a360_0 .net/s "result", 24 0, L_0x55f6bedeb3c0;  alias, 1 drivers
v0x55f6bed6a440_0 .net "rst", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
L_0x55f6bedeae00 .extend/s 50, v0x55f6bed6c900_0;
L_0x55f6bedeafb0 .extend/s 50, v0x55f6bed6d140_0;
L_0x55f6bedeb160 .arith/mult 50, L_0x55f6bedeae00, L_0x55f6bedeafb0;
L_0x55f6bedeb2a0 .part L_0x55f6bedeb160, 20, 25;
L_0x55f6bedeb3c0 .functor MUXZ 25, L_0x55f6bedeb2a0, L_0x7f6376193e38, v0x55f6bed6ba90_0, C4<>;
S_0x55f6bed6a5f0 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed6a7d0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed6a9b0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6aa70_0 .net "en", 0 0, v0x55f6bed6b840_0;  alias, 1 drivers
v0x55f6bed6ab30_0 .net "in", 8 0, L_0x55f6bedea300;  1 drivers
v0x55f6bed6abf0_0 .var "out", 8 0;
v0x55f6bed6acd0_0 .net "rst", 0 0, L_0x55f6bedea190;  1 drivers
S_0x55f6bed6ae80 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed6b0b0 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed6b0f0 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed6b130 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed6b170 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed6b530_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6b5f0_0 .net "distributor_ready", 0 0, L_0x55f6bedebef0;  alias, 1 drivers
v0x55f6bed6b6b0_0 .var "en_pixel_map", 0 0;
v0x55f6bed6b780_0 .var "en_stage_1", 0 0;
v0x55f6bed6b840_0 .var "en_stage_2", 0 0;
v0x55f6bed6b930_0 .net "finished", 0 0, L_0x55f6bedebf60;  alias, 1 drivers
v0x55f6bed6b9d0_0 .net "full_queue", 0 0, L_0x55f6bedecc30;  alias, 1 drivers
v0x55f6bed6ba90_0 .var "init", 0 0;
v0x55f6bed6bb30_0 .var "next", 1 0;
v0x55f6bed6bc10_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed6bcb0_0 .var "state", 1 0;
E_0x55f6bed6b4b0 .event anyedge, v0x55f6bed6bcb0_0, v0x55f6bed6b9d0_0, v0x55f6bed6b930_0;
S_0x55f6bed6beb0 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed6c040 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed6d390_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6d450_0 .net "en", 0 0, v0x55f6bed6b780_0;  alias, 1 drivers
v0x55f6bed6d510_0 .net "reset", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
v0x55f6bed6d5b0_0 .net "zi", 24 0, v0x55f6bed6d140_0;  alias, 1 drivers
v0x55f6bed6d650_0 .net "zi_next", 24 0, L_0x55f6bedeb940;  alias, 1 drivers
v0x55f6bed6d6f0_0 .net "zr", 24 0, v0x55f6bed6c900_0;  alias, 1 drivers
v0x55f6bed6d820_0 .net "zr_next", 24 0, L_0x55f6bedeb5f0;  alias, 1 drivers
S_0x55f6bed6c2d0 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed6beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed6c4d0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed6c680_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6c740_0 .net "en", 0 0, v0x55f6bed6b780_0;  alias, 1 drivers
v0x55f6bed6c830_0 .net "in", 24 0, L_0x55f6bedeb5f0;  alias, 1 drivers
v0x55f6bed6c900_0 .var "out", 24 0;
v0x55f6bed6c9a0_0 .net "rst", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
S_0x55f6bed6cb30 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed6beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed6cce0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed6cef0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6cf90_0 .net "en", 0 0, v0x55f6bed6b780_0;  alias, 1 drivers
v0x55f6bed6d0a0_0 .net "in", 24 0, L_0x55f6bedeb940;  alias, 1 drivers
v0x55f6bed6d140_0 .var "out", 24 0;
v0x55f6bed6d200_0 .net "rst", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
S_0x55f6bed6da10 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed6dba0 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bed6ef90_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6f050_0 .net "en", 0 0, v0x55f6bed6b840_0;  alias, 1 drivers
v0x55f6bed6f110_0 .net "reset", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
v0x55f6bed6f1b0_0 .net "zi2", 24 0, v0x55f6bed6ec50_0;  alias, 1 drivers
v0x55f6bed6f280_0 .net "zi2_next", 24 0, L_0x55f6bedead10;  alias, 1 drivers
v0x55f6bed6f370_0 .net "zr2", 24 0, v0x55f6bed6e440_0;  alias, 1 drivers
v0x55f6bed6f410_0 .net "zr2_next", 24 0, L_0x55f6bedea880;  alias, 1 drivers
S_0x55f6bed6ddf0 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed6da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed6dff0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed6e1a0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6e260_0 .net "en", 0 0, v0x55f6bed6b840_0;  alias, 1 drivers
v0x55f6bed6e370_0 .net "in", 24 0, L_0x55f6bedea880;  alias, 1 drivers
v0x55f6bed6e440_0 .var "out", 24 0;
v0x55f6bed6e4e0_0 .net "rst", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
S_0x55f6bed6e670 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed6da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed6e870 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed6e9f0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed6ea90_0 .net "en", 0 0, v0x55f6bed6b840_0;  alias, 1 drivers
v0x55f6bed6eb50_0 .net "in", 24 0, L_0x55f6bedead10;  alias, 1 drivers
v0x55f6bed6ec50_0 .var "out", 24 0;
v0x55f6bed6ecf0_0 .net "rst", 0 0, v0x55f6bed6ba90_0;  alias, 1 drivers
S_0x55f6bed6f620 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed676b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bed6f800 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bed6f840 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bed6f880 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f6376193b68 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed71530_0 .net/2u *"_ivl_12", 14 0, L_0x7f6376193b68;  1 drivers
v0x55f6bed71630_0 .net *"_ivl_14", 24 0, L_0x55f6bede9150;  1 drivers
v0x55f6bed71710_0 .net *"_ivl_18", 10 0, L_0x55f6bede9240;  1 drivers
L_0x7f6376193bb0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed717d0_0 .net *"_ivl_20", 13 0, L_0x7f6376193bb0;  1 drivers
L_0x7f6376193bf8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed718b0_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376193bf8;  1 drivers
v0x55f6bed719e0_0 .net *"_ivl_24", 24 0, L_0x55f6bede94f0;  1 drivers
v0x55f6bed71ac0_0 .net *"_ivl_28", 10 0, L_0x55f6bede95e0;  1 drivers
L_0x7f6376193ad8 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed71ba0_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376193ad8;  1 drivers
L_0x7f6376193c40 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed71c80_0 .net *"_ivl_30", 13 0, L_0x7f6376193c40;  1 drivers
L_0x7f6376193b20 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed71df0_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376193b20;  1 drivers
v0x55f6bed71ed0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed71f70_0 .net "distributor_ready", 0 0, L_0x55f6bedebef0;  alias, 1 drivers
v0x55f6bed72010_0 .net "en", 0 0, v0x55f6bed6b6b0_0;  alias, 1 drivers
v0x55f6bed720e0_0 .net "full_queue", 0 0, L_0x55f6bedecc30;  alias, 1 drivers
v0x55f6bed721b0_0 .net/s "i_gradient", 24 0, L_0x55f6bee00a40;  1 drivers
v0x55f6bed72280_0 .net/s "i_min", 24 0, L_0x55f6bede9010;  1 drivers
v0x55f6bed72320_0 .var/s "imag_y", 24 0;
v0x55f6bed724f0_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bede9360;  1 drivers
v0x55f6bed725e0_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_8;  alias, 1 drivers
v0x55f6bed726a0_0 .var "pixel_x_out", 9 0;
v0x55f6bed72780_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bede96d0;  1 drivers
v0x55f6bed72870_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_8;  alias, 1 drivers
v0x55f6bed72930_0 .var "pixel_y_out", 9 0;
v0x55f6bed72a10_0 .net/s "r_gradient", 24 0, L_0x55f6bee00930;  1 drivers
v0x55f6bed72b00_0 .net/s "r_min", 24 0, L_0x55f6bede8eb0;  1 drivers
v0x55f6bed72bc0_0 .var/s "real_x", 24 0;
v0x55f6bed72ca0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376193a90 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bed72d40_0 .net/s "scale_factor", 24 0, L_0x7f6376193a90;  1 drivers
v0x55f6bed72e00_0 .net/s "x_offset", 24 0, L_0x55f6bedec940;  alias, 1 drivers
v0x55f6bed72ee0_0 .net/s "y_offset", 24 0, L_0x55f6bedec9e0;  alias, 1 drivers
v0x55f6bed72fc0_0 .net "zoom", 31 0, L_0x55f6bede9f70;  1 drivers
L_0x55f6bede8eb0 .arith/sum 25, L_0x55f6bedec940, L_0x7f6376193ad8;
L_0x55f6bede9010 .arith/sum 25, L_0x55f6bedec9e0, L_0x7f6376193b20;
L_0x55f6bede9150 .concat [ 10 15 0 0], v0x55f6bebb9a10_8, L_0x7f6376193b68;
L_0x55f6bede9240 .part L_0x55f6bede9150, 0, 11;
L_0x55f6bede9360 .concat [ 14 11 0 0], L_0x7f6376193bb0, L_0x55f6bede9240;
L_0x55f6bede94f0 .concat [ 10 15 0 0], v0x55f6bebbaed0_8, L_0x7f6376193bf8;
L_0x55f6bede95e0 .part L_0x55f6bede94f0, 0, 11;
L_0x55f6bede96d0 .concat [ 14 11 0 0], L_0x7f6376193c40, L_0x55f6bede95e0;
S_0x55f6bed6fc40 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bed6f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed6fe40 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed6fe80 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed6fec0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00930 .functor BUFT 25, L_0x55f6bede9ae0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed700c0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede98b0;  1 drivers
v0x55f6bed701c0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede9950;  1 drivers
v0x55f6bed702a0_0 .net *"_ivl_9", 24 0, L_0x55f6bede9ae0;  1 drivers
v0x55f6bed70390_0 .net/s "a", 24 0, L_0x7f6376193a90;  alias, 1 drivers
v0x55f6bed70470_0 .net/s "b", 24 0, L_0x55f6bede9360;  alias, 1 drivers
v0x55f6bed705a0_0 .net/s "product", 49 0, L_0x55f6bede99f0;  1 drivers
v0x55f6bed70680_0 .net/s "result", 24 0, L_0x55f6bee00930;  alias, 1 drivers
L_0x7f6376193c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed70760_0 .net "rst", 0 0, L_0x7f6376193c88;  1 drivers
L_0x55f6bede98b0 .extend/s 50, L_0x7f6376193a90;
L_0x55f6bede9950 .extend/s 50, L_0x55f6bede9360;
L_0x55f6bede99f0 .arith/mult 50, L_0x55f6bede98b0, L_0x55f6bede9950;
L_0x55f6bede9ae0 .part L_0x55f6bede99f0, 20, 25;
S_0x55f6bed708a0 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bed6f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed70aa0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed70ae0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed70b20 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00a40 .functor BUFT 25, L_0x55f6bede9e50, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed70d80_0 .net/s *"_ivl_0", 49 0, L_0x55f6bede9bd0;  1 drivers
v0x55f6bed70e60_0 .net/s *"_ivl_2", 49 0, L_0x55f6bede9c70;  1 drivers
v0x55f6bed70f40_0 .net *"_ivl_9", 24 0, L_0x55f6bede9e50;  1 drivers
v0x55f6bed71030_0 .net/s "a", 24 0, L_0x7f6376193a90;  alias, 1 drivers
v0x55f6bed71120_0 .net/s "b", 24 0, L_0x55f6bede96d0;  alias, 1 drivers
v0x55f6bed71230_0 .net/s "product", 49 0, L_0x55f6bede9d10;  1 drivers
v0x55f6bed71310_0 .net/s "result", 24 0, L_0x55f6bee00a40;  alias, 1 drivers
L_0x7f6376193cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed713f0_0 .net "rst", 0 0, L_0x7f6376193cd0;  1 drivers
L_0x55f6bede9bd0 .extend/s 50, L_0x7f6376193a90;
L_0x55f6bede9c70 .extend/s 50, L_0x55f6bede96d0;
L_0x55f6bede9d10 .arith/mult 50, L_0x55f6bede9bd0, L_0x55f6bede9c70;
L_0x55f6bede9e50 .part L_0x55f6bede9d10, 20, 25;
S_0x55f6bed75e70 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed673d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bed740f0 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bed74130 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bed74170 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bed741b0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed767b0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed76870_0 .net "colour_i", 23 0, L_0x55f6bedfda20;  alias, 1 drivers
v0x55f6bed76950_0 .var "colour_o", 23 0;
v0x55f6bed76a40 .array "colour_queue", 0 7, 23 0;
v0x55f6bed76b00_0 .var "empty_queue", 0 0;
v0x55f6bed76c10_0 .var "en", 0 0;
v0x55f6bed76cd0_0 .net "fin_flag", 0 0, L_0x55f6bedecd70;  1 drivers
v0x55f6bed76d90_0 .var "full_queue", 0 0;
v0x55f6bed76e50_0 .var "match", 0 0;
v0x55f6bed76f10_0 .var "prev_xpixel", 9 0;
v0x55f6bed76ff0_0 .var "read_pointer", 2 0;
v0x55f6bed770d0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed77170_0 .var "write_pointer", 2 0;
v0x55f6bed77250_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed77310_0 .net "xpixel_i", 9 0, v0x55f6bed726a0_0;  alias, 1 drivers
v0x55f6bed773d0 .array "xqueue", 0 7, 9 0;
v0x55f6bed775e0_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed777b0_0 .net "ypixel_i", 9 0, v0x55f6bed72930_0;  alias, 1 drivers
v0x55f6bed778c0 .array "yqueue", 0 7, 9 0;
v0x55f6bed773d0_0 .array/port v0x55f6bed773d0, 0;
E_0x55f6bed6c1a0/0 .event anyedge, v0x55f6bed76ff0_0, v0x55f6bed77170_0, v0x55f6beb7ad90_0, v0x55f6bed773d0_0;
v0x55f6bed773d0_1 .array/port v0x55f6bed773d0, 1;
v0x55f6bed773d0_2 .array/port v0x55f6bed773d0, 2;
v0x55f6bed773d0_3 .array/port v0x55f6bed773d0, 3;
v0x55f6bed773d0_4 .array/port v0x55f6bed773d0, 4;
E_0x55f6bed6c1a0/1 .event anyedge, v0x55f6bed773d0_1, v0x55f6bed773d0_2, v0x55f6bed773d0_3, v0x55f6bed773d0_4;
v0x55f6bed773d0_5 .array/port v0x55f6bed773d0, 5;
v0x55f6bed773d0_6 .array/port v0x55f6bed773d0, 6;
v0x55f6bed773d0_7 .array/port v0x55f6bed773d0, 7;
E_0x55f6bed6c1a0/2 .event anyedge, v0x55f6bed773d0_5, v0x55f6bed773d0_6, v0x55f6bed773d0_7, v0x55f6beb74050_0;
v0x55f6bed778c0_0 .array/port v0x55f6bed778c0, 0;
v0x55f6bed778c0_1 .array/port v0x55f6bed778c0, 1;
v0x55f6bed778c0_2 .array/port v0x55f6bed778c0, 2;
v0x55f6bed778c0_3 .array/port v0x55f6bed778c0, 3;
E_0x55f6bed6c1a0/3 .event anyedge, v0x55f6bed778c0_0, v0x55f6bed778c0_1, v0x55f6bed778c0_2, v0x55f6bed778c0_3;
v0x55f6bed778c0_4 .array/port v0x55f6bed778c0, 4;
v0x55f6bed778c0_5 .array/port v0x55f6bed778c0, 5;
v0x55f6bed778c0_6 .array/port v0x55f6bed778c0, 6;
v0x55f6bed778c0_7 .array/port v0x55f6bed778c0, 7;
E_0x55f6bed6c1a0/4 .event anyedge, v0x55f6bed778c0_4, v0x55f6bed778c0_5, v0x55f6bed778c0_6, v0x55f6bed778c0_7;
E_0x55f6bed6c1a0 .event/or E_0x55f6bed6c1a0/0, E_0x55f6bed6c1a0/1, E_0x55f6bed6c1a0/2, E_0x55f6bed6c1a0/3, E_0x55f6bed6c1a0/4;
S_0x55f6bed764b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed75e70;
 .timescale -9 -12;
v0x55f6bed766b0_0 .var/2s "i", 31 0;
S_0x55f6bed77dc0 .scope generate, "genblk1[9]" "genblk1[9]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bed77fc0 .param/l "i" 1 6 61, +C4<01001>;
L_0x7f63761943d8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed889e0_0 .net *"_ivl_11", 22 0, L_0x7f63761943d8;  1 drivers
L_0x55f6bedf11b0 .concat [ 9 23 0 0], L_0x55f6bedf0390, L_0x7f63761943d8;
S_0x55f6bed780a0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed77dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bed78280 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bed782c0 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bed78300 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bed78340 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bed78380 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6beded070 .functor NOT 1, L_0x55f6bedf1110, C4<0>, C4<0>, C4<0>;
L_0x55f6bedee210 .functor AND 1, v0x55f6bed7c5a0_0, L_0x55f6beded070, C4<1>, C4<1>;
L_0x55f6bedee2d0 .functor NOT 1, L_0x55f6bedf01c0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedee340 .functor AND 1, L_0x55f6bedee210, L_0x55f6bedee2d0, C4<1>, C4<1>;
L_0x55f6bedee550 .functor OR 1, L_0x55f6bedefe40, L_0x55f6bedefee0, C4<0>, C4<0>;
L_0x55f6bedf0230 .functor OR 1, L_0x55f6bedee550, L_0x55f6bedf0080, C4<0>, C4<0>;
L_0x55f6bedf0390 .functor BUFZ 9, v0x55f6bed7b700_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedf0650 .functor AND 1, v0x55f6bed7c1c0_0, L_0x55f6bedf0490, C4<1>, C4<1>;
L_0x55f6bedf01c0 .functor AND 1, L_0x55f6bedf0650, L_0x55f6bedf0710, C4<1>, C4<1>;
L_0x55f6bedf09e0 .functor NOT 1, L_0x55f6bedf1110, C4<0>, C4<0>, C4<0>;
L_0x7f6376194228 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed83df0_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376194228;  1 drivers
v0x55f6bed83ef0_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedef820;  1 drivers
v0x55f6bed83fd0_0 .net *"_ivl_21", 24 0, L_0x55f6bedefad0;  1 drivers
v0x55f6bed84090_0 .net *"_ivl_23", 23 0, L_0x55f6bedefa30;  1 drivers
L_0x7f6376194348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed84170_0 .net *"_ivl_25", 0 0, L_0x7f6376194348;  1 drivers
L_0x7f63761941e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed842a0_0 .net *"_ivl_3", 28 0, L_0x7f63761941e0;  1 drivers
v0x55f6bed84380_0 .net *"_ivl_31", 0 0, L_0x55f6bedefe40;  1 drivers
v0x55f6bed84440_0 .net *"_ivl_33", 0 0, L_0x55f6bedefee0;  1 drivers
v0x55f6bed84500_0 .net *"_ivl_36", 0 0, L_0x55f6bedee550;  1 drivers
v0x55f6bed845c0_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedeffe0;  1 drivers
L_0x7f6376194390 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed846a0_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376194390;  1 drivers
v0x55f6bed84780_0 .net *"_ivl_41", 0 0, L_0x55f6bedf0080;  1 drivers
v0x55f6bed84840_0 .net *"_ivl_47", 0 0, L_0x55f6bedf0490;  1 drivers
v0x55f6bed84900_0 .net *"_ivl_5", 0 0, L_0x55f6beded070;  1 drivers
v0x55f6bed849e0_0 .net *"_ivl_50", 0 0, L_0x55f6bedf0650;  1 drivers
v0x55f6bed84aa0_0 .net *"_ivl_51", 0 0, L_0x55f6bedf0710;  1 drivers
v0x55f6bed84b60_0 .net *"_ivl_7", 0 0, L_0x55f6bedee210;  1 drivers
v0x55f6bed84d50_0 .net *"_ivl_9", 0 0, L_0x55f6bedee2d0;  1 drivers
v0x55f6bed84e30_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed84ed0_0 .net "curr_iterations", 8 0, v0x55f6bed7b700_0;  1 drivers
v0x55f6bed84f90_0 .net/s "distance", 24 0, L_0x55f6bedefd50;  1 drivers
v0x55f6bed85050_0 .net "distributor_ready", 0 0, L_0x55f6bedf01c0;  1 drivers
v0x55f6bed850f0_0 .net "en_pixel_map", 0 0, v0x55f6bed7c1c0_0;  1 drivers
v0x55f6bed851e0_0 .net "en_stage_1", 0 0, v0x55f6bed7c290_0;  1 drivers
v0x55f6bed85280_0 .net "en_stage_2", 0 0, v0x55f6bed7c350_0;  1 drivers
v0x55f6bed85320_0 .net "engine_ready", 0 0, L_0x55f6bedf09e0;  1 drivers
v0x55f6bed853e0_0 .net "finished", 0 0, L_0x55f6bedf0230;  1 drivers
v0x55f6bed85480_0 .net "full_queue", 0 0, L_0x55f6bedf1110;  1 drivers
v0x55f6bed85520_0 .net "init", 0 0, v0x55f6bed7c5a0_0;  1 drivers
v0x55f6bed855c0_0 .net "iterations", 8 0, L_0x55f6bedf0390;  1 drivers
v0x55f6bed85680_0 .net "iterations_max", 8 0, L_0x55f6bedf0ae0;  1 drivers
v0x55f6bed85760_0 .var/s "max_distance", 24 0;
v0x55f6bed85840_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed85af0_0 .net/s "x", 24 0, v0x55f6bed836d0_0;  1 drivers
v0x55f6bed85bb0_0 .net "x0_", 9 0, v0x55f6bebb9a10_9;  alias, 1 drivers
v0x55f6bed85c50_0 .net/s "x_offset", 24 0, L_0x55f6bedf0df0;  1 drivers
v0x55f6bed85d20_0 .net "xpixel", 9 0, v0x55f6bed831b0_0;  alias, 1 drivers
v0x55f6bed85df0_0 .net/s "y", 24 0, v0x55f6bed82e30_0;  1 drivers
v0x55f6bed85ec0_0 .net "y0_", 9 0, v0x55f6bebbaed0_9;  alias, 1 drivers
v0x55f6bed85f90_0 .net/s "y_offset", 24 0, L_0x55f6bedf0e90;  1 drivers
v0x55f6bed86060_0 .net "ypixel", 9 0, v0x55f6bed83440_0;  alias, 1 drivers
v0x55f6bed86130_0 .net/s "zi", 24 0, v0x55f6bed7dc50_0;  1 drivers
v0x55f6bed861d0_0 .net/s "zi2", 24 0, v0x55f6bed7f760_0;  1 drivers
v0x55f6bed862e0_0 .net/s "zi2_next", 24 0, L_0x55f6bedeef50;  1 drivers
v0x55f6bed863a0_0 .net/s "zi_next", 24 0, L_0x55f6bedefc10;  1 drivers
v0x55f6bed864b0_0 .net "zoom", 2 0, L_0x55f6bedf0b80;  1 drivers
v0x55f6bed86590_0 .net/s "zr", 24 0, v0x55f6bed7d410_0;  1 drivers
v0x55f6bed86650_0 .net/s "zr2", 24 0, v0x55f6bed7ef50_0;  1 drivers
v0x55f6bed86760_0 .net/s "zr2_next", 24 0, L_0x55f6bedeea30;  1 drivers
v0x55f6bed86820_0 .net/s "zr_next", 24 0, L_0x55f6bedef8c0;  1 drivers
v0x55f6bed86930_0 .net/s "zrzi", 24 0, L_0x55f6bedef690;  1 drivers
L_0x55f6bedee120 .concat [ 3 29 0 0], L_0x55f6bedf0b80, L_0x7f63761941e0;
L_0x55f6bedee4b0 .arith/sum 9, v0x55f6bed7b700_0, L_0x7f6376194228;
L_0x55f6bedef820 .arith/sub 25, v0x55f6bed7ef50_0, v0x55f6bed7f760_0;
L_0x55f6bedef8c0 .arith/sum 25, L_0x55f6bedef820, v0x55f6bed836d0_0;
L_0x55f6bedefa30 .part L_0x55f6bedef690, 0, 24;
L_0x55f6bedefad0 .concat [ 1 24 0 0], L_0x7f6376194348, L_0x55f6bedefa30;
L_0x55f6bedefc10 .arith/sum 25, L_0x55f6bedefad0, v0x55f6bed82e30_0;
L_0x55f6bedefd50 .arith/sum 25, v0x55f6bed7ef50_0, v0x55f6bed7f760_0;
L_0x55f6bedefe40 .cmp/gt.s 25, L_0x55f6bedefd50, v0x55f6bed85760_0;
L_0x55f6bedefee0 .cmp/eq 9, v0x55f6bed7b700_0, L_0x55f6bedf0ae0;
L_0x55f6bedeffe0 .extend/s 32, L_0x55f6bedefd50;
L_0x55f6bedf0080 .cmp/gt.s 32, L_0x7f6376194390, L_0x55f6bedeffe0;
L_0x55f6bedf0490 .cmp/eq 10, v0x55f6bebb9a10_9, v0x55f6bed831b0_0;
L_0x55f6bedf0710 .cmp/eq 10, v0x55f6bebbaed0_9, v0x55f6bed83440_0;
S_0x55f6bed78790 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed78990 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed789d0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed78a10 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed78c10_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedee660;  1 drivers
v0x55f6bed78d10_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedee700;  1 drivers
L_0x7f6376194270 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed78df0_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376194270;  1 drivers
v0x55f6bed78ee0_0 .net *"_ivl_9", 24 0, L_0x55f6bedee910;  1 drivers
v0x55f6bed78fc0_0 .net/s "a", 24 0, v0x55f6bed7d410_0;  alias, 1 drivers
v0x55f6bed790f0_0 .net/s "b", 24 0, v0x55f6bed7d410_0;  alias, 1 drivers
v0x55f6bed791b0_0 .net/s "product", 49 0, L_0x55f6bedee7a0;  1 drivers
v0x55f6bed79270_0 .net/s "result", 24 0, L_0x55f6bedeea30;  alias, 1 drivers
v0x55f6bed79350_0 .net "rst", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
L_0x55f6bedee660 .extend/s 50, v0x55f6bed7d410_0;
L_0x55f6bedee700 .extend/s 50, v0x55f6bed7d410_0;
L_0x55f6bedee7a0 .arith/mult 50, L_0x55f6bedee660, L_0x55f6bedee700;
L_0x55f6bedee910 .part L_0x55f6bedee7a0, 20, 25;
L_0x55f6bedeea30 .functor MUXZ 25, L_0x55f6bedee910, L_0x7f6376194270, v0x55f6bed7c5a0_0, C4<>;
S_0x55f6bed79550 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed79700 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed79740 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed79780 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed799e0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedeebb0;  1 drivers
v0x55f6bed79ac0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedeec50;  1 drivers
L_0x7f63761942b8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed79ba0_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761942b8;  1 drivers
v0x55f6bed79c90_0 .net *"_ivl_9", 24 0, L_0x55f6bedeee30;  1 drivers
v0x55f6bed79d70_0 .net/s "a", 24 0, v0x55f6bed7dc50_0;  alias, 1 drivers
v0x55f6bed79ea0_0 .net/s "b", 24 0, v0x55f6bed7dc50_0;  alias, 1 drivers
v0x55f6bed79f60_0 .net/s "product", 49 0, L_0x55f6bedeecf0;  1 drivers
v0x55f6bed7a020_0 .net/s "result", 24 0, L_0x55f6bedeef50;  alias, 1 drivers
v0x55f6bed7a100_0 .net "rst", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
L_0x55f6bedeebb0 .extend/s 50, v0x55f6bed7dc50_0;
L_0x55f6bedeec50 .extend/s 50, v0x55f6bed7dc50_0;
L_0x55f6bedeecf0 .arith/mult 50, L_0x55f6bedeebb0, L_0x55f6bedeec50;
L_0x55f6bedeee30 .part L_0x55f6bedeecf0, 20, 25;
L_0x55f6bedeef50 .functor MUXZ 25, L_0x55f6bedeee30, L_0x7f63761942b8, v0x55f6bed7c5a0_0, C4<>;
S_0x55f6bed7a2f0 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed7a480 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed7a4c0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed7a500 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed7a790_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedef0d0;  1 drivers
v0x55f6bed7a870_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedef280;  1 drivers
L_0x7f6376194300 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed7a950_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376194300;  1 drivers
v0x55f6bed7aa40_0 .net *"_ivl_9", 24 0, L_0x55f6bedef570;  1 drivers
v0x55f6bed7ab20_0 .net/s "a", 24 0, v0x55f6bed7d410_0;  alias, 1 drivers
v0x55f6bed7ac80_0 .net/s "b", 24 0, v0x55f6bed7dc50_0;  alias, 1 drivers
v0x55f6bed7ad90_0 .net/s "product", 49 0, L_0x55f6bedef430;  1 drivers
v0x55f6bed7ae70_0 .net/s "result", 24 0, L_0x55f6bedef690;  alias, 1 drivers
v0x55f6bed7af50_0 .net "rst", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
L_0x55f6bedef0d0 .extend/s 50, v0x55f6bed7d410_0;
L_0x55f6bedef280 .extend/s 50, v0x55f6bed7dc50_0;
L_0x55f6bedef430 .arith/mult 50, L_0x55f6bedef0d0, L_0x55f6bedef280;
L_0x55f6bedef570 .part L_0x55f6bedef430, 20, 25;
L_0x55f6bedef690 .functor MUXZ 25, L_0x55f6bedef570, L_0x7f6376194300, v0x55f6bed7c5a0_0, C4<>;
S_0x55f6bed7b100 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed7b2e0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed7b4c0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7b580_0 .net "en", 0 0, v0x55f6bed7c350_0;  alias, 1 drivers
v0x55f6bed7b640_0 .net "in", 8 0, L_0x55f6bedee4b0;  1 drivers
v0x55f6bed7b700_0 .var "out", 8 0;
v0x55f6bed7b7e0_0 .net "rst", 0 0, L_0x55f6bedee340;  1 drivers
S_0x55f6bed7b990 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed7bbc0 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed7bc00 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed7bc40 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed7bc80 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed7c040_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7c100_0 .net "distributor_ready", 0 0, L_0x55f6bedf01c0;  alias, 1 drivers
v0x55f6bed7c1c0_0 .var "en_pixel_map", 0 0;
v0x55f6bed7c290_0 .var "en_stage_1", 0 0;
v0x55f6bed7c350_0 .var "en_stage_2", 0 0;
v0x55f6bed7c440_0 .net "finished", 0 0, L_0x55f6bedf0230;  alias, 1 drivers
v0x55f6bed7c4e0_0 .net "full_queue", 0 0, L_0x55f6bedf1110;  alias, 1 drivers
v0x55f6bed7c5a0_0 .var "init", 0 0;
v0x55f6bed7c640_0 .var "next", 1 0;
v0x55f6bed7c720_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed7c7c0_0 .var "state", 1 0;
E_0x55f6bed7bfc0 .event anyedge, v0x55f6bed7c7c0_0, v0x55f6bed7c4e0_0, v0x55f6bed7c440_0;
S_0x55f6bed7c9c0 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed7cb50 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed7dea0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7df60_0 .net "en", 0 0, v0x55f6bed7c290_0;  alias, 1 drivers
v0x55f6bed7e020_0 .net "reset", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
v0x55f6bed7e0c0_0 .net "zi", 24 0, v0x55f6bed7dc50_0;  alias, 1 drivers
v0x55f6bed7e160_0 .net "zi_next", 24 0, L_0x55f6bedefc10;  alias, 1 drivers
v0x55f6bed7e200_0 .net "zr", 24 0, v0x55f6bed7d410_0;  alias, 1 drivers
v0x55f6bed7e330_0 .net "zr_next", 24 0, L_0x55f6bedef8c0;  alias, 1 drivers
S_0x55f6bed7cde0 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed7c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed7cfe0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed7d190_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7d250_0 .net "en", 0 0, v0x55f6bed7c290_0;  alias, 1 drivers
v0x55f6bed7d340_0 .net "in", 24 0, L_0x55f6bedef8c0;  alias, 1 drivers
v0x55f6bed7d410_0 .var "out", 24 0;
v0x55f6bed7d4b0_0 .net "rst", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
S_0x55f6bed7d640 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed7c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed7d7f0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed7da00_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7daa0_0 .net "en", 0 0, v0x55f6bed7c290_0;  alias, 1 drivers
v0x55f6bed7dbb0_0 .net "in", 24 0, L_0x55f6bedefc10;  alias, 1 drivers
v0x55f6bed7dc50_0 .var "out", 24 0;
v0x55f6bed7dd10_0 .net "rst", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
S_0x55f6bed7e520 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed7e6b0 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bed7faa0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7fb60_0 .net "en", 0 0, v0x55f6bed7c350_0;  alias, 1 drivers
v0x55f6bed7fc20_0 .net "reset", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
v0x55f6bed7fcc0_0 .net "zi2", 24 0, v0x55f6bed7f760_0;  alias, 1 drivers
v0x55f6bed7fd90_0 .net "zi2_next", 24 0, L_0x55f6bedeef50;  alias, 1 drivers
v0x55f6bed7fe80_0 .net "zr2", 24 0, v0x55f6bed7ef50_0;  alias, 1 drivers
v0x55f6bed7ff20_0 .net "zr2_next", 24 0, L_0x55f6bedeea30;  alias, 1 drivers
S_0x55f6bed7e900 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed7e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed7eb00 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed7ecb0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7ed70_0 .net "en", 0 0, v0x55f6bed7c350_0;  alias, 1 drivers
v0x55f6bed7ee80_0 .net "in", 24 0, L_0x55f6bedeea30;  alias, 1 drivers
v0x55f6bed7ef50_0 .var "out", 24 0;
v0x55f6bed7eff0_0 .net "rst", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
S_0x55f6bed7f180 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed7e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed7f380 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed7f500_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed7f5a0_0 .net "en", 0 0, v0x55f6bed7c350_0;  alias, 1 drivers
v0x55f6bed7f660_0 .net "in", 24 0, L_0x55f6bedeef50;  alias, 1 drivers
v0x55f6bed7f760_0 .var "out", 24 0;
v0x55f6bed7f800_0 .net "rst", 0 0, v0x55f6bed7c5a0_0;  alias, 1 drivers
S_0x55f6bed80130 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed780a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bed80310 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bed80350 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bed80390 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f6376194030 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed82040_0 .net/2u *"_ivl_12", 14 0, L_0x7f6376194030;  1 drivers
v0x55f6bed82140_0 .net *"_ivl_14", 24 0, L_0x55f6beded270;  1 drivers
v0x55f6bed82220_0 .net *"_ivl_18", 10 0, L_0x55f6beded360;  1 drivers
L_0x7f6376194078 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed822e0_0 .net *"_ivl_20", 13 0, L_0x7f6376194078;  1 drivers
L_0x7f63761940c0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed823c0_0 .net/2u *"_ivl_22", 14 0, L_0x7f63761940c0;  1 drivers
v0x55f6bed824f0_0 .net *"_ivl_24", 24 0, L_0x55f6beded610;  1 drivers
v0x55f6bed825d0_0 .net *"_ivl_28", 10 0, L_0x55f6beded700;  1 drivers
L_0x7f6376193fa0 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed826b0_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376193fa0;  1 drivers
L_0x7f6376194108 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed82790_0 .net *"_ivl_30", 13 0, L_0x7f6376194108;  1 drivers
L_0x7f6376193fe8 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed82900_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376193fe8;  1 drivers
v0x55f6bed829e0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed82a80_0 .net "distributor_ready", 0 0, L_0x55f6bedf01c0;  alias, 1 drivers
v0x55f6bed82b20_0 .net "en", 0 0, v0x55f6bed7c1c0_0;  alias, 1 drivers
v0x55f6bed82bf0_0 .net "full_queue", 0 0, L_0x55f6bedf1110;  alias, 1 drivers
v0x55f6bed82cc0_0 .net/s "i_gradient", 24 0, L_0x55f6bee00c60;  1 drivers
v0x55f6bed82d90_0 .net/s "i_min", 24 0, L_0x55f6beded130;  1 drivers
v0x55f6bed82e30_0 .var/s "imag_y", 24 0;
v0x55f6bed83000_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6beded480;  1 drivers
v0x55f6bed830f0_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_9;  alias, 1 drivers
v0x55f6bed831b0_0 .var "pixel_x_out", 9 0;
v0x55f6bed83290_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6beded7f0;  1 drivers
v0x55f6bed83380_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_9;  alias, 1 drivers
v0x55f6bed83440_0 .var "pixel_y_out", 9 0;
v0x55f6bed83520_0 .net/s "r_gradient", 24 0, L_0x55f6bee00b50;  1 drivers
v0x55f6bed83610_0 .net/s "r_min", 24 0, L_0x55f6bedecfd0;  1 drivers
v0x55f6bed836d0_0 .var/s "real_x", 24 0;
v0x55f6bed837b0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376193f58 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bed83850_0 .net/s "scale_factor", 24 0, L_0x7f6376193f58;  1 drivers
v0x55f6bed83910_0 .net/s "x_offset", 24 0, L_0x55f6bedf0df0;  alias, 1 drivers
v0x55f6bed839f0_0 .net/s "y_offset", 24 0, L_0x55f6bedf0e90;  alias, 1 drivers
v0x55f6bed83ad0_0 .net "zoom", 31 0, L_0x55f6bedee120;  1 drivers
L_0x55f6bedecfd0 .arith/sum 25, L_0x55f6bedf0df0, L_0x7f6376193fa0;
L_0x55f6beded130 .arith/sum 25, L_0x55f6bedf0e90, L_0x7f6376193fe8;
L_0x55f6beded270 .concat [ 10 15 0 0], v0x55f6bebb9a10_9, L_0x7f6376194030;
L_0x55f6beded360 .part L_0x55f6beded270, 0, 11;
L_0x55f6beded480 .concat [ 14 11 0 0], L_0x7f6376194078, L_0x55f6beded360;
L_0x55f6beded610 .concat [ 10 15 0 0], v0x55f6bebbaed0_9, L_0x7f63761940c0;
L_0x55f6beded700 .part L_0x55f6beded610, 0, 11;
L_0x55f6beded7f0 .concat [ 14 11 0 0], L_0x7f6376194108, L_0x55f6beded700;
S_0x55f6bed80750 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bed80130;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed80950 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed80990 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed809d0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00b50 .functor BUFT 25, L_0x55f6bededc90, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed80bd0_0 .net/s *"_ivl_0", 49 0, L_0x55f6beded9d0;  1 drivers
v0x55f6bed80cd0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bededb00;  1 drivers
v0x55f6bed80db0_0 .net *"_ivl_9", 24 0, L_0x55f6bededc90;  1 drivers
v0x55f6bed80ea0_0 .net/s "a", 24 0, L_0x7f6376193f58;  alias, 1 drivers
v0x55f6bed80f80_0 .net/s "b", 24 0, L_0x55f6beded480;  alias, 1 drivers
v0x55f6bed810b0_0 .net/s "product", 49 0, L_0x55f6bededba0;  1 drivers
v0x55f6bed81190_0 .net/s "result", 24 0, L_0x55f6bee00b50;  alias, 1 drivers
L_0x7f6376194150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed81270_0 .net "rst", 0 0, L_0x7f6376194150;  1 drivers
L_0x55f6beded9d0 .extend/s 50, L_0x7f6376193f58;
L_0x55f6bededb00 .extend/s 50, L_0x55f6beded480;
L_0x55f6bededba0 .arith/mult 50, L_0x55f6beded9d0, L_0x55f6bededb00;
L_0x55f6bededc90 .part L_0x55f6bededba0, 20, 25;
S_0x55f6bed813b0 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bed80130;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed815b0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed815f0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed81630 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00c60 .functor BUFT 25, L_0x55f6bedee000, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed81890_0 .net/s *"_ivl_0", 49 0, L_0x55f6bededd80;  1 drivers
v0x55f6bed81970_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedede20;  1 drivers
v0x55f6bed81a50_0 .net *"_ivl_9", 24 0, L_0x55f6bedee000;  1 drivers
v0x55f6bed81b40_0 .net/s "a", 24 0, L_0x7f6376193f58;  alias, 1 drivers
v0x55f6bed81c30_0 .net/s "b", 24 0, L_0x55f6beded7f0;  alias, 1 drivers
v0x55f6bed81d40_0 .net/s "product", 49 0, L_0x55f6bededec0;  1 drivers
v0x55f6bed81e20_0 .net/s "result", 24 0, L_0x55f6bee00c60;  alias, 1 drivers
L_0x7f6376194198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed81f00_0 .net "rst", 0 0, L_0x7f6376194198;  1 drivers
L_0x55f6bededd80 .extend/s 50, L_0x7f6376193f58;
L_0x55f6bedede20 .extend/s 50, L_0x55f6beded7f0;
L_0x55f6bededec0 .arith/mult 50, L_0x55f6bededd80, L_0x55f6bedede20;
L_0x55f6bedee000 .part L_0x55f6bededec0, 20, 25;
S_0x55f6bed86b90 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed77dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bed84c00 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bed84c40 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bed84c80 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bed84cc0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed874d0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed87590_0 .net "colour_i", 23 0, L_0x55f6bedfd960;  alias, 1 drivers
v0x55f6bed87670_0 .var "colour_o", 23 0;
v0x55f6bed87760 .array "colour_queue", 0 7, 23 0;
v0x55f6bed87820_0 .var "empty_queue", 0 0;
v0x55f6bed87930_0 .var "en", 0 0;
v0x55f6bed879f0_0 .net "fin_flag", 0 0, L_0x55f6bedf1250;  1 drivers
v0x55f6bed87ab0_0 .var "full_queue", 0 0;
v0x55f6bed87b70_0 .var "match", 0 0;
v0x55f6bed87c30_0 .var "prev_xpixel", 9 0;
v0x55f6bed87d10_0 .var "read_pointer", 2 0;
v0x55f6bed87df0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed87e90_0 .var "write_pointer", 2 0;
v0x55f6bed87f70_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed88030_0 .net "xpixel_i", 9 0, v0x55f6bed831b0_0;  alias, 1 drivers
v0x55f6bed880f0 .array "xqueue", 0 7, 9 0;
v0x55f6bed88300_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed884d0_0 .net "ypixel_i", 9 0, v0x55f6bed83440_0;  alias, 1 drivers
v0x55f6bed885e0 .array "yqueue", 0 7, 9 0;
v0x55f6bed880f0_0 .array/port v0x55f6bed880f0, 0;
E_0x55f6bed7ccb0/0 .event anyedge, v0x55f6bed87d10_0, v0x55f6bed87e90_0, v0x55f6beb7ad90_0, v0x55f6bed880f0_0;
v0x55f6bed880f0_1 .array/port v0x55f6bed880f0, 1;
v0x55f6bed880f0_2 .array/port v0x55f6bed880f0, 2;
v0x55f6bed880f0_3 .array/port v0x55f6bed880f0, 3;
v0x55f6bed880f0_4 .array/port v0x55f6bed880f0, 4;
E_0x55f6bed7ccb0/1 .event anyedge, v0x55f6bed880f0_1, v0x55f6bed880f0_2, v0x55f6bed880f0_3, v0x55f6bed880f0_4;
v0x55f6bed880f0_5 .array/port v0x55f6bed880f0, 5;
v0x55f6bed880f0_6 .array/port v0x55f6bed880f0, 6;
v0x55f6bed880f0_7 .array/port v0x55f6bed880f0, 7;
E_0x55f6bed7ccb0/2 .event anyedge, v0x55f6bed880f0_5, v0x55f6bed880f0_6, v0x55f6bed880f0_7, v0x55f6beb74050_0;
v0x55f6bed885e0_0 .array/port v0x55f6bed885e0, 0;
v0x55f6bed885e0_1 .array/port v0x55f6bed885e0, 1;
v0x55f6bed885e0_2 .array/port v0x55f6bed885e0, 2;
v0x55f6bed885e0_3 .array/port v0x55f6bed885e0, 3;
E_0x55f6bed7ccb0/3 .event anyedge, v0x55f6bed885e0_0, v0x55f6bed885e0_1, v0x55f6bed885e0_2, v0x55f6bed885e0_3;
v0x55f6bed885e0_4 .array/port v0x55f6bed885e0, 4;
v0x55f6bed885e0_5 .array/port v0x55f6bed885e0, 5;
v0x55f6bed885e0_6 .array/port v0x55f6bed885e0, 6;
v0x55f6bed885e0_7 .array/port v0x55f6bed885e0, 7;
E_0x55f6bed7ccb0/4 .event anyedge, v0x55f6bed885e0_4, v0x55f6bed885e0_5, v0x55f6bed885e0_6, v0x55f6bed885e0_7;
E_0x55f6bed7ccb0 .event/or E_0x55f6bed7ccb0/0, E_0x55f6bed7ccb0/1, E_0x55f6bed7ccb0/2, E_0x55f6bed7ccb0/3, E_0x55f6bed7ccb0/4;
S_0x55f6bed871d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed86b90;
 .timescale -9 -12;
v0x55f6bed873d0_0 .var/2s "i", 31 0;
S_0x55f6bed88ae0 .scope generate, "genblk1[10]" "genblk1[10]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bed88ce0 .param/l "i" 1 6 61, +C4<01010>;
L_0x7f63761948a0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed99700_0 .net *"_ivl_11", 22 0, L_0x7f63761948a0;  1 drivers
L_0x55f6bedf5340 .concat [ 9 23 0 0], L_0x55f6bedf48a0, L_0x7f63761948a0;
S_0x55f6bed88dc0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed88ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bed88fa0 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bed88fe0 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bed89020 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bed89060 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bed890a0 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bedf1580 .functor NOT 1, L_0x55f6bedf1430, C4<0>, C4<0>, C4<0>;
L_0x55f6bedf2720 .functor AND 1, v0x55f6bed8d2c0_0, L_0x55f6bedf1580, C4<1>, C4<1>;
L_0x55f6bedf27e0 .functor NOT 1, L_0x55f6bedf46d0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedf2850 .functor AND 1, L_0x55f6bedf2720, L_0x55f6bedf27e0, C4<1>, C4<1>;
L_0x55f6bedf2a60 .functor OR 1, L_0x55f6bedf4350, L_0x55f6bedf43f0, C4<0>, C4<0>;
L_0x55f6bedf4740 .functor OR 1, L_0x55f6bedf2a60, L_0x55f6bedf4590, C4<0>, C4<0>;
L_0x55f6bedf48a0 .functor BUFZ 9, v0x55f6bed8c420_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedf4b60 .functor AND 1, v0x55f6bed8cee0_0, L_0x55f6bedf49a0, C4<1>, C4<1>;
L_0x55f6bedf46d0 .functor AND 1, L_0x55f6bedf4b60, L_0x55f6bedf4c20, C4<1>, C4<1>;
L_0x55f6bedf4ef0 .functor NOT 1, L_0x55f6bedf1430, C4<0>, C4<0>, C4<0>;
L_0x7f63761946f0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6bed94b10_0 .net/2u *"_ivl_13", 8 0, L_0x7f63761946f0;  1 drivers
v0x55f6bed94c10_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedf3d30;  1 drivers
v0x55f6bed94cf0_0 .net *"_ivl_21", 24 0, L_0x55f6bedf3fe0;  1 drivers
v0x55f6bed94db0_0 .net *"_ivl_23", 23 0, L_0x55f6bedf3f40;  1 drivers
L_0x7f6376194810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed94e90_0 .net *"_ivl_25", 0 0, L_0x7f6376194810;  1 drivers
L_0x7f63761946a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed94fc0_0 .net *"_ivl_3", 28 0, L_0x7f63761946a8;  1 drivers
v0x55f6bed950a0_0 .net *"_ivl_31", 0 0, L_0x55f6bedf4350;  1 drivers
v0x55f6bed95160_0 .net *"_ivl_33", 0 0, L_0x55f6bedf43f0;  1 drivers
v0x55f6bed95220_0 .net *"_ivl_36", 0 0, L_0x55f6bedf2a60;  1 drivers
v0x55f6bed952e0_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedf44f0;  1 drivers
L_0x7f6376194858 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed953c0_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376194858;  1 drivers
v0x55f6bed954a0_0 .net *"_ivl_41", 0 0, L_0x55f6bedf4590;  1 drivers
v0x55f6bed95560_0 .net *"_ivl_47", 0 0, L_0x55f6bedf49a0;  1 drivers
v0x55f6bed95620_0 .net *"_ivl_5", 0 0, L_0x55f6bedf1580;  1 drivers
v0x55f6bed95700_0 .net *"_ivl_50", 0 0, L_0x55f6bedf4b60;  1 drivers
v0x55f6bed957c0_0 .net *"_ivl_51", 0 0, L_0x55f6bedf4c20;  1 drivers
v0x55f6bed95880_0 .net *"_ivl_7", 0 0, L_0x55f6bedf2720;  1 drivers
v0x55f6bed95a70_0 .net *"_ivl_9", 0 0, L_0x55f6bedf27e0;  1 drivers
v0x55f6bed95b50_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed95bf0_0 .net "curr_iterations", 8 0, v0x55f6bed8c420_0;  1 drivers
v0x55f6bed95cb0_0 .net/s "distance", 24 0, L_0x55f6bedf4260;  1 drivers
v0x55f6bed95d70_0 .net "distributor_ready", 0 0, L_0x55f6bedf46d0;  1 drivers
v0x55f6bed95e10_0 .net "en_pixel_map", 0 0, v0x55f6bed8cee0_0;  1 drivers
v0x55f6bed95f00_0 .net "en_stage_1", 0 0, v0x55f6bed8cfb0_0;  1 drivers
v0x55f6bed95fa0_0 .net "en_stage_2", 0 0, v0x55f6bed8d070_0;  1 drivers
v0x55f6bed96040_0 .net "engine_ready", 0 0, L_0x55f6bedf4ef0;  1 drivers
v0x55f6bed96100_0 .net "finished", 0 0, L_0x55f6bedf4740;  1 drivers
v0x55f6bed961a0_0 .net "full_queue", 0 0, L_0x55f6bedf1430;  1 drivers
v0x55f6bed96240_0 .net "init", 0 0, v0x55f6bed8d2c0_0;  1 drivers
v0x55f6bed962e0_0 .net "iterations", 8 0, L_0x55f6bedf48a0;  1 drivers
v0x55f6bed963a0_0 .net "iterations_max", 8 0, L_0x55f6bedf4ff0;  1 drivers
v0x55f6bed96480_0 .var/s "max_distance", 24 0;
v0x55f6bed96560_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed96810_0 .net/s "x", 24 0, v0x55f6bed943f0_0;  1 drivers
v0x55f6bed968d0_0 .net "x0_", 9 0, v0x55f6bebb9a10_10;  alias, 1 drivers
v0x55f6bed96970_0 .net/s "x_offset", 24 0, L_0x55f6bedf12f0;  1 drivers
v0x55f6bed96a40_0 .net "xpixel", 9 0, v0x55f6bed93ed0_0;  alias, 1 drivers
v0x55f6bed96b10_0 .net/s "y", 24 0, v0x55f6bed93b50_0;  1 drivers
v0x55f6bed96be0_0 .net "y0_", 9 0, v0x55f6bebbaed0_10;  alias, 1 drivers
v0x55f6bed96cb0_0 .net/s "y_offset", 24 0, L_0x55f6bedf1390;  1 drivers
v0x55f6bed96d80_0 .net "ypixel", 9 0, v0x55f6bed94160_0;  alias, 1 drivers
v0x55f6bed96e50_0 .net/s "zi", 24 0, v0x55f6bed8e970_0;  1 drivers
v0x55f6bed96ef0_0 .net/s "zi2", 24 0, v0x55f6bed90480_0;  1 drivers
v0x55f6bed97000_0 .net/s "zi2_next", 24 0, L_0x55f6bedf3460;  1 drivers
v0x55f6bed970c0_0 .net/s "zi_next", 24 0, L_0x55f6bedf4120;  1 drivers
v0x55f6bed971d0_0 .net "zoom", 2 0, L_0x55f6bedf5090;  1 drivers
v0x55f6bed972b0_0 .net/s "zr", 24 0, v0x55f6bed8e130_0;  1 drivers
v0x55f6bed97370_0 .net/s "zr2", 24 0, v0x55f6bed8fc70_0;  1 drivers
v0x55f6bed97480_0 .net/s "zr2_next", 24 0, L_0x55f6bedf2f40;  1 drivers
v0x55f6bed97540_0 .net/s "zr_next", 24 0, L_0x55f6bedf3dd0;  1 drivers
v0x55f6bed97650_0 .net/s "zrzi", 24 0, L_0x55f6bedf3ba0;  1 drivers
L_0x55f6bedf2630 .concat [ 3 29 0 0], L_0x55f6bedf5090, L_0x7f63761946a8;
L_0x55f6bedf29c0 .arith/sum 9, v0x55f6bed8c420_0, L_0x7f63761946f0;
L_0x55f6bedf3d30 .arith/sub 25, v0x55f6bed8fc70_0, v0x55f6bed90480_0;
L_0x55f6bedf3dd0 .arith/sum 25, L_0x55f6bedf3d30, v0x55f6bed943f0_0;
L_0x55f6bedf3f40 .part L_0x55f6bedf3ba0, 0, 24;
L_0x55f6bedf3fe0 .concat [ 1 24 0 0], L_0x7f6376194810, L_0x55f6bedf3f40;
L_0x55f6bedf4120 .arith/sum 25, L_0x55f6bedf3fe0, v0x55f6bed93b50_0;
L_0x55f6bedf4260 .arith/sum 25, v0x55f6bed8fc70_0, v0x55f6bed90480_0;
L_0x55f6bedf4350 .cmp/gt.s 25, L_0x55f6bedf4260, v0x55f6bed96480_0;
L_0x55f6bedf43f0 .cmp/eq 9, v0x55f6bed8c420_0, L_0x55f6bedf4ff0;
L_0x55f6bedf44f0 .extend/s 32, L_0x55f6bedf4260;
L_0x55f6bedf4590 .cmp/gt.s 32, L_0x7f6376194858, L_0x55f6bedf44f0;
L_0x55f6bedf49a0 .cmp/eq 10, v0x55f6bebb9a10_10, v0x55f6bed93ed0_0;
L_0x55f6bedf4c20 .cmp/eq 10, v0x55f6bebbaed0_10, v0x55f6bed94160_0;
S_0x55f6bed894b0 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed896b0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed896f0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed89730 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed89930_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf2b70;  1 drivers
v0x55f6bed89a30_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf2c10;  1 drivers
L_0x7f6376194738 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed89b10_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376194738;  1 drivers
v0x55f6bed89c00_0 .net *"_ivl_9", 24 0, L_0x55f6bedf2e20;  1 drivers
v0x55f6bed89ce0_0 .net/s "a", 24 0, v0x55f6bed8e130_0;  alias, 1 drivers
v0x55f6bed89e10_0 .net/s "b", 24 0, v0x55f6bed8e130_0;  alias, 1 drivers
v0x55f6bed89ed0_0 .net/s "product", 49 0, L_0x55f6bedf2cb0;  1 drivers
v0x55f6bed89f90_0 .net/s "result", 24 0, L_0x55f6bedf2f40;  alias, 1 drivers
v0x55f6bed8a070_0 .net "rst", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
L_0x55f6bedf2b70 .extend/s 50, v0x55f6bed8e130_0;
L_0x55f6bedf2c10 .extend/s 50, v0x55f6bed8e130_0;
L_0x55f6bedf2cb0 .arith/mult 50, L_0x55f6bedf2b70, L_0x55f6bedf2c10;
L_0x55f6bedf2e20 .part L_0x55f6bedf2cb0, 20, 25;
L_0x55f6bedf2f40 .functor MUXZ 25, L_0x55f6bedf2e20, L_0x7f6376194738, v0x55f6bed8d2c0_0, C4<>;
S_0x55f6bed8a270 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed8a420 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed8a460 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed8a4a0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed8a700_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf30c0;  1 drivers
v0x55f6bed8a7e0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf3160;  1 drivers
L_0x7f6376194780 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed8a8c0_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376194780;  1 drivers
v0x55f6bed8a9b0_0 .net *"_ivl_9", 24 0, L_0x55f6bedf3340;  1 drivers
v0x55f6bed8aa90_0 .net/s "a", 24 0, v0x55f6bed8e970_0;  alias, 1 drivers
v0x55f6bed8abc0_0 .net/s "b", 24 0, v0x55f6bed8e970_0;  alias, 1 drivers
v0x55f6bed8ac80_0 .net/s "product", 49 0, L_0x55f6bedf3200;  1 drivers
v0x55f6bed8ad40_0 .net/s "result", 24 0, L_0x55f6bedf3460;  alias, 1 drivers
v0x55f6bed8ae20_0 .net "rst", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
L_0x55f6bedf30c0 .extend/s 50, v0x55f6bed8e970_0;
L_0x55f6bedf3160 .extend/s 50, v0x55f6bed8e970_0;
L_0x55f6bedf3200 .arith/mult 50, L_0x55f6bedf30c0, L_0x55f6bedf3160;
L_0x55f6bedf3340 .part L_0x55f6bedf3200, 20, 25;
L_0x55f6bedf3460 .functor MUXZ 25, L_0x55f6bedf3340, L_0x7f6376194780, v0x55f6bed8d2c0_0, C4<>;
S_0x55f6bed8b010 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed8b1a0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed8b1e0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed8b220 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed8b4b0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf35e0;  1 drivers
v0x55f6bed8b590_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf3790;  1 drivers
L_0x7f63761947c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed8b670_0 .net/2u *"_ivl_6", 24 0, L_0x7f63761947c8;  1 drivers
v0x55f6bed8b760_0 .net *"_ivl_9", 24 0, L_0x55f6bedf3a80;  1 drivers
v0x55f6bed8b840_0 .net/s "a", 24 0, v0x55f6bed8e130_0;  alias, 1 drivers
v0x55f6bed8b9a0_0 .net/s "b", 24 0, v0x55f6bed8e970_0;  alias, 1 drivers
v0x55f6bed8bab0_0 .net/s "product", 49 0, L_0x55f6bedf3940;  1 drivers
v0x55f6bed8bb90_0 .net/s "result", 24 0, L_0x55f6bedf3ba0;  alias, 1 drivers
v0x55f6bed8bc70_0 .net "rst", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
L_0x55f6bedf35e0 .extend/s 50, v0x55f6bed8e130_0;
L_0x55f6bedf3790 .extend/s 50, v0x55f6bed8e970_0;
L_0x55f6bedf3940 .arith/mult 50, L_0x55f6bedf35e0, L_0x55f6bedf3790;
L_0x55f6bedf3a80 .part L_0x55f6bedf3940, 20, 25;
L_0x55f6bedf3ba0 .functor MUXZ 25, L_0x55f6bedf3a80, L_0x7f63761947c8, v0x55f6bed8d2c0_0, C4<>;
S_0x55f6bed8be20 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed8c000 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed8c1e0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed8c2a0_0 .net "en", 0 0, v0x55f6bed8d070_0;  alias, 1 drivers
v0x55f6bed8c360_0 .net "in", 8 0, L_0x55f6bedf29c0;  1 drivers
v0x55f6bed8c420_0 .var "out", 8 0;
v0x55f6bed8c500_0 .net "rst", 0 0, L_0x55f6bedf2850;  1 drivers
S_0x55f6bed8c6b0 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed8c8e0 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed8c920 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed8c960 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed8c9a0 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed8cd60_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed8ce20_0 .net "distributor_ready", 0 0, L_0x55f6bedf46d0;  alias, 1 drivers
v0x55f6bed8cee0_0 .var "en_pixel_map", 0 0;
v0x55f6bed8cfb0_0 .var "en_stage_1", 0 0;
v0x55f6bed8d070_0 .var "en_stage_2", 0 0;
v0x55f6bed8d160_0 .net "finished", 0 0, L_0x55f6bedf4740;  alias, 1 drivers
v0x55f6bed8d200_0 .net "full_queue", 0 0, L_0x55f6bedf1430;  alias, 1 drivers
v0x55f6bed8d2c0_0 .var "init", 0 0;
v0x55f6bed8d360_0 .var "next", 1 0;
v0x55f6bed8d440_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed8d4e0_0 .var "state", 1 0;
E_0x55f6bed8cce0 .event anyedge, v0x55f6bed8d4e0_0, v0x55f6bed8d200_0, v0x55f6bed8d160_0;
S_0x55f6bed8d6e0 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed8d870 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed8ebc0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed8ec80_0 .net "en", 0 0, v0x55f6bed8cfb0_0;  alias, 1 drivers
v0x55f6bed8ed40_0 .net "reset", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
v0x55f6bed8ede0_0 .net "zi", 24 0, v0x55f6bed8e970_0;  alias, 1 drivers
v0x55f6bed8ee80_0 .net "zi_next", 24 0, L_0x55f6bedf4120;  alias, 1 drivers
v0x55f6bed8ef20_0 .net "zr", 24 0, v0x55f6bed8e130_0;  alias, 1 drivers
v0x55f6bed8f050_0 .net "zr_next", 24 0, L_0x55f6bedf3dd0;  alias, 1 drivers
S_0x55f6bed8db00 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed8d6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed8dd00 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed8deb0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed8df70_0 .net "en", 0 0, v0x55f6bed8cfb0_0;  alias, 1 drivers
v0x55f6bed8e060_0 .net "in", 24 0, L_0x55f6bedf3dd0;  alias, 1 drivers
v0x55f6bed8e130_0 .var "out", 24 0;
v0x55f6bed8e1d0_0 .net "rst", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
S_0x55f6bed8e360 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed8d6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed8e510 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed8e720_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed8e7c0_0 .net "en", 0 0, v0x55f6bed8cfb0_0;  alias, 1 drivers
v0x55f6bed8e8d0_0 .net "in", 24 0, L_0x55f6bedf4120;  alias, 1 drivers
v0x55f6bed8e970_0 .var "out", 24 0;
v0x55f6bed8ea30_0 .net "rst", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
S_0x55f6bed8f240 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed8f3d0 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6bed907c0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed90880_0 .net "en", 0 0, v0x55f6bed8d070_0;  alias, 1 drivers
v0x55f6bed90940_0 .net "reset", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
v0x55f6bed909e0_0 .net "zi2", 24 0, v0x55f6bed90480_0;  alias, 1 drivers
v0x55f6bed90ab0_0 .net "zi2_next", 24 0, L_0x55f6bedf3460;  alias, 1 drivers
v0x55f6bed90ba0_0 .net "zr2", 24 0, v0x55f6bed8fc70_0;  alias, 1 drivers
v0x55f6bed90c40_0 .net "zr2_next", 24 0, L_0x55f6bedf2f40;  alias, 1 drivers
S_0x55f6bed8f620 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed8f240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed8f820 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed8f9d0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed8fa90_0 .net "en", 0 0, v0x55f6bed8d070_0;  alias, 1 drivers
v0x55f6bed8fba0_0 .net "in", 24 0, L_0x55f6bedf2f40;  alias, 1 drivers
v0x55f6bed8fc70_0 .var "out", 24 0;
v0x55f6bed8fd10_0 .net "rst", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
S_0x55f6bed8fea0 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed8f240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed900a0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed90220_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed902c0_0 .net "en", 0 0, v0x55f6bed8d070_0;  alias, 1 drivers
v0x55f6bed90380_0 .net "in", 24 0, L_0x55f6bedf3460;  alias, 1 drivers
v0x55f6bed90480_0 .var "out", 24 0;
v0x55f6bed90520_0 .net "rst", 0 0, v0x55f6bed8d2c0_0;  alias, 1 drivers
S_0x55f6bed90e50 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed88dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6bed91030 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6bed91070 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6bed910b0 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f63761944f8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed92d60_0 .net/2u *"_ivl_12", 14 0, L_0x7f63761944f8;  1 drivers
v0x55f6bed92e60_0 .net *"_ivl_14", 24 0, L_0x55f6bedf1780;  1 drivers
v0x55f6bed92f40_0 .net *"_ivl_18", 10 0, L_0x55f6bedf1870;  1 drivers
L_0x7f6376194540 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed93000_0 .net *"_ivl_20", 13 0, L_0x7f6376194540;  1 drivers
L_0x7f6376194588 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed930e0_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376194588;  1 drivers
v0x55f6bed93210_0 .net *"_ivl_24", 24 0, L_0x55f6bedf1b20;  1 drivers
v0x55f6bed932f0_0 .net *"_ivl_28", 10 0, L_0x55f6bedf1c10;  1 drivers
L_0x7f6376194468 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed933d0_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376194468;  1 drivers
L_0x7f63761945d0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed934b0_0 .net *"_ivl_30", 13 0, L_0x7f63761945d0;  1 drivers
L_0x7f63761944b0 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed93620_0 .net/2u *"_ivl_8", 24 0, L_0x7f63761944b0;  1 drivers
v0x55f6bed93700_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed937a0_0 .net "distributor_ready", 0 0, L_0x55f6bedf46d0;  alias, 1 drivers
v0x55f6bed93840_0 .net "en", 0 0, v0x55f6bed8cee0_0;  alias, 1 drivers
v0x55f6bed93910_0 .net "full_queue", 0 0, L_0x55f6bedf1430;  alias, 1 drivers
v0x55f6bed939e0_0 .net/s "i_gradient", 24 0, L_0x55f6bee00e80;  1 drivers
v0x55f6bed93ab0_0 .net/s "i_min", 24 0, L_0x55f6bedf1640;  1 drivers
v0x55f6bed93b50_0 .var/s "imag_y", 24 0;
v0x55f6bed93d20_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bedf1990;  1 drivers
v0x55f6bed93e10_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_10;  alias, 1 drivers
v0x55f6bed93ed0_0 .var "pixel_x_out", 9 0;
v0x55f6bed93fb0_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bedf1d00;  1 drivers
v0x55f6bed940a0_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_10;  alias, 1 drivers
v0x55f6bed94160_0 .var "pixel_y_out", 9 0;
v0x55f6bed94240_0 .net/s "r_gradient", 24 0, L_0x55f6bee00d70;  1 drivers
v0x55f6bed94330_0 .net/s "r_min", 24 0, L_0x55f6bedf14e0;  1 drivers
v0x55f6bed943f0_0 .var/s "real_x", 24 0;
v0x55f6bed944d0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f6376194420 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6bed94570_0 .net/s "scale_factor", 24 0, L_0x7f6376194420;  1 drivers
v0x55f6bed94630_0 .net/s "x_offset", 24 0, L_0x55f6bedf12f0;  alias, 1 drivers
v0x55f6bed94710_0 .net/s "y_offset", 24 0, L_0x55f6bedf1390;  alias, 1 drivers
v0x55f6bed947f0_0 .net "zoom", 31 0, L_0x55f6bedf2630;  1 drivers
L_0x55f6bedf14e0 .arith/sum 25, L_0x55f6bedf12f0, L_0x7f6376194468;
L_0x55f6bedf1640 .arith/sum 25, L_0x55f6bedf1390, L_0x7f63761944b0;
L_0x55f6bedf1780 .concat [ 10 15 0 0], v0x55f6bebb9a10_10, L_0x7f63761944f8;
L_0x55f6bedf1870 .part L_0x55f6bedf1780, 0, 11;
L_0x55f6bedf1990 .concat [ 14 11 0 0], L_0x7f6376194540, L_0x55f6bedf1870;
L_0x55f6bedf1b20 .concat [ 10 15 0 0], v0x55f6bebbaed0_10, L_0x7f6376194588;
L_0x55f6bedf1c10 .part L_0x55f6bedf1b20, 0, 11;
L_0x55f6bedf1d00 .concat [ 14 11 0 0], L_0x7f63761945d0, L_0x55f6bedf1c10;
S_0x55f6bed91470 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6bed90e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed91670 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed916b0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed916f0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00d70 .functor BUFT 25, L_0x55f6bedf21a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed918f0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf1ee0;  1 drivers
v0x55f6bed919f0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf2010;  1 drivers
v0x55f6bed91ad0_0 .net *"_ivl_9", 24 0, L_0x55f6bedf21a0;  1 drivers
v0x55f6bed91bc0_0 .net/s "a", 24 0, L_0x7f6376194420;  alias, 1 drivers
v0x55f6bed91ca0_0 .net/s "b", 24 0, L_0x55f6bedf1990;  alias, 1 drivers
v0x55f6bed91dd0_0 .net/s "product", 49 0, L_0x55f6bedf20b0;  1 drivers
v0x55f6bed91eb0_0 .net/s "result", 24 0, L_0x55f6bee00d70;  alias, 1 drivers
L_0x7f6376194618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed91f90_0 .net "rst", 0 0, L_0x7f6376194618;  1 drivers
L_0x55f6bedf1ee0 .extend/s 50, L_0x7f6376194420;
L_0x55f6bedf2010 .extend/s 50, L_0x55f6bedf1990;
L_0x55f6bedf20b0 .arith/mult 50, L_0x55f6bedf1ee0, L_0x55f6bedf2010;
L_0x55f6bedf21a0 .part L_0x55f6bedf20b0, 20, 25;
S_0x55f6bed920d0 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6bed90e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed922d0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed92310 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed92350 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00e80 .functor BUFT 25, L_0x55f6bedf2510, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6bed925b0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf2290;  1 drivers
v0x55f6bed92690_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf2330;  1 drivers
v0x55f6bed92770_0 .net *"_ivl_9", 24 0, L_0x55f6bedf2510;  1 drivers
v0x55f6bed92860_0 .net/s "a", 24 0, L_0x7f6376194420;  alias, 1 drivers
v0x55f6bed92950_0 .net/s "b", 24 0, L_0x55f6bedf1d00;  alias, 1 drivers
v0x55f6bed92a60_0 .net/s "product", 49 0, L_0x55f6bedf23d0;  1 drivers
v0x55f6bed92b40_0 .net/s "result", 24 0, L_0x55f6bee00e80;  alias, 1 drivers
L_0x7f6376194660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6bed92c20_0 .net "rst", 0 0, L_0x7f6376194660;  1 drivers
L_0x55f6bedf2290 .extend/s 50, L_0x7f6376194420;
L_0x55f6bedf2330 .extend/s 50, L_0x55f6bedf1d00;
L_0x55f6bedf23d0 .arith/mult 50, L_0x55f6bedf2290, L_0x55f6bedf2330;
L_0x55f6bedf2510 .part L_0x55f6bedf23d0, 20, 25;
S_0x55f6bed978b0 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed88ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6bed95920 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6bed95960 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6bed959a0 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6bed959e0 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6bed981f0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed982b0_0 .net "colour_i", 23 0, L_0x55f6bedfd760;  alias, 1 drivers
v0x55f6bed98390_0 .var "colour_o", 23 0;
v0x55f6bed98480 .array "colour_queue", 0 7, 23 0;
v0x55f6bed98540_0 .var "empty_queue", 0 0;
v0x55f6bed98650_0 .var "en", 0 0;
v0x55f6bed98710_0 .net "fin_flag", 0 0, L_0x55f6bedf53e0;  1 drivers
v0x55f6bed987d0_0 .var "full_queue", 0 0;
v0x55f6bed98890_0 .var "match", 0 0;
v0x55f6bed98950_0 .var "prev_xpixel", 9 0;
v0x55f6bed98a30_0 .var "read_pointer", 2 0;
v0x55f6bed98b10_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed98bb0_0 .var "write_pointer", 2 0;
v0x55f6bed98c90_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bed98d50_0 .net "xpixel_i", 9 0, v0x55f6bed93ed0_0;  alias, 1 drivers
v0x55f6bed98e10 .array "xqueue", 0 7, 9 0;
v0x55f6bed99020_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bed991f0_0 .net "ypixel_i", 9 0, v0x55f6bed94160_0;  alias, 1 drivers
v0x55f6bed99300 .array "yqueue", 0 7, 9 0;
v0x55f6bed98e10_0 .array/port v0x55f6bed98e10, 0;
E_0x55f6bed8d9d0/0 .event anyedge, v0x55f6bed98a30_0, v0x55f6bed98bb0_0, v0x55f6beb7ad90_0, v0x55f6bed98e10_0;
v0x55f6bed98e10_1 .array/port v0x55f6bed98e10, 1;
v0x55f6bed98e10_2 .array/port v0x55f6bed98e10, 2;
v0x55f6bed98e10_3 .array/port v0x55f6bed98e10, 3;
v0x55f6bed98e10_4 .array/port v0x55f6bed98e10, 4;
E_0x55f6bed8d9d0/1 .event anyedge, v0x55f6bed98e10_1, v0x55f6bed98e10_2, v0x55f6bed98e10_3, v0x55f6bed98e10_4;
v0x55f6bed98e10_5 .array/port v0x55f6bed98e10, 5;
v0x55f6bed98e10_6 .array/port v0x55f6bed98e10, 6;
v0x55f6bed98e10_7 .array/port v0x55f6bed98e10, 7;
E_0x55f6bed8d9d0/2 .event anyedge, v0x55f6bed98e10_5, v0x55f6bed98e10_6, v0x55f6bed98e10_7, v0x55f6beb74050_0;
v0x55f6bed99300_0 .array/port v0x55f6bed99300, 0;
v0x55f6bed99300_1 .array/port v0x55f6bed99300, 1;
v0x55f6bed99300_2 .array/port v0x55f6bed99300, 2;
v0x55f6bed99300_3 .array/port v0x55f6bed99300, 3;
E_0x55f6bed8d9d0/3 .event anyedge, v0x55f6bed99300_0, v0x55f6bed99300_1, v0x55f6bed99300_2, v0x55f6bed99300_3;
v0x55f6bed99300_4 .array/port v0x55f6bed99300, 4;
v0x55f6bed99300_5 .array/port v0x55f6bed99300, 5;
v0x55f6bed99300_6 .array/port v0x55f6bed99300, 6;
v0x55f6bed99300_7 .array/port v0x55f6bed99300, 7;
E_0x55f6bed8d9d0/4 .event anyedge, v0x55f6bed99300_4, v0x55f6bed99300_5, v0x55f6bed99300_6, v0x55f6bed99300_7;
E_0x55f6bed8d9d0 .event/or E_0x55f6bed8d9d0/0, E_0x55f6bed8d9d0/1, E_0x55f6bed8d9d0/2, E_0x55f6bed8d9d0/3, E_0x55f6bed8d9d0/4;
S_0x55f6bed97ef0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6bed978b0;
 .timescale -9 -12;
v0x55f6bed980f0_0 .var/2s "i", 31 0;
S_0x55f6bed99800 .scope generate, "genblk1[11]" "genblk1[11]" 6 61, 6 61 0, S_0x55f6bec6a030;
 .timescale -9 -12;
P_0x55f6bed99a00 .param/l "i" 1 6 61, +C4<01011>;
L_0x7f6376194d68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bedaac20_0 .net *"_ivl_11", 22 0, L_0x7f6376194d68;  1 drivers
L_0x55f6bedfa470 .concat [ 9 23 0 0], L_0x55f6bedf8a60, L_0x7f6376194d68;
S_0x55f6bed99ae0 .scope module, "engine" "mandelbrot_engine" 6 62, 9 5 0, S_0x55f6bed99800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 9 "iterations_max";
    .port_info 3 /INPUT 10 "x0_";
    .port_info 4 /INPUT 10 "y0_";
    .port_info 5 /INPUT 3 "zoom";
    .port_info 6 /INPUT 25 "x_offset";
    .port_info 7 /INPUT 25 "y_offset";
    .port_info 8 /INPUT 1 "full_queue";
    .port_info 9 /OUTPUT 1 "en_pixel_map";
    .port_info 10 /OUTPUT 1 "engine_ready";
    .port_info 11 /OUTPUT 9 "iterations";
    .port_info 12 /OUTPUT 10 "xpixel";
    .port_info 13 /OUTPUT 10 "ypixel";
P_0x55f6bed99cc0 .param/l "ENGINE_DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000011001>;
P_0x55f6bed99d00 .param/l "ENGINE_FRACT_WIDTH" 0 9 8, +C4<00000000000000000000000000010100>;
P_0x55f6bed99d40 .param/l "ENGINE_INT_WIDTH" 1 9 29, +C4<000000000000000000000000000000101>;
P_0x55f6bed99d80 .param/l "ITERATIONS_WIDTH" 0 9 9, +C4<00000000000000000000000000001001>;
P_0x55f6bed99dc0 .param/l "PIXEL_DATA_WIDTH" 0 9 6, +C4<00000000000000000000000000001010>;
L_0x55f6bedf5740 .functor NOT 1, L_0x55f6bedf98a0, C4<0>, C4<0>, C4<0>;
L_0x55f6bedf68e0 .functor AND 1, v0x55f6bed9dfe0_0, L_0x55f6bedf5740, C4<1>, C4<1>;
L_0x55f6bedf69a0 .functor NOT 1, L_0x55f6bedf8890, C4<0>, C4<0>, C4<0>;
L_0x55f6bedf6a10 .functor AND 1, L_0x55f6bedf68e0, L_0x55f6bedf69a0, C4<1>, C4<1>;
L_0x55f6bedf6c20 .functor OR 1, L_0x55f6bedf8510, L_0x55f6bedf85b0, C4<0>, C4<0>;
L_0x55f6bedf8900 .functor OR 1, L_0x55f6bedf6c20, L_0x55f6bedf8750, C4<0>, C4<0>;
L_0x55f6bedf8a60 .functor BUFZ 9, v0x55f6bed9d140_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f6bedf8d20 .functor AND 1, v0x55f6bed9dc00_0, L_0x55f6bedf8b60, C4<1>, C4<1>;
L_0x55f6bedf8890 .functor AND 1, L_0x55f6bedf8d20, L_0x55f6bedf8de0, C4<1>, C4<1>;
L_0x55f6bedf90b0 .functor NOT 1, L_0x55f6bedf98a0, C4<0>, C4<0>, C4<0>;
L_0x7f6376194bb8 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55f6beda6030_0 .net/2u *"_ivl_13", 8 0, L_0x7f6376194bb8;  1 drivers
v0x55f6beda6130_0 .net/s *"_ivl_17", 24 0, L_0x55f6bedf7ef0;  1 drivers
v0x55f6beda6210_0 .net *"_ivl_21", 24 0, L_0x55f6bedf81a0;  1 drivers
v0x55f6beda62d0_0 .net *"_ivl_23", 23 0, L_0x55f6bedf8100;  1 drivers
L_0x7f6376194cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6beda63b0_0 .net *"_ivl_25", 0 0, L_0x7f6376194cd8;  1 drivers
L_0x7f6376194b70 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda64e0_0 .net *"_ivl_3", 28 0, L_0x7f6376194b70;  1 drivers
v0x55f6beda65c0_0 .net *"_ivl_31", 0 0, L_0x55f6bedf8510;  1 drivers
v0x55f6beda6680_0 .net *"_ivl_33", 0 0, L_0x55f6bedf85b0;  1 drivers
v0x55f6beda6740_0 .net *"_ivl_36", 0 0, L_0x55f6bedf6c20;  1 drivers
v0x55f6beda6800_0 .net/s *"_ivl_37", 31 0, L_0x55f6bedf86b0;  1 drivers
L_0x7f6376194d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda68e0_0 .net/2s *"_ivl_39", 31 0, L_0x7f6376194d20;  1 drivers
v0x55f6beda69c0_0 .net *"_ivl_41", 0 0, L_0x55f6bedf8750;  1 drivers
v0x55f6beda6a80_0 .net *"_ivl_47", 0 0, L_0x55f6bedf8b60;  1 drivers
v0x55f6beda6b40_0 .net *"_ivl_5", 0 0, L_0x55f6bedf5740;  1 drivers
v0x55f6beda6c20_0 .net *"_ivl_50", 0 0, L_0x55f6bedf8d20;  1 drivers
v0x55f6beda6ce0_0 .net *"_ivl_51", 0 0, L_0x55f6bedf8de0;  1 drivers
v0x55f6beda6da0_0 .net *"_ivl_7", 0 0, L_0x55f6bedf68e0;  1 drivers
v0x55f6beda6f90_0 .net *"_ivl_9", 0 0, L_0x55f6bedf69a0;  1 drivers
v0x55f6beda7070_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beda7110_0 .net "curr_iterations", 8 0, v0x55f6bed9d140_0;  1 drivers
v0x55f6beda71d0_0 .net/s "distance", 24 0, L_0x55f6bedf8420;  1 drivers
v0x55f6beda7290_0 .net "distributor_ready", 0 0, L_0x55f6bedf8890;  1 drivers
v0x55f6beda7330_0 .net "en_pixel_map", 0 0, v0x55f6bed9dc00_0;  1 drivers
v0x55f6beda7420_0 .net "en_stage_1", 0 0, v0x55f6bed9dcd0_0;  1 drivers
v0x55f6beda74c0_0 .net "en_stage_2", 0 0, v0x55f6bed9dd90_0;  1 drivers
v0x55f6beda7560_0 .net "engine_ready", 0 0, L_0x55f6bedf90b0;  1 drivers
v0x55f6beda7620_0 .net "finished", 0 0, L_0x55f6bedf8900;  1 drivers
v0x55f6beda76c0_0 .net "full_queue", 0 0, L_0x55f6bedf98a0;  1 drivers
v0x55f6beda7760_0 .net "init", 0 0, v0x55f6bed9dfe0_0;  1 drivers
v0x55f6beda7800_0 .net "iterations", 8 0, L_0x55f6bedf8a60;  1 drivers
v0x55f6beda78c0_0 .net "iterations_max", 8 0, L_0x55f6bedf91b0;  1 drivers
v0x55f6beda79a0_0 .var/s "max_distance", 24 0;
v0x55f6beda7a80_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6beda7d30_0 .net/s "x", 24 0, v0x55f6beda5910_0;  1 drivers
v0x55f6beda7df0_0 .net "x0_", 9 0, v0x55f6bebb9a10_11;  alias, 1 drivers
v0x55f6beda7e90_0 .net/s "x_offset", 24 0, L_0x55f6bedf9520;  1 drivers
v0x55f6beda7f60_0 .net "xpixel", 9 0, v0x55f6beda53f0_0;  alias, 1 drivers
v0x55f6beda8030_0 .net/s "y", 24 0, v0x55f6beda5070_0;  1 drivers
v0x55f6beda8100_0 .net "y0_", 9 0, v0x55f6bebbaed0_11;  alias, 1 drivers
v0x55f6beda81d0_0 .net/s "y_offset", 24 0, L_0x55f6bedf95c0;  1 drivers
v0x55f6beda82a0_0 .net "ypixel", 9 0, v0x55f6beda5680_0;  alias, 1 drivers
v0x55f6beda8370_0 .net/s "zi", 24 0, v0x55f6bed9f690_0;  1 drivers
v0x55f6beda8410_0 .net/s "zi2", 24 0, v0x55f6beda19a0_0;  1 drivers
v0x55f6beda8520_0 .net/s "zi2_next", 24 0, L_0x55f6bedf7620;  1 drivers
v0x55f6beda85e0_0 .net/s "zi_next", 24 0, L_0x55f6bedf82e0;  1 drivers
v0x55f6beda86f0_0 .net "zoom", 2 0, L_0x55f6bedf9250;  1 drivers
v0x55f6beda87d0_0 .net/s "zr", 24 0, v0x55f6bed9ee50_0;  1 drivers
v0x55f6beda8890_0 .net/s "zr2", 24 0, v0x55f6beda1190_0;  1 drivers
v0x55f6beda89a0_0 .net/s "zr2_next", 24 0, L_0x55f6bedf7100;  1 drivers
v0x55f6beda8a60_0 .net/s "zr_next", 24 0, L_0x55f6bedf7f90;  1 drivers
v0x55f6beda8b70_0 .net/s "zrzi", 24 0, L_0x55f6bedf7d60;  1 drivers
L_0x55f6bedf67f0 .concat [ 3 29 0 0], L_0x55f6bedf9250, L_0x7f6376194b70;
L_0x55f6bedf6b80 .arith/sum 9, v0x55f6bed9d140_0, L_0x7f6376194bb8;
L_0x55f6bedf7ef0 .arith/sub 25, v0x55f6beda1190_0, v0x55f6beda19a0_0;
L_0x55f6bedf7f90 .arith/sum 25, L_0x55f6bedf7ef0, v0x55f6beda5910_0;
L_0x55f6bedf8100 .part L_0x55f6bedf7d60, 0, 24;
L_0x55f6bedf81a0 .concat [ 1 24 0 0], L_0x7f6376194cd8, L_0x55f6bedf8100;
L_0x55f6bedf82e0 .arith/sum 25, L_0x55f6bedf81a0, v0x55f6beda5070_0;
L_0x55f6bedf8420 .arith/sum 25, v0x55f6beda1190_0, v0x55f6beda19a0_0;
L_0x55f6bedf8510 .cmp/gt.s 25, L_0x55f6bedf8420, v0x55f6beda79a0_0;
L_0x55f6bedf85b0 .cmp/eq 9, v0x55f6bed9d140_0, L_0x55f6bedf91b0;
L_0x55f6bedf86b0 .extend/s 32, L_0x55f6bedf8420;
L_0x55f6bedf8750 .cmp/gt.s 32, L_0x7f6376194d20, L_0x55f6bedf86b0;
L_0x55f6bedf8b60 .cmp/eq 10, v0x55f6bebb9a10_11, v0x55f6beda53f0_0;
L_0x55f6bedf8de0 .cmp/eq 10, v0x55f6bebbaed0_11, v0x55f6beda5680_0;
S_0x55f6bed9a1d0 .scope module, "M5" "multiplier" 9 88, 10 1 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed9a3d0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed9a410 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed9a450 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed9a650_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf6d30;  1 drivers
v0x55f6bed9a750_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf6dd0;  1 drivers
L_0x7f6376194c00 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed9a830_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376194c00;  1 drivers
v0x55f6bed9a920_0 .net *"_ivl_9", 24 0, L_0x55f6bedf6fe0;  1 drivers
v0x55f6bed9aa00_0 .net/s "a", 24 0, v0x55f6bed9ee50_0;  alias, 1 drivers
v0x55f6bed9ab30_0 .net/s "b", 24 0, v0x55f6bed9ee50_0;  alias, 1 drivers
v0x55f6bed9abf0_0 .net/s "product", 49 0, L_0x55f6bedf6e70;  1 drivers
v0x55f6bed9acb0_0 .net/s "result", 24 0, L_0x55f6bedf7100;  alias, 1 drivers
v0x55f6bed9ad90_0 .net "rst", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
L_0x55f6bedf6d30 .extend/s 50, v0x55f6bed9ee50_0;
L_0x55f6bedf6dd0 .extend/s 50, v0x55f6bed9ee50_0;
L_0x55f6bedf6e70 .arith/mult 50, L_0x55f6bedf6d30, L_0x55f6bedf6dd0;
L_0x55f6bedf6fe0 .part L_0x55f6bedf6e70, 20, 25;
L_0x55f6bedf7100 .functor MUXZ 25, L_0x55f6bedf6fe0, L_0x7f6376194c00, v0x55f6bed9dfe0_0, C4<>;
S_0x55f6bed9af90 .scope module, "M6" "multiplier" 9 89, 10 1 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed9b140 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed9b180 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed9b1c0 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed9b420_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf7280;  1 drivers
v0x55f6bed9b500_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf7320;  1 drivers
L_0x7f6376194c48 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed9b5e0_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376194c48;  1 drivers
v0x55f6bed9b6d0_0 .net *"_ivl_9", 24 0, L_0x55f6bedf7500;  1 drivers
v0x55f6bed9b7b0_0 .net/s "a", 24 0, v0x55f6bed9f690_0;  alias, 1 drivers
v0x55f6bed9b8e0_0 .net/s "b", 24 0, v0x55f6bed9f690_0;  alias, 1 drivers
v0x55f6bed9b9a0_0 .net/s "product", 49 0, L_0x55f6bedf73c0;  1 drivers
v0x55f6bed9ba60_0 .net/s "result", 24 0, L_0x55f6bedf7620;  alias, 1 drivers
v0x55f6bed9bb40_0 .net "rst", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
L_0x55f6bedf7280 .extend/s 50, v0x55f6bed9f690_0;
L_0x55f6bedf7320 .extend/s 50, v0x55f6bed9f690_0;
L_0x55f6bedf73c0 .arith/mult 50, L_0x55f6bedf7280, L_0x55f6bedf7320;
L_0x55f6bedf7500 .part L_0x55f6bedf73c0, 20, 25;
L_0x55f6bedf7620 .functor MUXZ 25, L_0x55f6bedf7500, L_0x7f6376194c48, v0x55f6bed9dfe0_0, C4<>;
S_0x55f6bed9bd30 .scope module, "M7" "multiplier" 9 102, 10 1 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6bed9bec0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6bed9bf00 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6bed9bf40 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
v0x55f6bed9c1d0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf77a0;  1 drivers
v0x55f6bed9c2b0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf7950;  1 drivers
L_0x7f6376194c90 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6bed9c390_0 .net/2u *"_ivl_6", 24 0, L_0x7f6376194c90;  1 drivers
v0x55f6bed9c480_0 .net *"_ivl_9", 24 0, L_0x55f6bedf7c40;  1 drivers
v0x55f6bed9c560_0 .net/s "a", 24 0, v0x55f6bed9ee50_0;  alias, 1 drivers
v0x55f6bed9c6c0_0 .net/s "b", 24 0, v0x55f6bed9f690_0;  alias, 1 drivers
v0x55f6bed9c7d0_0 .net/s "product", 49 0, L_0x55f6bedf7b00;  1 drivers
v0x55f6bed9c8b0_0 .net/s "result", 24 0, L_0x55f6bedf7d60;  alias, 1 drivers
v0x55f6bed9c990_0 .net "rst", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
L_0x55f6bedf77a0 .extend/s 50, v0x55f6bed9ee50_0;
L_0x55f6bedf7950 .extend/s 50, v0x55f6bed9f690_0;
L_0x55f6bedf7b00 .arith/mult 50, L_0x55f6bedf77a0, L_0x55f6bedf7950;
L_0x55f6bedf7c40 .part L_0x55f6bedf7b00, 20, 25;
L_0x55f6bedf7d60 .functor MUXZ 25, L_0x55f6bedf7c40, L_0x7f6376194c90, v0x55f6bed9dfe0_0, C4<>;
S_0x55f6bed9cb40 .scope module, "R0" "register" 9 72, 11 1 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x55f6bed9cd20 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000001001>;
v0x55f6bed9cf00_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed9cfc0_0 .net "en", 0 0, v0x55f6bed9dd90_0;  alias, 1 drivers
v0x55f6bed9d080_0 .net "in", 8 0, L_0x55f6bedf6b80;  1 drivers
v0x55f6bed9d140_0 .var "out", 8 0;
v0x55f6bed9d220_0 .net "rst", 0 0, L_0x55f6bedf6a10;  1 drivers
S_0x55f6bed9d3d0 .scope module, "SM" "statemachine" 9 123, 12 3 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "finished";
    .port_info 3 /INPUT 1 "full_queue";
    .port_info 4 /INPUT 1 "distributor_ready";
    .port_info 5 /OUTPUT 1 "init";
    .port_info 6 /OUTPUT 1 "en_pixel_map";
    .port_info 7 /OUTPUT 1 "en_stage_1";
    .port_info 8 /OUTPUT 1 "en_stage_2";
P_0x55f6bed9d600 .param/l "CALC_STAGE_1" 1 12 16, +C4<00000000000000000000000000000001>;
P_0x55f6bed9d640 .param/l "CALC_STAGE_2" 1 12 17, +C4<00000000000000000000000000000010>;
P_0x55f6bed9d680 .param/l "ESCAPE" 1 12 18, +C4<00000000000000000000000000000011>;
P_0x55f6bed9d6c0 .param/l "INIT" 1 12 15, +C4<00000000000000000000000000000000>;
v0x55f6bed9da80_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed9db40_0 .net "distributor_ready", 0 0, L_0x55f6bedf8890;  alias, 1 drivers
v0x55f6bed9dc00_0 .var "en_pixel_map", 0 0;
v0x55f6bed9dcd0_0 .var "en_stage_1", 0 0;
v0x55f6bed9dd90_0 .var "en_stage_2", 0 0;
v0x55f6bed9de80_0 .net "finished", 0 0, L_0x55f6bedf8900;  alias, 1 drivers
v0x55f6bed9df20_0 .net "full_queue", 0 0, L_0x55f6bedf98a0;  alias, 1 drivers
v0x55f6bed9dfe0_0 .var "init", 0 0;
v0x55f6bed9e080_0 .var "next", 1 0;
v0x55f6bed9e160_0 .net "rst", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bed9e200_0 .var "state", 1 0;
E_0x55f6bed9da00 .event anyedge, v0x55f6bed9e200_0, v0x55f6bed9df20_0, v0x55f6bed9de80_0;
S_0x55f6bed9e400 .scope module, "calc_stage_1" "calc_stage_1" 9 78, 13 1 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr_next";
    .port_info 4 /INPUT 25 "zi_next";
    .port_info 5 /OUTPUT 25 "zr";
    .port_info 6 /OUTPUT 25 "zi";
P_0x55f6bed9e590 .param/l "ENGINE_DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000011001>;
v0x55f6bed9f8e0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed3bdf0_0 .net "en", 0 0, v0x55f6bed9dcd0_0;  alias, 1 drivers
v0x55f6bed3beb0_0 .net "reset", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
v0x55f6bed3bf50_0 .net "zi", 24 0, v0x55f6bed9f690_0;  alias, 1 drivers
v0x55f6bed3bff0_0 .net "zi_next", 24 0, L_0x55f6bedf82e0;  alias, 1 drivers
v0x55f6bed3c090_0 .net "zr", 24 0, v0x55f6bed9ee50_0;  alias, 1 drivers
v0x55f6bed3c1c0_0 .net "zr_next", 24 0, L_0x55f6bedf7f90;  alias, 1 drivers
S_0x55f6bed9e820 .scope module, "R1" "register" 13 15, 11 1 0, S_0x55f6bed9e400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed9ea20 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed9ebd0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed9ec90_0 .net "en", 0 0, v0x55f6bed9dcd0_0;  alias, 1 drivers
v0x55f6bed9ed80_0 .net "in", 24 0, L_0x55f6bedf7f90;  alias, 1 drivers
v0x55f6bed9ee50_0 .var "out", 24 0;
v0x55f6bed9eef0_0 .net "rst", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
S_0x55f6bed9f080 .scope module, "R2" "register" 13 21, 11 1 0, S_0x55f6bed9e400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6bed9f230 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6bed9f440_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6bed9f4e0_0 .net "en", 0 0, v0x55f6bed9dcd0_0;  alias, 1 drivers
v0x55f6bed9f5f0_0 .net "in", 24 0, L_0x55f6bedf82e0;  alias, 1 drivers
v0x55f6bed9f690_0 .var "out", 24 0;
v0x55f6bed9f750_0 .net "rst", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
S_0x55f6bed3c3b0 .scope module, "calc_stage_2" "calc_stage_2" 9 93, 14 1 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "zr2_next";
    .port_info 4 /INPUT 25 "zi2_next";
    .port_info 5 /OUTPUT 25 "zr2";
    .port_info 6 /OUTPUT 25 "zi2";
P_0x55f6bed3c540 .param/l "ENGINE_DATA_WIDTH" 0 14 2, +C4<00000000000000000000000000011001>;
v0x55f6beda1ce0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beda1da0_0 .net "en", 0 0, v0x55f6bed9dd90_0;  alias, 1 drivers
v0x55f6beda1e60_0 .net "reset", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
v0x55f6beda1f00_0 .net "zi2", 24 0, v0x55f6beda19a0_0;  alias, 1 drivers
v0x55f6beda1fd0_0 .net "zi2_next", 24 0, L_0x55f6bedf7620;  alias, 1 drivers
v0x55f6beda20c0_0 .net "zr2", 24 0, v0x55f6beda1190_0;  alias, 1 drivers
v0x55f6beda2160_0 .net "zr2_next", 24 0, L_0x55f6bedf7100;  alias, 1 drivers
S_0x55f6beda0b60 .scope module, "R3" "register" 14 15, 11 1 0, S_0x55f6bed3c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6beda0d40 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6beda0ef0_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beda0fb0_0 .net "en", 0 0, v0x55f6bed9dd90_0;  alias, 1 drivers
v0x55f6beda10c0_0 .net "in", 24 0, L_0x55f6bedf7100;  alias, 1 drivers
v0x55f6beda1190_0 .var "out", 24 0;
v0x55f6beda1230_0 .net "rst", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
S_0x55f6beda13c0 .scope module, "R4" "register" 14 21, 11 1 0, S_0x55f6bed3c3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 25 "in";
    .port_info 4 /OUTPUT 25 "out";
P_0x55f6beda15c0 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000011001>;
v0x55f6beda1740_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beda17e0_0 .net "en", 0 0, v0x55f6bed9dd90_0;  alias, 1 drivers
v0x55f6beda18a0_0 .net "in", 24 0, L_0x55f6bedf7620;  alias, 1 drivers
v0x55f6beda19a0_0 .var "out", 24 0;
v0x55f6beda1a40_0 .net "rst", 0 0, v0x55f6bed9dfe0_0;  alias, 1 drivers
S_0x55f6beda2370 .scope module, "pixel_map" "pixel_map" 9 36, 15 1 0, S_0x55f6bed99ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "distributor_ready";
    .port_info 4 /INPUT 1 "full_queue";
    .port_info 5 /INPUT 10 "pixel_x_in";
    .port_info 6 /INPUT 10 "pixel_y_in";
    .port_info 7 /INPUT 25 "x_offset";
    .port_info 8 /INPUT 25 "y_offset";
    .port_info 9 /INPUT 32 "zoom";
    .port_info 10 /OUTPUT 25 "real_x";
    .port_info 11 /OUTPUT 25 "imag_y";
    .port_info 12 /OUTPUT 10 "pixel_x_out";
    .port_info 13 /OUTPUT 10 "pixel_y_out";
P_0x55f6beda2550 .param/l "ENGINE_DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000011001>;
P_0x55f6beda2590 .param/l "ENGINE_FRACT_WIDTH" 0 15 4, +C4<00000000000000000000000000010100>;
P_0x55f6beda25d0 .param/l "PIXEL_DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000001010>;
L_0x7f63761949c0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda4280_0 .net/2u *"_ivl_12", 14 0, L_0x7f63761949c0;  1 drivers
v0x55f6beda4380_0 .net *"_ivl_14", 24 0, L_0x55f6bedf5940;  1 drivers
v0x55f6beda4460_0 .net *"_ivl_18", 10 0, L_0x55f6bedf5a30;  1 drivers
L_0x7f6376194a08 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda4520_0 .net *"_ivl_20", 13 0, L_0x7f6376194a08;  1 drivers
L_0x7f6376194a50 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda4600_0 .net/2u *"_ivl_22", 14 0, L_0x7f6376194a50;  1 drivers
v0x55f6beda4730_0 .net *"_ivl_24", 24 0, L_0x55f6bedf5ce0;  1 drivers
v0x55f6beda4810_0 .net *"_ivl_28", 10 0, L_0x55f6bedf5dd0;  1 drivers
L_0x7f6376194930 .functor BUFT 1, C4<1111000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda48f0_0 .net/2u *"_ivl_3", 24 0, L_0x7f6376194930;  1 drivers
L_0x7f6376194a98 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda49d0_0 .net *"_ivl_30", 13 0, L_0x7f6376194a98;  1 drivers
L_0x7f6376194978 .functor BUFT 1, C4<1111010000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f6beda4b40_0 .net/2u *"_ivl_8", 24 0, L_0x7f6376194978;  1 drivers
v0x55f6beda4c20_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beda4cc0_0 .net "distributor_ready", 0 0, L_0x55f6bedf8890;  alias, 1 drivers
v0x55f6beda4d60_0 .net "en", 0 0, v0x55f6bed9dc00_0;  alias, 1 drivers
v0x55f6beda4e30_0 .net "full_queue", 0 0, L_0x55f6bedf98a0;  alias, 1 drivers
v0x55f6beda4f00_0 .net/s "i_gradient", 24 0, L_0x55f6bee010a0;  1 drivers
v0x55f6beda4fd0_0 .net/s "i_min", 24 0, L_0x55f6bedf5800;  1 drivers
v0x55f6beda5070_0 .var/s "imag_y", 24 0;
v0x55f6beda5240_0 .net/s "pixel_x_fixed", 24 0, L_0x55f6bedf5b50;  1 drivers
v0x55f6beda5330_0 .net "pixel_x_in", 9 0, v0x55f6bebb9a10_11;  alias, 1 drivers
v0x55f6beda53f0_0 .var "pixel_x_out", 9 0;
v0x55f6beda54d0_0 .net/s "pixel_y_fixed", 24 0, L_0x55f6bedf5ec0;  1 drivers
v0x55f6beda55c0_0 .net "pixel_y_in", 9 0, v0x55f6bebbaed0_11;  alias, 1 drivers
v0x55f6beda5680_0 .var "pixel_y_out", 9 0;
v0x55f6beda5760_0 .net/s "r_gradient", 24 0, L_0x55f6bee00f90;  1 drivers
v0x55f6beda5850_0 .net/s "r_min", 24 0, L_0x55f6bedf56a0;  1 drivers
v0x55f6beda5910_0 .var/s "real_x", 24 0;
v0x55f6beda59f0_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
L_0x7f63761948e8 .functor BUFT 1, C4<0000000000001100110011010>, C4<0>, C4<0>, C4<0>;
v0x55f6beda5a90_0 .net/s "scale_factor", 24 0, L_0x7f63761948e8;  1 drivers
v0x55f6beda5b50_0 .net/s "x_offset", 24 0, L_0x55f6bedf9520;  alias, 1 drivers
v0x55f6beda5c30_0 .net/s "y_offset", 24 0, L_0x55f6bedf95c0;  alias, 1 drivers
v0x55f6beda5d10_0 .net "zoom", 31 0, L_0x55f6bedf67f0;  1 drivers
L_0x55f6bedf56a0 .arith/sum 25, L_0x55f6bedf9520, L_0x7f6376194930;
L_0x55f6bedf5800 .arith/sum 25, L_0x55f6bedf95c0, L_0x7f6376194978;
L_0x55f6bedf5940 .concat [ 10 15 0 0], v0x55f6bebb9a10_11, L_0x7f63761949c0;
L_0x55f6bedf5a30 .part L_0x55f6bedf5940, 0, 11;
L_0x55f6bedf5b50 .concat [ 14 11 0 0], L_0x7f6376194a08, L_0x55f6bedf5a30;
L_0x55f6bedf5ce0 .concat [ 10 15 0 0], v0x55f6bebbaed0_11, L_0x7f6376194a50;
L_0x55f6bedf5dd0 .part L_0x55f6bedf5ce0, 0, 11;
L_0x55f6bedf5ec0 .concat [ 14 11 0 0], L_0x7f6376194a98, L_0x55f6bedf5dd0;
S_0x55f6beda2990 .scope module, "M1" "multiplier" 15 33, 10 1 0, S_0x55f6beda2370;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beda2b90 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beda2bd0 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beda2c10 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee00f90 .functor BUFT 25, L_0x55f6bedf6360, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6beda2e10_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf60a0;  1 drivers
v0x55f6beda2f10_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf61d0;  1 drivers
v0x55f6beda2ff0_0 .net *"_ivl_9", 24 0, L_0x55f6bedf6360;  1 drivers
v0x55f6beda30e0_0 .net/s "a", 24 0, L_0x7f63761948e8;  alias, 1 drivers
v0x55f6beda31c0_0 .net/s "b", 24 0, L_0x55f6bedf5b50;  alias, 1 drivers
v0x55f6beda32f0_0 .net/s "product", 49 0, L_0x55f6bedf6270;  1 drivers
v0x55f6beda33d0_0 .net/s "result", 24 0, L_0x55f6bee00f90;  alias, 1 drivers
L_0x7f6376194ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6beda34b0_0 .net "rst", 0 0, L_0x7f6376194ae0;  1 drivers
L_0x55f6bedf60a0 .extend/s 50, L_0x7f63761948e8;
L_0x55f6bedf61d0 .extend/s 50, L_0x55f6bedf5b50;
L_0x55f6bedf6270 .arith/mult 50, L_0x55f6bedf60a0, L_0x55f6bedf61d0;
L_0x55f6bedf6360 .part L_0x55f6bedf6270, 20, 25;
S_0x55f6beda35f0 .scope module, "M2" "multiplier" 15 41, 10 1 0, S_0x55f6beda2370;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a";
    .port_info 1 /INPUT 25 "b";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 25 "result";
P_0x55f6beda37f0 .param/l "ENGINE_DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000011001>;
P_0x55f6beda3830 .param/l "ENGINE_FRACT_WIDTH" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x55f6beda3870 .param/l "ENGINE_INT_WIDTH" 1 10 10, +C4<000000000000000000000000000000101>;
L_0x55f6bee010a0 .functor BUFT 25, L_0x55f6bedf66d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x55f6beda3ad0_0 .net/s *"_ivl_0", 49 0, L_0x55f6bedf6450;  1 drivers
v0x55f6beda3bb0_0 .net/s *"_ivl_2", 49 0, L_0x55f6bedf64f0;  1 drivers
v0x55f6beda3c90_0 .net *"_ivl_9", 24 0, L_0x55f6bedf66d0;  1 drivers
v0x55f6beda3d80_0 .net/s "a", 24 0, L_0x7f63761948e8;  alias, 1 drivers
v0x55f6beda3e70_0 .net/s "b", 24 0, L_0x55f6bedf5ec0;  alias, 1 drivers
v0x55f6beda3f80_0 .net/s "product", 49 0, L_0x55f6bedf6590;  1 drivers
v0x55f6beda4060_0 .net/s "result", 24 0, L_0x55f6bee010a0;  alias, 1 drivers
L_0x7f6376194b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f6beda4140_0 .net "rst", 0 0, L_0x7f6376194b28;  1 drivers
L_0x55f6bedf6450 .extend/s 50, L_0x7f63761948e8;
L_0x55f6bedf64f0 .extend/s 50, L_0x55f6bedf5ec0;
L_0x55f6bedf6590 .arith/mult 50, L_0x55f6bedf6450, L_0x55f6bedf64f0;
L_0x55f6bedf66d0 .part L_0x55f6bedf6590, 20, 25;
S_0x55f6beda8dd0 .scope module, "queue_block" "queue_new" 6 79, 16 1 0, S_0x55f6bed99800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "fin_flag";
    .port_info 3 /INPUT 24 "colour_i";
    .port_info 4 /INPUT 10 "xpixel_i";
    .port_info 5 /INPUT 10 "ypixel_i";
    .port_info 6 /INPUT 10 "xpixel_check";
    .port_info 7 /INPUT 10 "ypixel_check";
    .port_info 8 /OUTPUT 24 "colour_o";
    .port_info 9 /OUTPUT 1 "full_queue";
    .port_info 10 /OUTPUT 1 "en";
    .port_info 11 /OUTPUT 1 "match";
P_0x55f6beda6e40 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000001010>;
P_0x55f6beda6e80 .param/l "POINTER_SIZE" 0 16 4, +C4<00000000000000000000000000000011>;
P_0x55f6beda6ec0 .param/l "QUEUE_SIZE" 0 16 3, +C4<00000000000000000000000000001000>;
P_0x55f6beda6f00 .param/l "RBG_SIZE" 0 16 5, +C4<00000000000000000000000000011000>;
v0x55f6beda9710_0 .net "clk", 0 0, v0x55f6bedb5340_0;  alias, 1 drivers
v0x55f6beda97d0_0 .net "colour_i", 23 0, L_0x55f6bedfd6a0;  alias, 1 drivers
v0x55f6beda98b0_0 .var "colour_o", 23 0;
v0x55f6beda99a0 .array "colour_queue", 0 7, 23 0;
v0x55f6beda9a60_0 .var "empty_queue", 0 0;
v0x55f6beda9b70_0 .var "en", 0 0;
v0x55f6beda9c30_0 .net "fin_flag", 0 0, L_0x55f6bedfa510;  1 drivers
v0x55f6beda9cf0_0 .var "full_queue", 0 0;
v0x55f6beda9db0_0 .var "match", 0 0;
v0x55f6beda9e70_0 .var "prev_xpixel", 9 0;
v0x55f6beda9f50_0 .var "read_pointer", 2 0;
v0x55f6bedaa030_0 .net "reset", 0 0, L_0x55f6bedfefa0;  alias, 1 drivers
v0x55f6bedaa0d0_0 .var "write_pointer", 2 0;
v0x55f6bedaa1b0_0 .net "xpixel_check", 9 0, v0x55f6beb7ad90_0;  alias, 1 drivers
v0x55f6bedaa270_0 .net "xpixel_i", 9 0, v0x55f6beda53f0_0;  alias, 1 drivers
v0x55f6bedaa330 .array "xqueue", 0 7, 9 0;
v0x55f6bedaa540_0 .net "ypixel_check", 9 0, v0x55f6beb74050_0;  alias, 1 drivers
v0x55f6bedaa710_0 .net "ypixel_i", 9 0, v0x55f6beda5680_0;  alias, 1 drivers
v0x55f6bedaa820 .array "yqueue", 0 7, 9 0;
v0x55f6bedaa330_0 .array/port v0x55f6bedaa330, 0;
E_0x55f6bed9e6f0/0 .event anyedge, v0x55f6beda9f50_0, v0x55f6bedaa0d0_0, v0x55f6beb7ad90_0, v0x55f6bedaa330_0;
v0x55f6bedaa330_1 .array/port v0x55f6bedaa330, 1;
v0x55f6bedaa330_2 .array/port v0x55f6bedaa330, 2;
v0x55f6bedaa330_3 .array/port v0x55f6bedaa330, 3;
v0x55f6bedaa330_4 .array/port v0x55f6bedaa330, 4;
E_0x55f6bed9e6f0/1 .event anyedge, v0x55f6bedaa330_1, v0x55f6bedaa330_2, v0x55f6bedaa330_3, v0x55f6bedaa330_4;
v0x55f6bedaa330_5 .array/port v0x55f6bedaa330, 5;
v0x55f6bedaa330_6 .array/port v0x55f6bedaa330, 6;
v0x55f6bedaa330_7 .array/port v0x55f6bedaa330, 7;
E_0x55f6bed9e6f0/2 .event anyedge, v0x55f6bedaa330_5, v0x55f6bedaa330_6, v0x55f6bedaa330_7, v0x55f6beb74050_0;
v0x55f6bedaa820_0 .array/port v0x55f6bedaa820, 0;
v0x55f6bedaa820_1 .array/port v0x55f6bedaa820, 1;
v0x55f6bedaa820_2 .array/port v0x55f6bedaa820, 2;
v0x55f6bedaa820_3 .array/port v0x55f6bedaa820, 3;
E_0x55f6bed9e6f0/3 .event anyedge, v0x55f6bedaa820_0, v0x55f6bedaa820_1, v0x55f6bedaa820_2, v0x55f6bedaa820_3;
v0x55f6bedaa820_4 .array/port v0x55f6bedaa820, 4;
v0x55f6bedaa820_5 .array/port v0x55f6bedaa820, 5;
v0x55f6bedaa820_6 .array/port v0x55f6bedaa820, 6;
v0x55f6bedaa820_7 .array/port v0x55f6bedaa820, 7;
E_0x55f6bed9e6f0/4 .event anyedge, v0x55f6bedaa820_4, v0x55f6bedaa820_5, v0x55f6bedaa820_6, v0x55f6bedaa820_7;
E_0x55f6bed9e6f0 .event/or E_0x55f6bed9e6f0/0, E_0x55f6bed9e6f0/1, E_0x55f6bed9e6f0/2, E_0x55f6bed9e6f0/3, E_0x55f6bed9e6f0/4;
S_0x55f6beda9410 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 16 46, 16 46 0, S_0x55f6beda8dd0;
 .timescale -9 -12;
v0x55f6beda9610_0 .var/2s "i", 31 0;
S_0x55f6bedaad20 .scope module, "lut_rom" "lut" 6 96, 17 1 0, S_0x55f6bec6a030;
 .timescale -9 -12;
    .port_info 0 /INPUT 384 "iterations";
    .port_info 1 /OUTPUT 288 "rgb_val";
P_0x55f6bedaaf00 .param/l "ITERATIONS_WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
P_0x55f6bedaaf40 .param/l "LUT_SIZE" 0 17 6, +C4<00000000000000000000000100000000>;
P_0x55f6bedaaf80 .param/l "MAX_ITERATION" 0 17 4, +C4<00000000000000000000000001100100>;
P_0x55f6bedaafc0 .param/l "NUM_ENGINES" 0 17 5, +C4<00000000000000000000000000001100>;
P_0x55f6bedab000 .param/l "RBG_SIZE" 0 17 3, +C4<00000000000000000000000000011000>;
v0x55f6bedabe80 .array "iterations", 0 11;
v0x55f6bedabe80_0 .net v0x55f6bedabe80 0, 31 0, L_0x55f6bedfd4b0; 1 drivers
v0x55f6bedabe80_1 .net v0x55f6bedabe80 1, 31 0, L_0x55f6bedfd3f0; 1 drivers
v0x55f6bedabe80_2 .net v0x55f6bedabe80 2, 31 0, L_0x55f6bedfd210; 1 drivers
v0x55f6bedabe80_3 .net v0x55f6bedabe80 3, 31 0, L_0x55f6bedfd150; 1 drivers
v0x55f6bedabe80_4 .net v0x55f6bedabe80 4, 31 0, L_0x55f6bedfcf80; 1 drivers
v0x55f6bedabe80_5 .net v0x55f6bedabe80 5, 31 0, L_0x55f6bedfcec0; 1 drivers
v0x55f6bedabe80_6 .net v0x55f6bedabe80 6, 31 0, L_0x55f6bedfcd00; 1 drivers
v0x55f6bedabe80_7 .net v0x55f6bedabe80 7, 31 0, L_0x55f6bedfcc40; 1 drivers
v0x55f6bedabe80_8 .net v0x55f6bedabe80 8, 31 0, L_0x55f6bedfca90; 1 drivers
v0x55f6bedabe80_9 .net v0x55f6bedabe80 9, 31 0, L_0x55f6bedfc9d0; 1 drivers
v0x55f6bedabe80_10 .net v0x55f6bedabe80 10, 31 0, L_0x55f6bedfc830; 1 drivers
v0x55f6bedabe80_11 .net v0x55f6bedabe80 11, 31 0, L_0x55f6bedfc790; 1 drivers
v0x55f6bedac0e0 .array "lut_array", 0 255, 23 0;
v0x55f6bedae9b0 .array "rgb_val", 0 11, 23 0;
v0x55f6bedaec70_0 .var/2s "step_size", 31 0;
E_0x55f6bedab2b0/0 .event anyedge, v0x55f6bedabe80_0, v0x55f6bedabe80_1, v0x55f6bedabe80_2, v0x55f6bedabe80_3;
E_0x55f6bedab2b0/1 .event anyedge, v0x55f6bedabe80_4, v0x55f6bedabe80_5, v0x55f6bedabe80_6, v0x55f6bedabe80_7;
E_0x55f6bedab2b0/2 .event anyedge, v0x55f6bedabe80_8, v0x55f6bedabe80_9, v0x55f6bedabe80_10, v0x55f6bedabe80_11;
v0x55f6bedac0e0_0 .array/port v0x55f6bedac0e0, 0;
v0x55f6bedac0e0_1 .array/port v0x55f6bedac0e0, 1;
v0x55f6bedac0e0_2 .array/port v0x55f6bedac0e0, 2;
E_0x55f6bedab2b0/3 .event anyedge, v0x55f6bedaec70_0, v0x55f6bedac0e0_0, v0x55f6bedac0e0_1, v0x55f6bedac0e0_2;
v0x55f6bedac0e0_3 .array/port v0x55f6bedac0e0, 3;
v0x55f6bedac0e0_4 .array/port v0x55f6bedac0e0, 4;
v0x55f6bedac0e0_5 .array/port v0x55f6bedac0e0, 5;
v0x55f6bedac0e0_6 .array/port v0x55f6bedac0e0, 6;
E_0x55f6bedab2b0/4 .event anyedge, v0x55f6bedac0e0_3, v0x55f6bedac0e0_4, v0x55f6bedac0e0_5, v0x55f6bedac0e0_6;
v0x55f6bedac0e0_7 .array/port v0x55f6bedac0e0, 7;
v0x55f6bedac0e0_8 .array/port v0x55f6bedac0e0, 8;
v0x55f6bedac0e0_9 .array/port v0x55f6bedac0e0, 9;
v0x55f6bedac0e0_10 .array/port v0x55f6bedac0e0, 10;
E_0x55f6bedab2b0/5 .event anyedge, v0x55f6bedac0e0_7, v0x55f6bedac0e0_8, v0x55f6bedac0e0_9, v0x55f6bedac0e0_10;
v0x55f6bedac0e0_11 .array/port v0x55f6bedac0e0, 11;
v0x55f6bedac0e0_12 .array/port v0x55f6bedac0e0, 12;
v0x55f6bedac0e0_13 .array/port v0x55f6bedac0e0, 13;
v0x55f6bedac0e0_14 .array/port v0x55f6bedac0e0, 14;
E_0x55f6bedab2b0/6 .event anyedge, v0x55f6bedac0e0_11, v0x55f6bedac0e0_12, v0x55f6bedac0e0_13, v0x55f6bedac0e0_14;
v0x55f6bedac0e0_15 .array/port v0x55f6bedac0e0, 15;
v0x55f6bedac0e0_16 .array/port v0x55f6bedac0e0, 16;
v0x55f6bedac0e0_17 .array/port v0x55f6bedac0e0, 17;
v0x55f6bedac0e0_18 .array/port v0x55f6bedac0e0, 18;
E_0x55f6bedab2b0/7 .event anyedge, v0x55f6bedac0e0_15, v0x55f6bedac0e0_16, v0x55f6bedac0e0_17, v0x55f6bedac0e0_18;
v0x55f6bedac0e0_19 .array/port v0x55f6bedac0e0, 19;
v0x55f6bedac0e0_20 .array/port v0x55f6bedac0e0, 20;
v0x55f6bedac0e0_21 .array/port v0x55f6bedac0e0, 21;
v0x55f6bedac0e0_22 .array/port v0x55f6bedac0e0, 22;
E_0x55f6bedab2b0/8 .event anyedge, v0x55f6bedac0e0_19, v0x55f6bedac0e0_20, v0x55f6bedac0e0_21, v0x55f6bedac0e0_22;
v0x55f6bedac0e0_23 .array/port v0x55f6bedac0e0, 23;
v0x55f6bedac0e0_24 .array/port v0x55f6bedac0e0, 24;
v0x55f6bedac0e0_25 .array/port v0x55f6bedac0e0, 25;
v0x55f6bedac0e0_26 .array/port v0x55f6bedac0e0, 26;
E_0x55f6bedab2b0/9 .event anyedge, v0x55f6bedac0e0_23, v0x55f6bedac0e0_24, v0x55f6bedac0e0_25, v0x55f6bedac0e0_26;
v0x55f6bedac0e0_27 .array/port v0x55f6bedac0e0, 27;
v0x55f6bedac0e0_28 .array/port v0x55f6bedac0e0, 28;
v0x55f6bedac0e0_29 .array/port v0x55f6bedac0e0, 29;
v0x55f6bedac0e0_30 .array/port v0x55f6bedac0e0, 30;
E_0x55f6bedab2b0/10 .event anyedge, v0x55f6bedac0e0_27, v0x55f6bedac0e0_28, v0x55f6bedac0e0_29, v0x55f6bedac0e0_30;
v0x55f6bedac0e0_31 .array/port v0x55f6bedac0e0, 31;
v0x55f6bedac0e0_32 .array/port v0x55f6bedac0e0, 32;
v0x55f6bedac0e0_33 .array/port v0x55f6bedac0e0, 33;
v0x55f6bedac0e0_34 .array/port v0x55f6bedac0e0, 34;
E_0x55f6bedab2b0/11 .event anyedge, v0x55f6bedac0e0_31, v0x55f6bedac0e0_32, v0x55f6bedac0e0_33, v0x55f6bedac0e0_34;
v0x55f6bedac0e0_35 .array/port v0x55f6bedac0e0, 35;
v0x55f6bedac0e0_36 .array/port v0x55f6bedac0e0, 36;
v0x55f6bedac0e0_37 .array/port v0x55f6bedac0e0, 37;
v0x55f6bedac0e0_38 .array/port v0x55f6bedac0e0, 38;
E_0x55f6bedab2b0/12 .event anyedge, v0x55f6bedac0e0_35, v0x55f6bedac0e0_36, v0x55f6bedac0e0_37, v0x55f6bedac0e0_38;
v0x55f6bedac0e0_39 .array/port v0x55f6bedac0e0, 39;
v0x55f6bedac0e0_40 .array/port v0x55f6bedac0e0, 40;
v0x55f6bedac0e0_41 .array/port v0x55f6bedac0e0, 41;
v0x55f6bedac0e0_42 .array/port v0x55f6bedac0e0, 42;
E_0x55f6bedab2b0/13 .event anyedge, v0x55f6bedac0e0_39, v0x55f6bedac0e0_40, v0x55f6bedac0e0_41, v0x55f6bedac0e0_42;
v0x55f6bedac0e0_43 .array/port v0x55f6bedac0e0, 43;
v0x55f6bedac0e0_44 .array/port v0x55f6bedac0e0, 44;
v0x55f6bedac0e0_45 .array/port v0x55f6bedac0e0, 45;
v0x55f6bedac0e0_46 .array/port v0x55f6bedac0e0, 46;
E_0x55f6bedab2b0/14 .event anyedge, v0x55f6bedac0e0_43, v0x55f6bedac0e0_44, v0x55f6bedac0e0_45, v0x55f6bedac0e0_46;
v0x55f6bedac0e0_47 .array/port v0x55f6bedac0e0, 47;
v0x55f6bedac0e0_48 .array/port v0x55f6bedac0e0, 48;
v0x55f6bedac0e0_49 .array/port v0x55f6bedac0e0, 49;
v0x55f6bedac0e0_50 .array/port v0x55f6bedac0e0, 50;
E_0x55f6bedab2b0/15 .event anyedge, v0x55f6bedac0e0_47, v0x55f6bedac0e0_48, v0x55f6bedac0e0_49, v0x55f6bedac0e0_50;
v0x55f6bedac0e0_51 .array/port v0x55f6bedac0e0, 51;
v0x55f6bedac0e0_52 .array/port v0x55f6bedac0e0, 52;
v0x55f6bedac0e0_53 .array/port v0x55f6bedac0e0, 53;
v0x55f6bedac0e0_54 .array/port v0x55f6bedac0e0, 54;
E_0x55f6bedab2b0/16 .event anyedge, v0x55f6bedac0e0_51, v0x55f6bedac0e0_52, v0x55f6bedac0e0_53, v0x55f6bedac0e0_54;
v0x55f6bedac0e0_55 .array/port v0x55f6bedac0e0, 55;
v0x55f6bedac0e0_56 .array/port v0x55f6bedac0e0, 56;
v0x55f6bedac0e0_57 .array/port v0x55f6bedac0e0, 57;
v0x55f6bedac0e0_58 .array/port v0x55f6bedac0e0, 58;
E_0x55f6bedab2b0/17 .event anyedge, v0x55f6bedac0e0_55, v0x55f6bedac0e0_56, v0x55f6bedac0e0_57, v0x55f6bedac0e0_58;
v0x55f6bedac0e0_59 .array/port v0x55f6bedac0e0, 59;
v0x55f6bedac0e0_60 .array/port v0x55f6bedac0e0, 60;
v0x55f6bedac0e0_61 .array/port v0x55f6bedac0e0, 61;
v0x55f6bedac0e0_62 .array/port v0x55f6bedac0e0, 62;
E_0x55f6bedab2b0/18 .event anyedge, v0x55f6bedac0e0_59, v0x55f6bedac0e0_60, v0x55f6bedac0e0_61, v0x55f6bedac0e0_62;
v0x55f6bedac0e0_63 .array/port v0x55f6bedac0e0, 63;
v0x55f6bedac0e0_64 .array/port v0x55f6bedac0e0, 64;
v0x55f6bedac0e0_65 .array/port v0x55f6bedac0e0, 65;
v0x55f6bedac0e0_66 .array/port v0x55f6bedac0e0, 66;
E_0x55f6bedab2b0/19 .event anyedge, v0x55f6bedac0e0_63, v0x55f6bedac0e0_64, v0x55f6bedac0e0_65, v0x55f6bedac0e0_66;
v0x55f6bedac0e0_67 .array/port v0x55f6bedac0e0, 67;
v0x55f6bedac0e0_68 .array/port v0x55f6bedac0e0, 68;
v0x55f6bedac0e0_69 .array/port v0x55f6bedac0e0, 69;
v0x55f6bedac0e0_70 .array/port v0x55f6bedac0e0, 70;
E_0x55f6bedab2b0/20 .event anyedge, v0x55f6bedac0e0_67, v0x55f6bedac0e0_68, v0x55f6bedac0e0_69, v0x55f6bedac0e0_70;
v0x55f6bedac0e0_71 .array/port v0x55f6bedac0e0, 71;
v0x55f6bedac0e0_72 .array/port v0x55f6bedac0e0, 72;
v0x55f6bedac0e0_73 .array/port v0x55f6bedac0e0, 73;
v0x55f6bedac0e0_74 .array/port v0x55f6bedac0e0, 74;
E_0x55f6bedab2b0/21 .event anyedge, v0x55f6bedac0e0_71, v0x55f6bedac0e0_72, v0x55f6bedac0e0_73, v0x55f6bedac0e0_74;
v0x55f6bedac0e0_75 .array/port v0x55f6bedac0e0, 75;
v0x55f6bedac0e0_76 .array/port v0x55f6bedac0e0, 76;
v0x55f6bedac0e0_77 .array/port v0x55f6bedac0e0, 77;
v0x55f6bedac0e0_78 .array/port v0x55f6bedac0e0, 78;
E_0x55f6bedab2b0/22 .event anyedge, v0x55f6bedac0e0_75, v0x55f6bedac0e0_76, v0x55f6bedac0e0_77, v0x55f6bedac0e0_78;
v0x55f6bedac0e0_79 .array/port v0x55f6bedac0e0, 79;
v0x55f6bedac0e0_80 .array/port v0x55f6bedac0e0, 80;
v0x55f6bedac0e0_81 .array/port v0x55f6bedac0e0, 81;
v0x55f6bedac0e0_82 .array/port v0x55f6bedac0e0, 82;
E_0x55f6bedab2b0/23 .event anyedge, v0x55f6bedac0e0_79, v0x55f6bedac0e0_80, v0x55f6bedac0e0_81, v0x55f6bedac0e0_82;
v0x55f6bedac0e0_83 .array/port v0x55f6bedac0e0, 83;
v0x55f6bedac0e0_84 .array/port v0x55f6bedac0e0, 84;
v0x55f6bedac0e0_85 .array/port v0x55f6bedac0e0, 85;
v0x55f6bedac0e0_86 .array/port v0x55f6bedac0e0, 86;
E_0x55f6bedab2b0/24 .event anyedge, v0x55f6bedac0e0_83, v0x55f6bedac0e0_84, v0x55f6bedac0e0_85, v0x55f6bedac0e0_86;
v0x55f6bedac0e0_87 .array/port v0x55f6bedac0e0, 87;
v0x55f6bedac0e0_88 .array/port v0x55f6bedac0e0, 88;
v0x55f6bedac0e0_89 .array/port v0x55f6bedac0e0, 89;
v0x55f6bedac0e0_90 .array/port v0x55f6bedac0e0, 90;
E_0x55f6bedab2b0/25 .event anyedge, v0x55f6bedac0e0_87, v0x55f6bedac0e0_88, v0x55f6bedac0e0_89, v0x55f6bedac0e0_90;
v0x55f6bedac0e0_91 .array/port v0x55f6bedac0e0, 91;
v0x55f6bedac0e0_92 .array/port v0x55f6bedac0e0, 92;
v0x55f6bedac0e0_93 .array/port v0x55f6bedac0e0, 93;
v0x55f6bedac0e0_94 .array/port v0x55f6bedac0e0, 94;
E_0x55f6bedab2b0/26 .event anyedge, v0x55f6bedac0e0_91, v0x55f6bedac0e0_92, v0x55f6bedac0e0_93, v0x55f6bedac0e0_94;
v0x55f6bedac0e0_95 .array/port v0x55f6bedac0e0, 95;
v0x55f6bedac0e0_96 .array/port v0x55f6bedac0e0, 96;
v0x55f6bedac0e0_97 .array/port v0x55f6bedac0e0, 97;
v0x55f6bedac0e0_98 .array/port v0x55f6bedac0e0, 98;
E_0x55f6bedab2b0/27 .event anyedge, v0x55f6bedac0e0_95, v0x55f6bedac0e0_96, v0x55f6bedac0e0_97, v0x55f6bedac0e0_98;
v0x55f6bedac0e0_99 .array/port v0x55f6bedac0e0, 99;
v0x55f6bedac0e0_100 .array/port v0x55f6bedac0e0, 100;
v0x55f6bedac0e0_101 .array/port v0x55f6bedac0e0, 101;
v0x55f6bedac0e0_102 .array/port v0x55f6bedac0e0, 102;
E_0x55f6bedab2b0/28 .event anyedge, v0x55f6bedac0e0_99, v0x55f6bedac0e0_100, v0x55f6bedac0e0_101, v0x55f6bedac0e0_102;
v0x55f6bedac0e0_103 .array/port v0x55f6bedac0e0, 103;
v0x55f6bedac0e0_104 .array/port v0x55f6bedac0e0, 104;
v0x55f6bedac0e0_105 .array/port v0x55f6bedac0e0, 105;
v0x55f6bedac0e0_106 .array/port v0x55f6bedac0e0, 106;
E_0x55f6bedab2b0/29 .event anyedge, v0x55f6bedac0e0_103, v0x55f6bedac0e0_104, v0x55f6bedac0e0_105, v0x55f6bedac0e0_106;
v0x55f6bedac0e0_107 .array/port v0x55f6bedac0e0, 107;
v0x55f6bedac0e0_108 .array/port v0x55f6bedac0e0, 108;
v0x55f6bedac0e0_109 .array/port v0x55f6bedac0e0, 109;
v0x55f6bedac0e0_110 .array/port v0x55f6bedac0e0, 110;
E_0x55f6bedab2b0/30 .event anyedge, v0x55f6bedac0e0_107, v0x55f6bedac0e0_108, v0x55f6bedac0e0_109, v0x55f6bedac0e0_110;
v0x55f6bedac0e0_111 .array/port v0x55f6bedac0e0, 111;
v0x55f6bedac0e0_112 .array/port v0x55f6bedac0e0, 112;
v0x55f6bedac0e0_113 .array/port v0x55f6bedac0e0, 113;
v0x55f6bedac0e0_114 .array/port v0x55f6bedac0e0, 114;
E_0x55f6bedab2b0/31 .event anyedge, v0x55f6bedac0e0_111, v0x55f6bedac0e0_112, v0x55f6bedac0e0_113, v0x55f6bedac0e0_114;
v0x55f6bedac0e0_115 .array/port v0x55f6bedac0e0, 115;
v0x55f6bedac0e0_116 .array/port v0x55f6bedac0e0, 116;
v0x55f6bedac0e0_117 .array/port v0x55f6bedac0e0, 117;
v0x55f6bedac0e0_118 .array/port v0x55f6bedac0e0, 118;
E_0x55f6bedab2b0/32 .event anyedge, v0x55f6bedac0e0_115, v0x55f6bedac0e0_116, v0x55f6bedac0e0_117, v0x55f6bedac0e0_118;
v0x55f6bedac0e0_119 .array/port v0x55f6bedac0e0, 119;
v0x55f6bedac0e0_120 .array/port v0x55f6bedac0e0, 120;
v0x55f6bedac0e0_121 .array/port v0x55f6bedac0e0, 121;
v0x55f6bedac0e0_122 .array/port v0x55f6bedac0e0, 122;
E_0x55f6bedab2b0/33 .event anyedge, v0x55f6bedac0e0_119, v0x55f6bedac0e0_120, v0x55f6bedac0e0_121, v0x55f6bedac0e0_122;
v0x55f6bedac0e0_123 .array/port v0x55f6bedac0e0, 123;
v0x55f6bedac0e0_124 .array/port v0x55f6bedac0e0, 124;
v0x55f6bedac0e0_125 .array/port v0x55f6bedac0e0, 125;
v0x55f6bedac0e0_126 .array/port v0x55f6bedac0e0, 126;
E_0x55f6bedab2b0/34 .event anyedge, v0x55f6bedac0e0_123, v0x55f6bedac0e0_124, v0x55f6bedac0e0_125, v0x55f6bedac0e0_126;
v0x55f6bedac0e0_127 .array/port v0x55f6bedac0e0, 127;
v0x55f6bedac0e0_128 .array/port v0x55f6bedac0e0, 128;
v0x55f6bedac0e0_129 .array/port v0x55f6bedac0e0, 129;
v0x55f6bedac0e0_130 .array/port v0x55f6bedac0e0, 130;
E_0x55f6bedab2b0/35 .event anyedge, v0x55f6bedac0e0_127, v0x55f6bedac0e0_128, v0x55f6bedac0e0_129, v0x55f6bedac0e0_130;
v0x55f6bedac0e0_131 .array/port v0x55f6bedac0e0, 131;
v0x55f6bedac0e0_132 .array/port v0x55f6bedac0e0, 132;
v0x55f6bedac0e0_133 .array/port v0x55f6bedac0e0, 133;
v0x55f6bedac0e0_134 .array/port v0x55f6bedac0e0, 134;
E_0x55f6bedab2b0/36 .event anyedge, v0x55f6bedac0e0_131, v0x55f6bedac0e0_132, v0x55f6bedac0e0_133, v0x55f6bedac0e0_134;
v0x55f6bedac0e0_135 .array/port v0x55f6bedac0e0, 135;
v0x55f6bedac0e0_136 .array/port v0x55f6bedac0e0, 136;
v0x55f6bedac0e0_137 .array/port v0x55f6bedac0e0, 137;
v0x55f6bedac0e0_138 .array/port v0x55f6bedac0e0, 138;
E_0x55f6bedab2b0/37 .event anyedge, v0x55f6bedac0e0_135, v0x55f6bedac0e0_136, v0x55f6bedac0e0_137, v0x55f6bedac0e0_138;
v0x55f6bedac0e0_139 .array/port v0x55f6bedac0e0, 139;
v0x55f6bedac0e0_140 .array/port v0x55f6bedac0e0, 140;
v0x55f6bedac0e0_141 .array/port v0x55f6bedac0e0, 141;
v0x55f6bedac0e0_142 .array/port v0x55f6bedac0e0, 142;
E_0x55f6bedab2b0/38 .event anyedge, v0x55f6bedac0e0_139, v0x55f6bedac0e0_140, v0x55f6bedac0e0_141, v0x55f6bedac0e0_142;
v0x55f6bedac0e0_143 .array/port v0x55f6bedac0e0, 143;
v0x55f6bedac0e0_144 .array/port v0x55f6bedac0e0, 144;
v0x55f6bedac0e0_145 .array/port v0x55f6bedac0e0, 145;
v0x55f6bedac0e0_146 .array/port v0x55f6bedac0e0, 146;
E_0x55f6bedab2b0/39 .event anyedge, v0x55f6bedac0e0_143, v0x55f6bedac0e0_144, v0x55f6bedac0e0_145, v0x55f6bedac0e0_146;
v0x55f6bedac0e0_147 .array/port v0x55f6bedac0e0, 147;
v0x55f6bedac0e0_148 .array/port v0x55f6bedac0e0, 148;
v0x55f6bedac0e0_149 .array/port v0x55f6bedac0e0, 149;
v0x55f6bedac0e0_150 .array/port v0x55f6bedac0e0, 150;
E_0x55f6bedab2b0/40 .event anyedge, v0x55f6bedac0e0_147, v0x55f6bedac0e0_148, v0x55f6bedac0e0_149, v0x55f6bedac0e0_150;
v0x55f6bedac0e0_151 .array/port v0x55f6bedac0e0, 151;
v0x55f6bedac0e0_152 .array/port v0x55f6bedac0e0, 152;
v0x55f6bedac0e0_153 .array/port v0x55f6bedac0e0, 153;
v0x55f6bedac0e0_154 .array/port v0x55f6bedac0e0, 154;
E_0x55f6bedab2b0/41 .event anyedge, v0x55f6bedac0e0_151, v0x55f6bedac0e0_152, v0x55f6bedac0e0_153, v0x55f6bedac0e0_154;
v0x55f6bedac0e0_155 .array/port v0x55f6bedac0e0, 155;
v0x55f6bedac0e0_156 .array/port v0x55f6bedac0e0, 156;
v0x55f6bedac0e0_157 .array/port v0x55f6bedac0e0, 157;
v0x55f6bedac0e0_158 .array/port v0x55f6bedac0e0, 158;
E_0x55f6bedab2b0/42 .event anyedge, v0x55f6bedac0e0_155, v0x55f6bedac0e0_156, v0x55f6bedac0e0_157, v0x55f6bedac0e0_158;
v0x55f6bedac0e0_159 .array/port v0x55f6bedac0e0, 159;
v0x55f6bedac0e0_160 .array/port v0x55f6bedac0e0, 160;
v0x55f6bedac0e0_161 .array/port v0x55f6bedac0e0, 161;
v0x55f6bedac0e0_162 .array/port v0x55f6bedac0e0, 162;
E_0x55f6bedab2b0/43 .event anyedge, v0x55f6bedac0e0_159, v0x55f6bedac0e0_160, v0x55f6bedac0e0_161, v0x55f6bedac0e0_162;
v0x55f6bedac0e0_163 .array/port v0x55f6bedac0e0, 163;
v0x55f6bedac0e0_164 .array/port v0x55f6bedac0e0, 164;
v0x55f6bedac0e0_165 .array/port v0x55f6bedac0e0, 165;
v0x55f6bedac0e0_166 .array/port v0x55f6bedac0e0, 166;
E_0x55f6bedab2b0/44 .event anyedge, v0x55f6bedac0e0_163, v0x55f6bedac0e0_164, v0x55f6bedac0e0_165, v0x55f6bedac0e0_166;
v0x55f6bedac0e0_167 .array/port v0x55f6bedac0e0, 167;
v0x55f6bedac0e0_168 .array/port v0x55f6bedac0e0, 168;
v0x55f6bedac0e0_169 .array/port v0x55f6bedac0e0, 169;
v0x55f6bedac0e0_170 .array/port v0x55f6bedac0e0, 170;
E_0x55f6bedab2b0/45 .event anyedge, v0x55f6bedac0e0_167, v0x55f6bedac0e0_168, v0x55f6bedac0e0_169, v0x55f6bedac0e0_170;
v0x55f6bedac0e0_171 .array/port v0x55f6bedac0e0, 171;
v0x55f6bedac0e0_172 .array/port v0x55f6bedac0e0, 172;
v0x55f6bedac0e0_173 .array/port v0x55f6bedac0e0, 173;
v0x55f6bedac0e0_174 .array/port v0x55f6bedac0e0, 174;
E_0x55f6bedab2b0/46 .event anyedge, v0x55f6bedac0e0_171, v0x55f6bedac0e0_172, v0x55f6bedac0e0_173, v0x55f6bedac0e0_174;
v0x55f6bedac0e0_175 .array/port v0x55f6bedac0e0, 175;
v0x55f6bedac0e0_176 .array/port v0x55f6bedac0e0, 176;
v0x55f6bedac0e0_177 .array/port v0x55f6bedac0e0, 177;
v0x55f6bedac0e0_178 .array/port v0x55f6bedac0e0, 178;
E_0x55f6bedab2b0/47 .event anyedge, v0x55f6bedac0e0_175, v0x55f6bedac0e0_176, v0x55f6bedac0e0_177, v0x55f6bedac0e0_178;
v0x55f6bedac0e0_179 .array/port v0x55f6bedac0e0, 179;
v0x55f6bedac0e0_180 .array/port v0x55f6bedac0e0, 180;
v0x55f6bedac0e0_181 .array/port v0x55f6bedac0e0, 181;
v0x55f6bedac0e0_182 .array/port v0x55f6bedac0e0, 182;
E_0x55f6bedab2b0/48 .event anyedge, v0x55f6bedac0e0_179, v0x55f6bedac0e0_180, v0x55f6bedac0e0_181, v0x55f6bedac0e0_182;
v0x55f6bedac0e0_183 .array/port v0x55f6bedac0e0, 183;
v0x55f6bedac0e0_184 .array/port v0x55f6bedac0e0, 184;
v0x55f6bedac0e0_185 .array/port v0x55f6bedac0e0, 185;
v0x55f6bedac0e0_186 .array/port v0x55f6bedac0e0, 186;
E_0x55f6bedab2b0/49 .event anyedge, v0x55f6bedac0e0_183, v0x55f6bedac0e0_184, v0x55f6bedac0e0_185, v0x55f6bedac0e0_186;
v0x55f6bedac0e0_187 .array/port v0x55f6bedac0e0, 187;
v0x55f6bedac0e0_188 .array/port v0x55f6bedac0e0, 188;
v0x55f6bedac0e0_189 .array/port v0x55f6bedac0e0, 189;
v0x55f6bedac0e0_190 .array/port v0x55f6bedac0e0, 190;
E_0x55f6bedab2b0/50 .event anyedge, v0x55f6bedac0e0_187, v0x55f6bedac0e0_188, v0x55f6bedac0e0_189, v0x55f6bedac0e0_190;
v0x55f6bedac0e0_191 .array/port v0x55f6bedac0e0, 191;
v0x55f6bedac0e0_192 .array/port v0x55f6bedac0e0, 192;
v0x55f6bedac0e0_193 .array/port v0x55f6bedac0e0, 193;
v0x55f6bedac0e0_194 .array/port v0x55f6bedac0e0, 194;
E_0x55f6bedab2b0/51 .event anyedge, v0x55f6bedac0e0_191, v0x55f6bedac0e0_192, v0x55f6bedac0e0_193, v0x55f6bedac0e0_194;
v0x55f6bedac0e0_195 .array/port v0x55f6bedac0e0, 195;
v0x55f6bedac0e0_196 .array/port v0x55f6bedac0e0, 196;
v0x55f6bedac0e0_197 .array/port v0x55f6bedac0e0, 197;
v0x55f6bedac0e0_198 .array/port v0x55f6bedac0e0, 198;
E_0x55f6bedab2b0/52 .event anyedge, v0x55f6bedac0e0_195, v0x55f6bedac0e0_196, v0x55f6bedac0e0_197, v0x55f6bedac0e0_198;
v0x55f6bedac0e0_199 .array/port v0x55f6bedac0e0, 199;
v0x55f6bedac0e0_200 .array/port v0x55f6bedac0e0, 200;
v0x55f6bedac0e0_201 .array/port v0x55f6bedac0e0, 201;
v0x55f6bedac0e0_202 .array/port v0x55f6bedac0e0, 202;
E_0x55f6bedab2b0/53 .event anyedge, v0x55f6bedac0e0_199, v0x55f6bedac0e0_200, v0x55f6bedac0e0_201, v0x55f6bedac0e0_202;
v0x55f6bedac0e0_203 .array/port v0x55f6bedac0e0, 203;
v0x55f6bedac0e0_204 .array/port v0x55f6bedac0e0, 204;
v0x55f6bedac0e0_205 .array/port v0x55f6bedac0e0, 205;
v0x55f6bedac0e0_206 .array/port v0x55f6bedac0e0, 206;
E_0x55f6bedab2b0/54 .event anyedge, v0x55f6bedac0e0_203, v0x55f6bedac0e0_204, v0x55f6bedac0e0_205, v0x55f6bedac0e0_206;
v0x55f6bedac0e0_207 .array/port v0x55f6bedac0e0, 207;
v0x55f6bedac0e0_208 .array/port v0x55f6bedac0e0, 208;
v0x55f6bedac0e0_209 .array/port v0x55f6bedac0e0, 209;
v0x55f6bedac0e0_210 .array/port v0x55f6bedac0e0, 210;
E_0x55f6bedab2b0/55 .event anyedge, v0x55f6bedac0e0_207, v0x55f6bedac0e0_208, v0x55f6bedac0e0_209, v0x55f6bedac0e0_210;
v0x55f6bedac0e0_211 .array/port v0x55f6bedac0e0, 211;
v0x55f6bedac0e0_212 .array/port v0x55f6bedac0e0, 212;
v0x55f6bedac0e0_213 .array/port v0x55f6bedac0e0, 213;
v0x55f6bedac0e0_214 .array/port v0x55f6bedac0e0, 214;
E_0x55f6bedab2b0/56 .event anyedge, v0x55f6bedac0e0_211, v0x55f6bedac0e0_212, v0x55f6bedac0e0_213, v0x55f6bedac0e0_214;
v0x55f6bedac0e0_215 .array/port v0x55f6bedac0e0, 215;
v0x55f6bedac0e0_216 .array/port v0x55f6bedac0e0, 216;
v0x55f6bedac0e0_217 .array/port v0x55f6bedac0e0, 217;
v0x55f6bedac0e0_218 .array/port v0x55f6bedac0e0, 218;
E_0x55f6bedab2b0/57 .event anyedge, v0x55f6bedac0e0_215, v0x55f6bedac0e0_216, v0x55f6bedac0e0_217, v0x55f6bedac0e0_218;
v0x55f6bedac0e0_219 .array/port v0x55f6bedac0e0, 219;
v0x55f6bedac0e0_220 .array/port v0x55f6bedac0e0, 220;
v0x55f6bedac0e0_221 .array/port v0x55f6bedac0e0, 221;
v0x55f6bedac0e0_222 .array/port v0x55f6bedac0e0, 222;
E_0x55f6bedab2b0/58 .event anyedge, v0x55f6bedac0e0_219, v0x55f6bedac0e0_220, v0x55f6bedac0e0_221, v0x55f6bedac0e0_222;
v0x55f6bedac0e0_223 .array/port v0x55f6bedac0e0, 223;
v0x55f6bedac0e0_224 .array/port v0x55f6bedac0e0, 224;
v0x55f6bedac0e0_225 .array/port v0x55f6bedac0e0, 225;
v0x55f6bedac0e0_226 .array/port v0x55f6bedac0e0, 226;
E_0x55f6bedab2b0/59 .event anyedge, v0x55f6bedac0e0_223, v0x55f6bedac0e0_224, v0x55f6bedac0e0_225, v0x55f6bedac0e0_226;
v0x55f6bedac0e0_227 .array/port v0x55f6bedac0e0, 227;
v0x55f6bedac0e0_228 .array/port v0x55f6bedac0e0, 228;
v0x55f6bedac0e0_229 .array/port v0x55f6bedac0e0, 229;
v0x55f6bedac0e0_230 .array/port v0x55f6bedac0e0, 230;
E_0x55f6bedab2b0/60 .event anyedge, v0x55f6bedac0e0_227, v0x55f6bedac0e0_228, v0x55f6bedac0e0_229, v0x55f6bedac0e0_230;
v0x55f6bedac0e0_231 .array/port v0x55f6bedac0e0, 231;
v0x55f6bedac0e0_232 .array/port v0x55f6bedac0e0, 232;
v0x55f6bedac0e0_233 .array/port v0x55f6bedac0e0, 233;
v0x55f6bedac0e0_234 .array/port v0x55f6bedac0e0, 234;
E_0x55f6bedab2b0/61 .event anyedge, v0x55f6bedac0e0_231, v0x55f6bedac0e0_232, v0x55f6bedac0e0_233, v0x55f6bedac0e0_234;
v0x55f6bedac0e0_235 .array/port v0x55f6bedac0e0, 235;
v0x55f6bedac0e0_236 .array/port v0x55f6bedac0e0, 236;
v0x55f6bedac0e0_237 .array/port v0x55f6bedac0e0, 237;
v0x55f6bedac0e0_238 .array/port v0x55f6bedac0e0, 238;
E_0x55f6bedab2b0/62 .event anyedge, v0x55f6bedac0e0_235, v0x55f6bedac0e0_236, v0x55f6bedac0e0_237, v0x55f6bedac0e0_238;
v0x55f6bedac0e0_239 .array/port v0x55f6bedac0e0, 239;
v0x55f6bedac0e0_240 .array/port v0x55f6bedac0e0, 240;
v0x55f6bedac0e0_241 .array/port v0x55f6bedac0e0, 241;
v0x55f6bedac0e0_242 .array/port v0x55f6bedac0e0, 242;
E_0x55f6bedab2b0/63 .event anyedge, v0x55f6bedac0e0_239, v0x55f6bedac0e0_240, v0x55f6bedac0e0_241, v0x55f6bedac0e0_242;
v0x55f6bedac0e0_243 .array/port v0x55f6bedac0e0, 243;
v0x55f6bedac0e0_244 .array/port v0x55f6bedac0e0, 244;
v0x55f6bedac0e0_245 .array/port v0x55f6bedac0e0, 245;
v0x55f6bedac0e0_246 .array/port v0x55f6bedac0e0, 246;
E_0x55f6bedab2b0/64 .event anyedge, v0x55f6bedac0e0_243, v0x55f6bedac0e0_244, v0x55f6bedac0e0_245, v0x55f6bedac0e0_246;
v0x55f6bedac0e0_247 .array/port v0x55f6bedac0e0, 247;
v0x55f6bedac0e0_248 .array/port v0x55f6bedac0e0, 248;
v0x55f6bedac0e0_249 .array/port v0x55f6bedac0e0, 249;
v0x55f6bedac0e0_250 .array/port v0x55f6bedac0e0, 250;
E_0x55f6bedab2b0/65 .event anyedge, v0x55f6bedac0e0_247, v0x55f6bedac0e0_248, v0x55f6bedac0e0_249, v0x55f6bedac0e0_250;
v0x55f6bedac0e0_251 .array/port v0x55f6bedac0e0, 251;
v0x55f6bedac0e0_252 .array/port v0x55f6bedac0e0, 252;
v0x55f6bedac0e0_253 .array/port v0x55f6bedac0e0, 253;
v0x55f6bedac0e0_254 .array/port v0x55f6bedac0e0, 254;
E_0x55f6bedab2b0/66 .event anyedge, v0x55f6bedac0e0_251, v0x55f6bedac0e0_252, v0x55f6bedac0e0_253, v0x55f6bedac0e0_254;
v0x55f6bedac0e0_255 .array/port v0x55f6bedac0e0, 255;
E_0x55f6bedab2b0/67 .event anyedge, v0x55f6bedac0e0_255;
E_0x55f6bedab2b0 .event/or E_0x55f6bedab2b0/0, E_0x55f6bedab2b0/1, E_0x55f6bedab2b0/2, E_0x55f6bedab2b0/3, E_0x55f6bedab2b0/4, E_0x55f6bedab2b0/5, E_0x55f6bedab2b0/6, E_0x55f6bedab2b0/7, E_0x55f6bedab2b0/8, E_0x55f6bedab2b0/9, E_0x55f6bedab2b0/10, E_0x55f6bedab2b0/11, E_0x55f6bedab2b0/12, E_0x55f6bedab2b0/13, E_0x55f6bedab2b0/14, E_0x55f6bedab2b0/15, E_0x55f6bedab2b0/16, E_0x55f6bedab2b0/17, E_0x55f6bedab2b0/18, E_0x55f6bedab2b0/19, E_0x55f6bedab2b0/20, E_0x55f6bedab2b0/21, E_0x55f6bedab2b0/22, E_0x55f6bedab2b0/23, E_0x55f6bedab2b0/24, E_0x55f6bedab2b0/25, E_0x55f6bedab2b0/26, E_0x55f6bedab2b0/27, E_0x55f6bedab2b0/28, E_0x55f6bedab2b0/29, E_0x55f6bedab2b0/30, E_0x55f6bedab2b0/31, E_0x55f6bedab2b0/32, E_0x55f6bedab2b0/33, E_0x55f6bedab2b0/34, E_0x55f6bedab2b0/35, E_0x55f6bedab2b0/36, E_0x55f6bedab2b0/37, E_0x55f6bedab2b0/38, E_0x55f6bedab2b0/39, E_0x55f6bedab2b0/40, E_0x55f6bedab2b0/41, E_0x55f6bedab2b0/42, E_0x55f6bedab2b0/43, E_0x55f6bedab2b0/44, E_0x55f6bedab2b0/45, E_0x55f6bedab2b0/46, E_0x55f6bedab2b0/47, E_0x55f6bedab2b0/48, E_0x55f6bedab2b0/49, E_0x55f6bedab2b0/50, E_0x55f6bedab2b0/51, E_0x55f6bedab2b0/52, E_0x55f6bedab2b0/53, E_0x55f6bedab2b0/54, E_0x55f6bedab2b0/55, E_0x55f6bedab2b0/56, E_0x55f6bedab2b0/57, E_0x55f6bedab2b0/58, E_0x55f6bedab2b0/59, E_0x55f6bedab2b0/60, E_0x55f6bedab2b0/61, E_0x55f6bedab2b0/62, E_0x55f6bedab2b0/63, E_0x55f6bedab2b0/64, E_0x55f6bedab2b0/65, E_0x55f6bedab2b0/66, E_0x55f6bedab2b0/67;
S_0x55f6bedabb80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 17 26, 17 26 0, S_0x55f6bedaad20;
 .timescale -9 -12;
v0x55f6bedabd80_0 .var/2s "i", 31 0;
    .scope S_0x55f6bebb3120;
T_0 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec57840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bec5a470_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bec72800_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bec65020_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bec47f50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f6bec88330_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0x55f6bec85d00_0;
    %inv;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x55f6bec88620_0;
    %inv;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55f6bec7ada0_0;
    %assign/vec4 v0x55f6bec65020_0, 0;
    %load/vec4 v0x55f6bec627a0_0;
    %assign/vec4 v0x55f6bec47f50_0, 0;
    %load/vec4 v0x55f6bec4d550_0;
    %load/vec4 v0x55f6bec4f200_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bec5a470_0, 0;
    %load/vec4 v0x55f6bec72760_0;
    %load/vec4 v0x55f6bec6b4b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bec72800_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f6beb95ff0;
T_1 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6becb0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6becb0cc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f6bec8f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55f6beca9630_0;
    %assign/vec4 v0x55f6becb0cc0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f6becd4a20;
T_2 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6becf15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6becd4c00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f6bec8e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55f6becb16a0_0;
    %assign/vec4 v0x55f6becd4c00_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f6becf1180;
T_3 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb96ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed0d980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f6becf7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55f6bed0cf00_0;
    %assign/vec4 v0x55f6bed0d980_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f6bec47680;
T_4 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6becb1d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6becb1c70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f6becb19b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f6beccdf80_0;
    %assign/vec4 v0x55f6becb1c70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f6beb8fbc0;
T_5 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb8ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beb8ff20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f6beb96eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55f6beb96f50_0;
    %assign/vec4 v0x55f6beb8ff20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f6bebb9550;
T_6 ;
Ewait_0 .event/or E_0x55f6bec47080, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55f6becf00f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6becdfe60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6becd6310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6becccb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd4220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd4510_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6becdfe60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd6310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becccb90_0, 0, 1;
    %load/vec4 v0x55f6becd59d0_0;
    %inv;
    %store/vec4 v0x55f6becd4220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd4510_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6becdfe60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd6310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becccb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd4220_0, 0, 1;
    %load/vec4 v0x55f6becd59d0_0;
    %inv;
    %store/vec4 v0x55f6becd4510_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x55f6becd47b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 2;
    %store/vec4 v0x55f6becdfe60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd6310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becccb90_0, 0, 1;
    %load/vec4 v0x55f6becd59d0_0;
    %inv;
    %store/vec4 v0x55f6becd4220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becd4510_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f6bebb9550;
T_7 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bece8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6becf00f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f6becd59d0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x55f6becb2db0_0;
    %inv;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f6becdfe60_0;
    %assign/vec4 v0x55f6becf00f0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f6beb49a70;
T_8 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bebbffd0_0, 0, 25;
    %end;
    .thread T_8, $init;
    .scope S_0x55f6beceb470;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6becf0810_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6becf0b70_0, 0, 3;
    %end;
    .thread T_9, $init;
    .scope S_0x55f6beceb470;
T_10 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6beb6c570_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb56930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb5f030_0, 0, 1;
    %fork t_1, S_0x55f6beccea00;
    %jmp t_0;
    .scope S_0x55f6beccea00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6beb864e0_0, 0, 32;
T_10.0 ; Top of for-loop
    %load/vec4 v0x55f6beb864e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6beb864e0_0;
    %store/vec4a v0x55f6beb6a1b0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6beb864e0_0;
    %store/vec4a v0x55f6beb73490, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6beb864e0_0;
    %store/vec4a v0x55f6bece33f0, 4, 0;
T_10.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6beb864e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6beb864e0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ; for-loop exit label
    %end;
    .scope S_0x55f6beceb470;
t_0 %join;
    %end;
    .thread T_10;
    .scope S_0x55f6beceb470;
T_11 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6becf0ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6becf0b70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f6beb54c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x55f6becf1050_0;
    %load/vec4 v0x55f6beb6c570_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55f6becf0b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6becf0b70_0, 0;
    %load/vec4 v0x55f6beb6d350_0;
    %load/vec4 v0x55f6becf0b70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6beb6a1b0, 0, 4;
    %load/vec4 v0x55f6becf1050_0;
    %load/vec4 v0x55f6becf0b70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6beb73490, 0, 4;
    %load/vec4 v0x55f6becdcb90_0;
    %load/vec4 v0x55f6becf0b70_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bece33f0, 0, 4;
    %load/vec4 v0x55f6becf1050_0;
    %assign/vec4 v0x55f6beb6c570_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f6beceb470;
T_12 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6becf0ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6becf0810_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f6becf0fb0_0;
    %load/vec4 v0x55f6becf0810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6beb73490, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_12.5, 4;
    %load/vec4 v0x55f6becdcaf0_0;
    %load/vec4 v0x55f6becf0810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bece33f0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x55f6beb56930_0;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55f6becf0810_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6becf0810_0, 0;
    %load/vec4 v0x55f6becf0810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6beb6a1b0, 4;
    %assign/vec4 v0x55f6beb6cf50_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f6beceb470;
T_13 ;
Ewait_1 .event/or E_0x55f6bec01a80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55f6becf0810_0;
    %load/vec4 v0x55f6becf0b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6beb4f140_0, 0, 1;
    %load/vec4 v0x55f6becf0b70_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6becf0810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6beb61c60_0, 0, 1;
    %load/vec4 v0x55f6beb4f140_0;
    %inv;
    %store/vec4 v0x55f6beb56930_0, 0, 1;
    %load/vec4 v0x55f6becf0fb0_0;
    %load/vec4 v0x55f6becf0810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6beb73490, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.3, 4;
    %load/vec4 v0x55f6becdcaf0_0;
    %load/vec4 v0x55f6becf0810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bece33f0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x55f6beb56930_0;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6beb5f030_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb5f030_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f6bec2da70;
T_14 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb588a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beb587c0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bebad4b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beb89eb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beb7d030_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f6bebc3af0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.5, 10;
    %load/vec4 v0x55f6bebb3f00_0;
    %inv;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x55f6bebc3a50_0;
    %inv;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55f6beb90a60_0;
    %assign/vec4 v0x55f6beb89eb0_0, 0;
    %load/vec4 v0x55f6beb7cf90_0;
    %assign/vec4 v0x55f6beb7d030_0, 0;
    %load/vec4 v0x55f6beb659d0_0;
    %load/vec4 v0x55f6beb65900_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6beb587c0_0, 0;
    %load/vec4 v0x55f6bebad410_0;
    %load/vec4 v0x55f6bebb3fa0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bebad4b0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f6bec87f40;
T_15 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec3fff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bec404d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f6bec55e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55f6bec55f30_0;
    %assign/vec4 v0x55f6bec404d0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f6bec649e0;
T_16 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec0f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bec06ed0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f6bec08ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55f6bec06e00_0;
    %assign/vec4 v0x55f6bec06ed0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f6bec5def0;
T_17 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebe8ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bebf9310_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f6bebf9530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55f6bebf9270_0;
    %assign/vec4 v0x55f6bebf9310_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f6bec41480;
T_18 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebc0340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bebc20c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f6bebc5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55f6bebc1ff0_0;
    %assign/vec4 v0x55f6bebc20c0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f6bec3a990;
T_19 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebb2b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bebb2a70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f6bebb2f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55f6bebb3010_0;
    %assign/vec4 v0x55f6bebb2a70_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f6bec81450;
T_20 ;
Ewait_2 .event/or E_0x55f6bec015a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55f6bec1cb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bec1cf70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bec329d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bec2c010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2c0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2a360_0, 0, 1;
    %jmp T_20.4;
T_20.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bec1cf70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec329d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2c010_0, 0, 1;
    %load/vec4 v0x55f6bec32910_0;
    %inv;
    %store/vec4 v0x55f6bec2c0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2a360_0, 0, 1;
    %jmp T_20.4;
T_20.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bec1cf70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec329d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2c010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2c0e0_0, 0, 1;
    %load/vec4 v0x55f6bec32910_0;
    %inv;
    %store/vec4 v0x55f6bec2a360_0, 0, 1;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x55f6bec2a400_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_20.6, 8;
T_20.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_20.6, 8;
 ; End of false expr.
    %blend;
T_20.6;
    %pad/s 2;
    %store/vec4 v0x55f6bec1cf70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec329d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2c010_0, 0, 1;
    %load/vec4 v0x55f6bec32910_0;
    %inv;
    %store/vec4 v0x55f6bec2c0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec2a360_0, 0, 1;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55f6bec81450;
T_21 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec1ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bec1cb30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55f6bec32910_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x55f6bec2fa40_0;
    %inv;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55f6bec1cf70_0;
    %assign/vec4 v0x55f6bec1cb30_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f6becbaff0;
T_22 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6becb14a0_0, 0, 25;
    %end;
    .thread T_22, $init;
    .scope S_0x55f6becd6690;
T_23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bec91e40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bec909f0_0, 0, 3;
    %end;
    .thread T_23, $init;
    .scope S_0x55f6becd6690;
T_24 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bec8f350_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beca5dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec8f290_0, 0, 1;
    %fork t_3, S_0x55f6becb53a0;
    %jmp t_2;
    .scope S_0x55f6becb53a0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6becb28a0_0, 0, 32;
T_24.0 ; Top of for-loop
    %load/vec4 v0x55f6becb28a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6becb28a0_0;
    %store/vec4a v0x55f6becb3220, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6becb28a0_0;
    %store/vec4a v0x55f6bec8fc90, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6becb28a0_0;
    %store/vec4a v0x55f6bec7f4f0, 4, 0;
T_24.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6becb28a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6becb28a0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ; for-loop exit label
    %end;
    .scope S_0x55f6becd6690;
t_2 %join;
    %end;
    .thread T_24;
    .scope S_0x55f6becd6690;
T_25 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec91f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bec909f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55f6beca2940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x55f6bec8fbd0_0;
    %load/vec4 v0x55f6bec8f350_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55f6bec909f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bec909f0_0, 0;
    %load/vec4 v0x55f6becb4010_0;
    %load/vec4 v0x55f6bec909f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6becb3220, 0, 4;
    %load/vec4 v0x55f6bec8fbd0_0;
    %load/vec4 v0x55f6bec909f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bec8fc90, 0, 4;
    %load/vec4 v0x55f6bec7f3e0_0;
    %load/vec4 v0x55f6bec909f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bec7f4f0, 0, 4;
    %load/vec4 v0x55f6bec8fbd0_0;
    %assign/vec4 v0x55f6bec8f350_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f6becd6690;
T_26 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bec91f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bec91e40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55f6bec90ad0_0;
    %load/vec4 v0x55f6bec91e40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bec8fc90, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_26.5, 4;
    %load/vec4 v0x55f6bec82750_0;
    %load/vec4 v0x55f6bec91e40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bec7f4f0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0x55f6beca5dc0_0;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55f6bec91e40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bec91e40_0, 0;
    %load/vec4 v0x55f6bec91e40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6becb3220, 4;
    %assign/vec4 v0x55f6becb3130_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55f6becd6690;
T_27 ;
Ewait_3 .event/or E_0x55f6bebf8890, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55f6bec91e40_0;
    %load/vec4 v0x55f6bec909f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6beca5cb0_0, 0, 1;
    %load/vec4 v0x55f6bec909f0_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bec91e40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6beca29e0_0, 0, 1;
    %load/vec4 v0x55f6beca5cb0_0;
    %inv;
    %store/vec4 v0x55f6beca5dc0_0, 0, 1;
    %load/vec4 v0x55f6bec90ad0_0;
    %load/vec4 v0x55f6bec91e40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bec8fc90, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_27.3, 4;
    %load/vec4 v0x55f6bec82750_0;
    %load/vec4 v0x55f6bec91e40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bec7f4f0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x55f6beca5dc0_0;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bec8f290_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bec8f290_0, 0, 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55f6bec4edd0;
T_28 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec9b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bec9d510_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beca25c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bec94ed0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beca0080_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55f6becc0af0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.5, 10;
    %load/vec4 v0x55f6becbee50_0;
    %inv;
    %and;
T_28.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v0x55f6becc0a50_0;
    %inv;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55f6bec94e10_0;
    %assign/vec4 v0x55f6bec94ed0_0, 0;
    %load/vec4 v0x55f6bec93130_0;
    %assign/vec4 v0x55f6beca0080_0, 0;
    %load/vec4 v0x55f6bec9d450_0;
    %load/vec4 v0x55f6beca0160_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bec9d510_0, 0;
    %load/vec4 v0x55f6beca2520_0;
    %load/vec4 v0x55f6becbef20_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6beca25c0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f6bebbde00;
T_29 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebab3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bebae7d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55f6bebbbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x55f6bebae710_0;
    %assign/vec4 v0x55f6bebae7d0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55f6beb63670;
T_30 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb4b3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beb4b340_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55f6beb4c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x55f6beb4c780_0;
    %assign/vec4 v0x55f6beb4b340_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f6becec4c0;
T_31 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec993a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beca5aa0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55f6becbc9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x55f6beca5a00_0;
    %assign/vec4 v0x55f6beca5aa0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55f6bec18480;
T_32 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebd19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bebe8960_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55f6bebf4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55f6bebe88c0_0;
    %assign/vec4 v0x55f6bebe8960_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55f6bebc5360;
T_33 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb8afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beb8af00_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55f6beba1e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55f6beba1ea0_0;
    %assign/vec4 v0x55f6beb8af00_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55f6beb97cf0;
T_34 ;
Ewait_4 .event/or E_0x55f6bec475f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x55f6beb6acc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6beb75ef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6beb773e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6beb8b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb8b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb87e40_0, 0, 1;
    %jmp T_34.4;
T_34.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6beb75ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb773e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb8b1b0_0, 0, 1;
    %load/vec4 v0x55f6beb77340_0;
    %inv;
    %store/vec4 v0x55f6beb8b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb87e40_0, 0, 1;
    %jmp T_34.4;
T_34.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6beb75ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb773e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb8b1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb8b280_0, 0, 1;
    %load/vec4 v0x55f6beb77340_0;
    %inv;
    %store/vec4 v0x55f6beb87e40_0, 0, 1;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x55f6beb87f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_34.6, 8;
T_34.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_34.6, 8;
 ; End of false expr.
    %blend;
T_34.6;
    %pad/s 2;
    %store/vec4 v0x55f6beb75ef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb773e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb8b1b0_0, 0, 1;
    %load/vec4 v0x55f6beb77340_0;
    %inv;
    %store/vec4 v0x55f6beb8b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb87e40_0, 0, 1;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55f6beb97cf0;
T_35 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb75fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6beb6acc0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55f6beb77340_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v0x55f6beb986d0_0;
    %inv;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55f6beb75ef0_0;
    %assign/vec4 v0x55f6beb6acc0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f6bec5f1f0;
T_36 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bec29020_0, 0, 25;
    %end;
    .thread T_36, $init;
    .scope S_0x55f6bec0e370;
T_37 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bebc0dd0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bebbf000_0, 0, 3;
    %end;
    .thread T_37, $init;
    .scope S_0x55f6bec0e370;
T_38 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bebcd6c0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bebeaed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bebcd600_0, 0, 1;
    %fork t_5, S_0x55f6bebe2560;
    %jmp t_4;
    .scope S_0x55f6bebe2560;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bebe43e0_0, 0, 32;
T_38.0 ; Top of for-loop
    %load/vec4 v0x55f6bebe43e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bebe43e0_0;
    %store/vec4a v0x55f6bebeca30, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bebe43e0_0;
    %store/vec4a v0x55f6bebcc100, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bebe43e0_0;
    %store/vec4a v0x55f6bebc79c0, 4, 0;
T_38.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bebe43e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bebe43e0_0, 0, 32;
    %jmp T_38.0;
T_38.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bec0e370;
t_4 %join;
    %end;
    .thread T_38;
    .scope S_0x55f6bec0e370;
T_39 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebc0eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bebbf000_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55f6bebce4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.4, 9;
    %load/vec4 v0x55f6bebcc040_0;
    %load/vec4 v0x55f6bebcd6c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x55f6bebbf000_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bebbf000_0, 0;
    %load/vec4 v0x55f6bebef660_0;
    %load/vec4 v0x55f6bebbf000_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bebeca30, 0, 4;
    %load/vec4 v0x55f6bebcc040_0;
    %load/vec4 v0x55f6bebbf000_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bebcc100, 0, 4;
    %load/vec4 v0x55f6bebc78b0_0;
    %load/vec4 v0x55f6bebbf000_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bebc79c0, 0, 4;
    %load/vec4 v0x55f6bebcc040_0;
    %assign/vec4 v0x55f6bebcd6c0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55f6bec0e370;
T_40 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bebc0eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bebc0dd0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55f6bebbf0e0_0;
    %load/vec4 v0x55f6bebc0dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bebcc100, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_40.5, 4;
    %load/vec4 v0x55f6bebc9410_0;
    %load/vec4 v0x55f6bebc0dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bebc79c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v0x55f6bebeaed0_0;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x55f6bebc0dd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bebc0dd0_0, 0;
    %load/vec4 v0x55f6bebc0dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bebeca30, 4;
    %assign/vec4 v0x55f6bebec970_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55f6bec0e370;
T_41 ;
Ewait_5 .event/or E_0x55f6bec40600, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x55f6bebc0dd0_0;
    %load/vec4 v0x55f6bebbf000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bebeae10_0, 0, 1;
    %load/vec4 v0x55f6bebbf000_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bebc0dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bebce5a0_0, 0, 1;
    %load/vec4 v0x55f6bebeae10_0;
    %inv;
    %store/vec4 v0x55f6bebeaed0_0, 0, 1;
    %load/vec4 v0x55f6bebbf0e0_0;
    %load/vec4 v0x55f6bebc0dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bebcc100, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_41.3, 4;
    %load/vec4 v0x55f6bebc9410_0;
    %load/vec4 v0x55f6bebc0dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bebc79c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_41.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x55f6bebeaed0_0;
    %and;
T_41.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bebcd600_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bebcd600_0, 0, 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55f6be9d5500;
T_42 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6be9a1430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6be9a1350_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6be9b5200_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6be9b7b80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6be9b7e10_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55f6be9bf6a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_42.5, 10;
    %load/vec4 v0x55f6be9bf740_0;
    %inv;
    %and;
T_42.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.4, 9;
    %load/vec4 v0x55f6be9bf600_0;
    %inv;
    %and;
T_42.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x55f6be9b54c0_0;
    %assign/vec4 v0x55f6be9b7b80_0, 0;
    %load/vec4 v0x55f6be9b7d50_0;
    %assign/vec4 v0x55f6be9b7e10_0, 0;
    %load/vec4 v0x55f6be9a1290_0;
    %load/vec4 v0x55f6be9b7ef0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6be9a1350_0, 0;
    %load/vec4 v0x55f6be9b5160_0;
    %load/vec4 v0x55f6be9b5090_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6be9b5200_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55f6bebd0570;
T_43 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec1d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bec1d200_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55f6beb89b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x55f6bec1d140_0;
    %assign/vec4 v0x55f6bec1d200_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55f6bec62f50;
T_44 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec1c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bec1c470_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55f6bec3fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x55f6bec1c3a0_0;
    %assign/vec4 v0x55f6bec1c470_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55f6bebf8e40;
T_45 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebb24e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bebb2420_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55f6bebd5a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x55f6bebb2380_0;
    %assign/vec4 v0x55f6bebb2420_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55f6bec87800;
T_46 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bec40d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bec644d0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55f6bec64340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x55f6bec64400_0;
    %assign/vec4 v0x55f6bec644d0_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55f6bec1d7e0;
T_47 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebfa490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bebfa3f0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55f6bebfa280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x55f6bebfa320_0;
    %assign/vec4 v0x55f6bebfa3f0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55f6bec406c0;
T_48 ;
Ewait_6 .event/or E_0x55f6bebfaec0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x55f6beca99c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %jmp T_48.4;
T_48.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6beccd080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6becccfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6becf03e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf04b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf0570_0, 0, 1;
    %jmp T_48.4;
T_48.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6beccd080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becccfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf03e0_0, 0, 1;
    %load/vec4 v0x55f6becccf20_0;
    %inv;
    %store/vec4 v0x55f6becf04b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf0570_0, 0, 1;
    %jmp T_48.4;
T_48.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6beccd080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becccfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf03e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf04b0_0, 0, 1;
    %load/vec4 v0x55f6becccf20_0;
    %inv;
    %store/vec4 v0x55f6becf0570_0, 0, 1;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0x55f6beccce80_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_48.6, 8;
T_48.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_48.6, 8;
 ; End of false expr.
    %blend;
T_48.6;
    %pad/s 2;
    %store/vec4 v0x55f6beccd080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becccfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf03e0_0, 0, 1;
    %load/vec4 v0x55f6becccf20_0;
    %inv;
    %store/vec4 v0x55f6becf04b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6becf0570_0, 0, 1;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55f6bec406c0;
T_49 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beca9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6beca99c0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55f6becccf20_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_49.4, 9;
    %load/vec4 v0x55f6bec40b80_0;
    %inv;
    %and;
T_49.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x55f6beccd080_0;
    %assign/vec4 v0x55f6beca99c0_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55f6beb9d870;
T_50 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed208c0_0, 0, 25;
    %end;
    .thread T_50, $init;
    .scope S_0x55f6bed21ef0;
T_51 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed23070_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed231f0_0, 0, 3;
    %end;
    .thread T_51, $init;
    .scope S_0x55f6bed21ef0;
T_52 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed22f90_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed22c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed22ed0_0, 0, 1;
    %fork t_7, S_0x55f6bed22530;
    %jmp t_6;
    .scope S_0x55f6bed22530;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed22730_0, 0, 32;
T_52.0 ; Top of for-loop
    %load/vec4 v0x55f6bed22730_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed22730_0;
    %store/vec4a v0x55f6bed22ac0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed22730_0;
    %store/vec4a v0x55f6bed234e0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed22730_0;
    %store/vec4a v0x55f6bed23820, 4, 0;
T_52.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed22730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed22730_0, 0, 32;
    %jmp T_52.0;
T_52.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed21ef0;
t_6 %join;
    %end;
    .thread T_52;
    .scope S_0x55f6bed21ef0;
T_53 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed23150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed231f0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55f6bed22d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.4, 9;
    %load/vec4 v0x55f6bed23420_0;
    %load/vec4 v0x55f6bed22f90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_53.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x55f6bed231f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed231f0_0, 0;
    %load/vec4 v0x55f6bed228f0_0;
    %load/vec4 v0x55f6bed231f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed22ac0, 0, 4;
    %load/vec4 v0x55f6bed23420_0;
    %load/vec4 v0x55f6bed231f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed234e0, 0, 4;
    %load/vec4 v0x55f6bed23760_0;
    %load/vec4 v0x55f6bed231f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed23820, 0, 4;
    %load/vec4 v0x55f6bed23420_0;
    %assign/vec4 v0x55f6bed22f90_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55f6bed21ef0;
T_54 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed23150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed23070_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x55f6bed232d0_0;
    %load/vec4 v0x55f6bed23070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed234e0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_54.5, 4;
    %load/vec4 v0x55f6bed236a0_0;
    %load/vec4 v0x55f6bed23070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed23820, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_54.4, 9;
    %load/vec4 v0x55f6bed22c90_0;
    %and;
T_54.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x55f6bed23070_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed23070_0, 0;
    %load/vec4 v0x55f6bed23070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed22ac0, 4;
    %assign/vec4 v0x55f6bed229d0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x55f6bed21ef0;
T_55 ;
Ewait_7 .event/or E_0x55f6bec10e90, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x55f6bed23070_0;
    %load/vec4 v0x55f6bed231f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed22b80_0, 0, 1;
    %load/vec4 v0x55f6bed231f0_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed23070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed22e10_0, 0, 1;
    %load/vec4 v0x55f6bed22b80_0;
    %inv;
    %store/vec4 v0x55f6bed22c90_0, 0, 1;
    %load/vec4 v0x55f6bed232d0_0;
    %load/vec4 v0x55f6bed23070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed234e0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_55.3, 4;
    %load/vec4 v0x55f6bed236a0_0;
    %load/vec4 v0x55f6bed23070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed23820, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_55.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0x55f6bed22c90_0;
    %and;
T_55.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed22ed0_0, 0, 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed22ed0_0, 0, 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55f6bed2bea0;
T_56 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed2f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed2f440_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed2eba0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed2ef20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed2f1b0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x55f6bed2e890_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_56.5, 10;
    %load/vec4 v0x55f6bed2e960_0;
    %inv;
    %and;
T_56.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_56.4, 9;
    %load/vec4 v0x55f6bed2e7f0_0;
    %inv;
    %and;
T_56.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x55f6bed2ee60_0;
    %assign/vec4 v0x55f6bed2ef20_0, 0;
    %load/vec4 v0x55f6bed2f0f0_0;
    %assign/vec4 v0x55f6bed2f1b0_0, 0;
    %load/vec4 v0x55f6bed2f380_0;
    %load/vec4 v0x55f6bed2f290_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed2f440_0, 0;
    %load/vec4 v0x55f6bed2eb00_0;
    %load/vec4 v0x55f6bed2ea30_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed2eba0_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55f6bed26fa0;
T_57 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed27680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed275a0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x55f6bed27420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x55f6bed274e0_0;
    %assign/vec4 v0x55f6bed275a0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55f6bed28b50;
T_58 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed29220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed29180_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55f6bed28fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x55f6bed290b0_0;
    %assign/vec4 v0x55f6bed29180_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55f6bed293b0;
T_59 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed29a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed299c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55f6bed29810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x55f6bed29920_0;
    %assign/vec4 v0x55f6bed299c0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55f6bed2a670;
T_60 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed2ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed2acc0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55f6bed2aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x55f6bed2abf0_0;
    %assign/vec4 v0x55f6bed2acc0_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55f6bed2aef0;
T_61 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed2b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed2b4d0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55f6bed2b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x55f6bed2b3d0_0;
    %assign/vec4 v0x55f6bed2b4d0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55f6bed27830;
T_62 ;
Ewait_8 .event/or E_0x55f6bed27d30, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x55f6bed28530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %jmp T_62.4;
T_62.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed283b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed28310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed28000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed280c0_0, 0, 1;
    %jmp T_62.4;
T_62.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed283b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed28310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed27f30_0, 0, 1;
    %load/vec4 v0x55f6bed28250_0;
    %inv;
    %store/vec4 v0x55f6bed28000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed280c0_0, 0, 1;
    %jmp T_62.4;
T_62.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed283b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed28310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed28000_0, 0, 1;
    %load/vec4 v0x55f6bed28250_0;
    %inv;
    %store/vec4 v0x55f6bed280c0_0, 0, 1;
    %jmp T_62.4;
T_62.3 ;
    %load/vec4 v0x55f6bed281b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_62.6, 8;
T_62.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_62.6, 8;
 ; End of false expr.
    %blend;
T_62.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed283b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed28310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed27f30_0, 0, 1;
    %load/vec4 v0x55f6bed28250_0;
    %inv;
    %store/vec4 v0x55f6bed28000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed280c0_0, 0, 1;
    %jmp T_62.4;
T_62.4 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55f6bed27830;
T_63 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed28490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed28530_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x55f6bed28250_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.4, 9;
    %load/vec4 v0x55f6bed27e70_0;
    %inv;
    %and;
T_63.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x55f6bed283b0_0;
    %assign/vec4 v0x55f6bed28530_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55f6bed24000;
T_64 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed314d0_0, 0, 25;
    %end;
    .thread T_64, $init;
    .scope S_0x55f6bed32900;
T_65 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed33a80_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed33c00_0, 0, 3;
    %end;
    .thread T_65, $init;
    .scope S_0x55f6bed32900;
T_66 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed339a0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed338e0_0, 0, 1;
    %fork t_9, S_0x55f6bed32f40;
    %jmp t_8;
    .scope S_0x55f6bed32f40;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed33140_0, 0, 32;
T_66.0 ; Top of for-loop
    %load/vec4 v0x55f6bed33140_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_66.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed33140_0;
    %store/vec4a v0x55f6bed334d0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed33140_0;
    %store/vec4a v0x55f6bed33e60, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed33140_0;
    %store/vec4a v0x55f6bed34350, 4, 0;
T_66.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed33140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed33140_0, 0, 32;
    %jmp T_66.0;
T_66.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed32900;
t_8 %join;
    %end;
    .thread T_66;
    .scope S_0x55f6bed32900;
T_67 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed33b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed33c00_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x55f6bed33760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.4, 9;
    %load/vec4 v0x55f6bed33da0_0;
    %load/vec4 v0x55f6bed339a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_67.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x55f6bed33c00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed33c00_0, 0;
    %load/vec4 v0x55f6bed33300_0;
    %load/vec4 v0x55f6bed33c00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed334d0, 0, 4;
    %load/vec4 v0x55f6bed33da0_0;
    %load/vec4 v0x55f6bed33c00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed33e60, 0, 4;
    %load/vec4 v0x55f6bed34240_0;
    %load/vec4 v0x55f6bed33c00_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed34350, 0, 4;
    %load/vec4 v0x55f6bed33da0_0;
    %assign/vec4 v0x55f6bed339a0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x55f6bed32900;
T_68 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed33b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed33a80_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x55f6bed33ce0_0;
    %load/vec4 v0x55f6bed33a80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed33e60, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_68.5, 4;
    %load/vec4 v0x55f6bed34070_0;
    %load/vec4 v0x55f6bed33a80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed34350, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_68.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.4, 9;
    %load/vec4 v0x55f6bed336a0_0;
    %and;
T_68.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x55f6bed33a80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed33a80_0, 0;
    %load/vec4 v0x55f6bed33a80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed334d0, 4;
    %assign/vec4 v0x55f6bed333e0_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55f6bed32900;
T_69 ;
Ewait_9 .event/or E_0x55f6bed28a20, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x55f6bed33a80_0;
    %load/vec4 v0x55f6bed33c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed33590_0, 0, 1;
    %load/vec4 v0x55f6bed33c00_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed33a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed33820_0, 0, 1;
    %load/vec4 v0x55f6bed33590_0;
    %inv;
    %store/vec4 v0x55f6bed336a0_0, 0, 1;
    %load/vec4 v0x55f6bed33ce0_0;
    %load/vec4 v0x55f6bed33a80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed33e60, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_69.3, 4;
    %load/vec4 v0x55f6bed34070_0;
    %load/vec4 v0x55f6bed33a80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed34350, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_69.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x55f6bed336a0_0;
    %and;
T_69.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed338e0_0, 0, 1;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed338e0_0, 0, 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55f6bed3d190;
T_70 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed40810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed40730_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed3fe90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed40210_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed404a0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x55f6bed3fb80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_70.5, 10;
    %load/vec4 v0x55f6bed3fc50_0;
    %inv;
    %and;
T_70.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.4, 9;
    %load/vec4 v0x55f6bed3fae0_0;
    %inv;
    %and;
T_70.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x55f6bed40150_0;
    %assign/vec4 v0x55f6bed40210_0, 0;
    %load/vec4 v0x55f6bed403e0_0;
    %assign/vec4 v0x55f6bed404a0_0, 0;
    %load/vec4 v0x55f6bed40670_0;
    %load/vec4 v0x55f6bed40580_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed40730_0, 0;
    %load/vec4 v0x55f6bed3fdf0_0;
    %load/vec4 v0x55f6bed3fd20_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed3fe90_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55f6bed37a80;
T_71 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed38160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed38080_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x55f6bed37f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x55f6bed37fc0_0;
    %assign/vec4 v0x55f6bed38080_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55f6bed39630;
T_72 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed39d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed39c60_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x55f6bed39aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x55f6bed39b90_0;
    %assign/vec4 v0x55f6bed39c60_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x55f6bed39e90;
T_73 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed3a560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed3a4a0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55f6bed3a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x55f6bed3a400_0;
    %assign/vec4 v0x55f6bed3a4a0_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55f6bed3b150;
T_74 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed3b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed3b7a0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x55f6bed3b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x55f6bed3b6d0_0;
    %assign/vec4 v0x55f6bed3b7a0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55f6bed3b9d0;
T_75 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed3c860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed3c7c0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x55f6bed3c600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x55f6bed3c6c0_0;
    %assign/vec4 v0x55f6bed3c7c0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55f6bed38310;
T_76 ;
Ewait_10 .event/or E_0x55f6bed38810, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x55f6bed39010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_76.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_76.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %jmp T_76.4;
T_76.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed38e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed38df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed38a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38ba0_0, 0, 1;
    %jmp T_76.4;
T_76.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed38e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38a10_0, 0, 1;
    %load/vec4 v0x55f6bed38d30_0;
    %inv;
    %store/vec4 v0x55f6bed38ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38ba0_0, 0, 1;
    %jmp T_76.4;
T_76.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed38e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38ae0_0, 0, 1;
    %load/vec4 v0x55f6bed38d30_0;
    %inv;
    %store/vec4 v0x55f6bed38ba0_0, 0, 1;
    %jmp T_76.4;
T_76.3 ;
    %load/vec4 v0x55f6bed38c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_76.6, 8;
T_76.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_76.6, 8;
 ; End of false expr.
    %blend;
T_76.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed38e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38a10_0, 0, 1;
    %load/vec4 v0x55f6bed38d30_0;
    %inv;
    %store/vec4 v0x55f6bed38ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed38ba0_0, 0, 1;
    %jmp T_76.4;
T_76.4 ;
    %pop/vec4 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55f6bed38310;
T_77 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed38f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed39010_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x55f6bed38d30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0x55f6bed38950_0;
    %inv;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x55f6bed38e90_0;
    %assign/vec4 v0x55f6bed39010_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55f6bed34ae0;
T_78 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed427c0_0, 0, 25;
    %end;
    .thread T_78, $init;
    .scope S_0x55f6bed43bf0;
T_79 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed44d70_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed44ef0_0, 0, 3;
    %end;
    .thread T_79, $init;
    .scope S_0x55f6bed43bf0;
T_80 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed44c90_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed44990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed44bd0_0, 0, 1;
    %fork t_11, S_0x55f6bed44230;
    %jmp t_10;
    .scope S_0x55f6bed44230;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed44430_0, 0, 32;
T_80.0 ; Top of for-loop
    %load/vec4 v0x55f6bed44430_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_80.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed44430_0;
    %store/vec4a v0x55f6bed447c0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed44430_0;
    %store/vec4a v0x55f6bed45150, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed44430_0;
    %store/vec4a v0x55f6bed45640, 4, 0;
T_80.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed44430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed44430_0, 0, 32;
    %jmp T_80.0;
T_80.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed43bf0;
t_10 %join;
    %end;
    .thread T_80;
    .scope S_0x55f6bed43bf0;
T_81 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed44e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed44ef0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x55f6bed44a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.4, 9;
    %load/vec4 v0x55f6bed45090_0;
    %load/vec4 v0x55f6bed44c90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_81.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x55f6bed44ef0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed44ef0_0, 0;
    %load/vec4 v0x55f6bed445f0_0;
    %load/vec4 v0x55f6bed44ef0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed447c0, 0, 4;
    %load/vec4 v0x55f6bed45090_0;
    %load/vec4 v0x55f6bed44ef0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed45150, 0, 4;
    %load/vec4 v0x55f6bed45530_0;
    %load/vec4 v0x55f6bed44ef0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed45640, 0, 4;
    %load/vec4 v0x55f6bed45090_0;
    %assign/vec4 v0x55f6bed44c90_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55f6bed43bf0;
T_82 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed44e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed44d70_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x55f6bed44fd0_0;
    %load/vec4 v0x55f6bed44d70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed45150, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_82.5, 4;
    %load/vec4 v0x55f6bed45360_0;
    %load/vec4 v0x55f6bed44d70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed45640, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.4, 9;
    %load/vec4 v0x55f6bed44990_0;
    %and;
T_82.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x55f6bed44d70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed44d70_0, 0;
    %load/vec4 v0x55f6bed44d70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed447c0, 4;
    %assign/vec4 v0x55f6bed446d0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x55f6bed43bf0;
T_83 ;
Ewait_11 .event/or E_0x55f6bed39500, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x55f6bed44d70_0;
    %load/vec4 v0x55f6bed44ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed44880_0, 0, 1;
    %load/vec4 v0x55f6bed44ef0_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed44d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed44b10_0, 0, 1;
    %load/vec4 v0x55f6bed44880_0;
    %inv;
    %store/vec4 v0x55f6bed44990_0, 0, 1;
    %load/vec4 v0x55f6bed44fd0_0;
    %load/vec4 v0x55f6bed44d70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed45150, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_83.3, 4;
    %load/vec4 v0x55f6bed45360_0;
    %load/vec4 v0x55f6bed44d70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed45640, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_83.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0x55f6bed44990_0;
    %and;
T_83.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed44bd0_0, 0, 1;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed44bd0_0, 0, 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x55f6bed4dc30;
T_84 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed512b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed511d0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed50930_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed50cb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed50f40_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x55f6bed50620_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.5, 10;
    %load/vec4 v0x55f6bed506f0_0;
    %inv;
    %and;
T_84.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.4, 9;
    %load/vec4 v0x55f6bed50580_0;
    %inv;
    %and;
T_84.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x55f6bed50bf0_0;
    %assign/vec4 v0x55f6bed50cb0_0, 0;
    %load/vec4 v0x55f6bed50e80_0;
    %assign/vec4 v0x55f6bed50f40_0, 0;
    %load/vec4 v0x55f6bed51110_0;
    %load/vec4 v0x55f6bed51020_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed511d0_0, 0;
    %load/vec4 v0x55f6bed50890_0;
    %load/vec4 v0x55f6bed507c0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed50930_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x55f6bed48d30;
T_85 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed49410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed49330_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x55f6bed491b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x55f6bed49270_0;
    %assign/vec4 v0x55f6bed49330_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55f6bed4a8e0;
T_86 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed4afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed4af10_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x55f6bed4ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x55f6bed4ae40_0;
    %assign/vec4 v0x55f6bed4af10_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x55f6bed4b140;
T_87 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed4b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed4b750_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x55f6bed4b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x55f6bed4b6b0_0;
    %assign/vec4 v0x55f6bed4b750_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55f6bed4c400;
T_88 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed4caf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed4ca50_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x55f6bed4c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x55f6bed4c980_0;
    %assign/vec4 v0x55f6bed4ca50_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x55f6bed4cc80;
T_89 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed4d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed4d260_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x55f6bed4d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x55f6bed4d160_0;
    %assign/vec4 v0x55f6bed4d260_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x55f6bed495c0;
T_90 ;
Ewait_12 .event/or E_0x55f6bed49ac0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x55f6bed4a2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_90.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_90.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_90.3, 6;
    %jmp T_90.4;
T_90.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed4a140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed4a0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed49cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49e50_0, 0, 1;
    %jmp T_90.4;
T_90.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed4a140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed4a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49cc0_0, 0, 1;
    %load/vec4 v0x55f6bed49fe0_0;
    %inv;
    %store/vec4 v0x55f6bed49d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49e50_0, 0, 1;
    %jmp T_90.4;
T_90.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed4a140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed4a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49d90_0, 0, 1;
    %load/vec4 v0x55f6bed49fe0_0;
    %inv;
    %store/vec4 v0x55f6bed49e50_0, 0, 1;
    %jmp T_90.4;
T_90.3 ;
    %load/vec4 v0x55f6bed49f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_90.6, 8;
T_90.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_90.6, 8;
 ; End of false expr.
    %blend;
T_90.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed4a140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed4a0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49cc0_0, 0, 1;
    %load/vec4 v0x55f6bed49fe0_0;
    %inv;
    %store/vec4 v0x55f6bed49d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed49e50_0, 0, 1;
    %jmp T_90.4;
T_90.4 ;
    %pop/vec4 1;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x55f6bed495c0;
T_91 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed4a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed4a2c0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x55f6bed49fe0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.4, 9;
    %load/vec4 v0x55f6bed49c00_0;
    %inv;
    %and;
T_91.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x55f6bed4a140_0;
    %assign/vec4 v0x55f6bed4a2c0_0, 0;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55f6bed45e20;
T_92 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed53260_0, 0, 25;
    %end;
    .thread T_92, $init;
    .scope S_0x55f6bed54690;
T_93 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed55810_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed55990_0, 0, 3;
    %end;
    .thread T_93, $init;
    .scope S_0x55f6bed54690;
T_94 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed55730_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed55430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed55670_0, 0, 1;
    %fork t_13, S_0x55f6bed54cd0;
    %jmp t_12;
    .scope S_0x55f6bed54cd0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed54ed0_0, 0, 32;
T_94.0 ; Top of for-loop
    %load/vec4 v0x55f6bed54ed0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_94.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed54ed0_0;
    %store/vec4a v0x55f6bed55260, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed54ed0_0;
    %store/vec4a v0x55f6bed55bf0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed54ed0_0;
    %store/vec4a v0x55f6bed560e0, 4, 0;
T_94.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed54ed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed54ed0_0, 0, 32;
    %jmp T_94.0;
T_94.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed54690;
t_12 %join;
    %end;
    .thread T_94;
    .scope S_0x55f6bed54690;
T_95 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed558f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed55990_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x55f6bed554f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_95.4, 9;
    %load/vec4 v0x55f6bed55b30_0;
    %load/vec4 v0x55f6bed55730_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_95.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x55f6bed55990_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed55990_0, 0;
    %load/vec4 v0x55f6bed55090_0;
    %load/vec4 v0x55f6bed55990_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed55260, 0, 4;
    %load/vec4 v0x55f6bed55b30_0;
    %load/vec4 v0x55f6bed55990_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed55bf0, 0, 4;
    %load/vec4 v0x55f6bed55fd0_0;
    %load/vec4 v0x55f6bed55990_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed560e0, 0, 4;
    %load/vec4 v0x55f6bed55b30_0;
    %assign/vec4 v0x55f6bed55730_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x55f6bed54690;
T_96 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed558f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed55810_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x55f6bed55a70_0;
    %load/vec4 v0x55f6bed55810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed55bf0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_96.5, 4;
    %load/vec4 v0x55f6bed55e00_0;
    %load/vec4 v0x55f6bed55810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed560e0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_96.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_96.4, 9;
    %load/vec4 v0x55f6bed55430_0;
    %and;
T_96.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x55f6bed55810_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed55810_0, 0;
    %load/vec4 v0x55f6bed55810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed55260, 4;
    %assign/vec4 v0x55f6bed55170_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x55f6bed54690;
T_97 ;
Ewait_13 .event/or E_0x55f6bed4a7b0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x55f6bed55810_0;
    %load/vec4 v0x55f6bed55990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed55320_0, 0, 1;
    %load/vec4 v0x55f6bed55990_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed55810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed555b0_0, 0, 1;
    %load/vec4 v0x55f6bed55320_0;
    %inv;
    %store/vec4 v0x55f6bed55430_0, 0, 1;
    %load/vec4 v0x55f6bed55a70_0;
    %load/vec4 v0x55f6bed55810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed55bf0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_97.3, 4;
    %load/vec4 v0x55f6bed55e00_0;
    %load/vec4 v0x55f6bed55810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed560e0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_97.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0x55f6bed55430_0;
    %and;
T_97.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed55670_0, 0, 1;
    %jmp T_97.1;
T_97.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed55670_0, 0, 1;
T_97.1 ;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55f6bed5e800;
T_98 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed61e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed61da0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed61500_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed61880_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed61b10_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x55f6bed611f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_98.5, 10;
    %load/vec4 v0x55f6bed612c0_0;
    %inv;
    %and;
T_98.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.4, 9;
    %load/vec4 v0x55f6bed61150_0;
    %inv;
    %and;
T_98.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x55f6bed617c0_0;
    %assign/vec4 v0x55f6bed61880_0, 0;
    %load/vec4 v0x55f6bed61a50_0;
    %assign/vec4 v0x55f6bed61b10_0, 0;
    %load/vec4 v0x55f6bed61ce0_0;
    %load/vec4 v0x55f6bed61bf0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed61da0_0, 0;
    %load/vec4 v0x55f6bed61460_0;
    %load/vec4 v0x55f6bed61390_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed61500_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x55f6bed597d0;
T_99 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed59eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed59dd0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x55f6bed59c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x55f6bed59d10_0;
    %assign/vec4 v0x55f6bed59dd0_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x55f6bed5b4b0;
T_100 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed5bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed5bae0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x55f6bed5b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x55f6bed5ba10_0;
    %assign/vec4 v0x55f6bed5bae0_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x55f6bed5bd10;
T_101 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed5c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed5c320_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x55f6bed5c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x55f6bed5c280_0;
    %assign/vec4 v0x55f6bed5c320_0, 0;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x55f6bed5cfd0;
T_102 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed5d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed5d620_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x55f6bed5d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x55f6bed5d550_0;
    %assign/vec4 v0x55f6bed5d620_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x55f6bed5d850;
T_103 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed5ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed5de30_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x55f6bed5dc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x55f6bed5dd30_0;
    %assign/vec4 v0x55f6bed5de30_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x55f6bed5a060;
T_104 ;
Ewait_14 .event/or E_0x55f6bed5a690, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x55f6bed5ae90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_104.3, 6;
    %jmp T_104.4;
T_104.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed5ad10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed5ac70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed5a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5aa20_0, 0, 1;
    %jmp T_104.4;
T_104.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed5ad10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5ac70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5a890_0, 0, 1;
    %load/vec4 v0x55f6bed5abb0_0;
    %inv;
    %store/vec4 v0x55f6bed5a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5aa20_0, 0, 1;
    %jmp T_104.4;
T_104.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed5ad10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5ac70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5a890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5a960_0, 0, 1;
    %load/vec4 v0x55f6bed5abb0_0;
    %inv;
    %store/vec4 v0x55f6bed5aa20_0, 0, 1;
    %jmp T_104.4;
T_104.3 ;
    %load/vec4 v0x55f6bed5ab10_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_104.6, 8;
T_104.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_104.6, 8;
 ; End of false expr.
    %blend;
T_104.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed5ad10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5ac70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5a890_0, 0, 1;
    %load/vec4 v0x55f6bed5abb0_0;
    %inv;
    %store/vec4 v0x55f6bed5a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed5aa20_0, 0, 1;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x55f6bed5a060;
T_105 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed5adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed5ae90_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x55f6bed5abb0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_105.4, 9;
    %load/vec4 v0x55f6bed5a7d0_0;
    %inv;
    %and;
T_105.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x55f6bed5ad10_0;
    %assign/vec4 v0x55f6bed5ae90_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x55f6bed568c0;
T_106 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed63e30_0, 0, 25;
    %end;
    .thread T_106, $init;
    .scope S_0x55f6bed65260;
T_107 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed663e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed66560_0, 0, 3;
    %end;
    .thread T_107, $init;
    .scope S_0x55f6bed65260;
T_108 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed66300_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed66000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed66240_0, 0, 1;
    %fork t_15, S_0x55f6bed658a0;
    %jmp t_14;
    .scope S_0x55f6bed658a0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed65aa0_0, 0, 32;
T_108.0 ; Top of for-loop
    %load/vec4 v0x55f6bed65aa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_108.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed65aa0_0;
    %store/vec4a v0x55f6bed65e30, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed65aa0_0;
    %store/vec4a v0x55f6bed668d0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed65aa0_0;
    %store/vec4a v0x55f6bed66ed0, 4, 0;
T_108.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed65aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed65aa0_0, 0, 32;
    %jmp T_108.0;
T_108.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed65260;
t_14 %join;
    %end;
    .thread T_108;
    .scope S_0x55f6bed65260;
T_109 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed664c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed66560_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x55f6bed660c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.4, 9;
    %load/vec4 v0x55f6bed66810_0;
    %load/vec4 v0x55f6bed66300_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_109.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x55f6bed66560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed66560_0, 0;
    %load/vec4 v0x55f6bed65c60_0;
    %load/vec4 v0x55f6bed66560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed65e30, 0, 4;
    %load/vec4 v0x55f6bed66810_0;
    %load/vec4 v0x55f6bed66560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed668d0, 0, 4;
    %load/vec4 v0x55f6bed66dc0_0;
    %load/vec4 v0x55f6bed66560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed66ed0, 0, 4;
    %load/vec4 v0x55f6bed66810_0;
    %assign/vec4 v0x55f6bed66300_0, 0;
T_109.2 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x55f6bed65260;
T_110 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed664c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed663e0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x55f6bed66640_0;
    %load/vec4 v0x55f6bed663e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed668d0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_110.5, 4;
    %load/vec4 v0x55f6bed66ae0_0;
    %load/vec4 v0x55f6bed663e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed66ed0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.4, 9;
    %load/vec4 v0x55f6bed66000_0;
    %and;
T_110.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x55f6bed663e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed663e0_0, 0;
    %load/vec4 v0x55f6bed663e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed65e30, 4;
    %assign/vec4 v0x55f6bed65d40_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x55f6bed65260;
T_111 ;
Ewait_15 .event/or E_0x55f6bed5b380, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x55f6bed663e0_0;
    %load/vec4 v0x55f6bed66560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed65ef0_0, 0, 1;
    %load/vec4 v0x55f6bed66560_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed663e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed66180_0, 0, 1;
    %load/vec4 v0x55f6bed65ef0_0;
    %inv;
    %store/vec4 v0x55f6bed66000_0, 0, 1;
    %load/vec4 v0x55f6bed66640_0;
    %load/vec4 v0x55f6bed663e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed668d0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_111.3, 4;
    %load/vec4 v0x55f6bed66ae0_0;
    %load/vec4 v0x55f6bed663e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed66ed0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_111.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0x55f6bed66000_0;
    %and;
T_111.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed66240_0, 0, 1;
    %jmp T_111.1;
T_111.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed66240_0, 0, 1;
T_111.1 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55f6bed6f620;
T_112 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed72ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed72bc0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed72320_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed726a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed72930_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x55f6bed72010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_112.5, 10;
    %load/vec4 v0x55f6bed720e0_0;
    %inv;
    %and;
T_112.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.4, 9;
    %load/vec4 v0x55f6bed71f70_0;
    %inv;
    %and;
T_112.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x55f6bed725e0_0;
    %assign/vec4 v0x55f6bed726a0_0, 0;
    %load/vec4 v0x55f6bed72870_0;
    %assign/vec4 v0x55f6bed72930_0, 0;
    %load/vec4 v0x55f6bed72b00_0;
    %load/vec4 v0x55f6bed72a10_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed72bc0_0, 0;
    %load/vec4 v0x55f6bed72280_0;
    %load/vec4 v0x55f6bed721b0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed72320_0, 0;
T_112.2 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x55f6bed6a5f0;
T_113 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed6acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed6abf0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x55f6bed6aa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x55f6bed6ab30_0;
    %assign/vec4 v0x55f6bed6abf0_0, 0;
T_113.2 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x55f6bed6c2d0;
T_114 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed6c9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed6c900_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x55f6bed6c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x55f6bed6c830_0;
    %assign/vec4 v0x55f6bed6c900_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x55f6bed6cb30;
T_115 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed6d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed6d140_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x55f6bed6cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x55f6bed6d0a0_0;
    %assign/vec4 v0x55f6bed6d140_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55f6bed6ddf0;
T_116 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed6e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed6e440_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x55f6bed6e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x55f6bed6e370_0;
    %assign/vec4 v0x55f6bed6e440_0, 0;
T_116.2 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x55f6bed6e670;
T_117 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed6ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed6ec50_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x55f6bed6ea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x55f6bed6eb50_0;
    %assign/vec4 v0x55f6bed6ec50_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x55f6bed6ae80;
T_118 ;
Ewait_16 .event/or E_0x55f6bed6b4b0, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x55f6bed6bcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_118.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_118.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_118.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_118.3, 6;
    %jmp T_118.4;
T_118.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed6bb30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed6ba90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed6b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b840_0, 0, 1;
    %jmp T_118.4;
T_118.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed6bb30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b6b0_0, 0, 1;
    %load/vec4 v0x55f6bed6b9d0_0;
    %inv;
    %store/vec4 v0x55f6bed6b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b840_0, 0, 1;
    %jmp T_118.4;
T_118.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed6bb30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b780_0, 0, 1;
    %load/vec4 v0x55f6bed6b9d0_0;
    %inv;
    %store/vec4 v0x55f6bed6b840_0, 0, 1;
    %jmp T_118.4;
T_118.3 ;
    %load/vec4 v0x55f6bed6b930_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_118.6, 8;
T_118.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_118.6, 8;
 ; End of false expr.
    %blend;
T_118.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed6bb30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b6b0_0, 0, 1;
    %load/vec4 v0x55f6bed6b9d0_0;
    %inv;
    %store/vec4 v0x55f6bed6b780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed6b840_0, 0, 1;
    %jmp T_118.4;
T_118.4 ;
    %pop/vec4 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x55f6bed6ae80;
T_119 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed6bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed6bcb0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x55f6bed6b9d0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.4, 9;
    %load/vec4 v0x55f6bed6b5f0_0;
    %inv;
    %and;
T_119.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0x55f6bed6bb30_0;
    %assign/vec4 v0x55f6bed6bcb0_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55f6bed676b0;
T_120 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed74c50_0, 0, 25;
    %end;
    .thread T_120, $init;
    .scope S_0x55f6bed75e70;
T_121 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed76ff0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed77170_0, 0, 3;
    %end;
    .thread T_121, $init;
    .scope S_0x55f6bed75e70;
T_122 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed76f10_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed76c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed76e50_0, 0, 1;
    %fork t_17, S_0x55f6bed764b0;
    %jmp t_16;
    .scope S_0x55f6bed764b0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed766b0_0, 0, 32;
T_122.0 ; Top of for-loop
    %load/vec4 v0x55f6bed766b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_122.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed766b0_0;
    %store/vec4a v0x55f6bed76a40, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed766b0_0;
    %store/vec4a v0x55f6bed773d0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed766b0_0;
    %store/vec4a v0x55f6bed778c0, 4, 0;
T_122.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed766b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed766b0_0, 0, 32;
    %jmp T_122.0;
T_122.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed75e70;
t_16 %join;
    %end;
    .thread T_122;
    .scope S_0x55f6bed75e70;
T_123 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed770d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed77170_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55f6bed76cd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_123.4, 9;
    %load/vec4 v0x55f6bed77310_0;
    %load/vec4 v0x55f6bed76f10_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_123.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x55f6bed77170_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed77170_0, 0;
    %load/vec4 v0x55f6bed76870_0;
    %load/vec4 v0x55f6bed77170_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed76a40, 0, 4;
    %load/vec4 v0x55f6bed77310_0;
    %load/vec4 v0x55f6bed77170_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed773d0, 0, 4;
    %load/vec4 v0x55f6bed777b0_0;
    %load/vec4 v0x55f6bed77170_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed778c0, 0, 4;
    %load/vec4 v0x55f6bed77310_0;
    %assign/vec4 v0x55f6bed76f10_0, 0;
T_123.2 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55f6bed75e70;
T_124 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed770d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed76ff0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x55f6bed77250_0;
    %load/vec4 v0x55f6bed76ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed773d0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_124.5, 4;
    %load/vec4 v0x55f6bed775e0_0;
    %load/vec4 v0x55f6bed76ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed778c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_124.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_124.4, 9;
    %load/vec4 v0x55f6bed76c10_0;
    %and;
T_124.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x55f6bed76ff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed76ff0_0, 0;
    %load/vec4 v0x55f6bed76ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed76a40, 4;
    %assign/vec4 v0x55f6bed76950_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x55f6bed75e70;
T_125 ;
Ewait_17 .event/or E_0x55f6bed6c1a0, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x55f6bed76ff0_0;
    %load/vec4 v0x55f6bed77170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed76b00_0, 0, 1;
    %load/vec4 v0x55f6bed77170_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed76ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed76d90_0, 0, 1;
    %load/vec4 v0x55f6bed76b00_0;
    %inv;
    %store/vec4 v0x55f6bed76c10_0, 0, 1;
    %load/vec4 v0x55f6bed77250_0;
    %load/vec4 v0x55f6bed76ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed773d0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_125.3, 4;
    %load/vec4 v0x55f6bed775e0_0;
    %load/vec4 v0x55f6bed76ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed778c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_125.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x55f6bed76c10_0;
    %and;
T_125.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed76e50_0, 0, 1;
    %jmp T_125.1;
T_125.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed76e50_0, 0, 1;
T_125.1 ;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x55f6bed80130;
T_126 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed837b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed836d0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed82e30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed831b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed83440_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x55f6bed82b20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_126.5, 10;
    %load/vec4 v0x55f6bed82bf0_0;
    %inv;
    %and;
T_126.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_126.4, 9;
    %load/vec4 v0x55f6bed82a80_0;
    %inv;
    %and;
T_126.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x55f6bed830f0_0;
    %assign/vec4 v0x55f6bed831b0_0, 0;
    %load/vec4 v0x55f6bed83380_0;
    %assign/vec4 v0x55f6bed83440_0, 0;
    %load/vec4 v0x55f6bed83610_0;
    %load/vec4 v0x55f6bed83520_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed836d0_0, 0;
    %load/vec4 v0x55f6bed82d90_0;
    %load/vec4 v0x55f6bed82cc0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed82e30_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x55f6bed7b100;
T_127 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed7b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed7b700_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x55f6bed7b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %load/vec4 v0x55f6bed7b640_0;
    %assign/vec4 v0x55f6bed7b700_0, 0;
T_127.2 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x55f6bed7cde0;
T_128 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed7d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed7d410_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x55f6bed7d250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0x55f6bed7d340_0;
    %assign/vec4 v0x55f6bed7d410_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x55f6bed7d640;
T_129 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed7dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed7dc50_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x55f6bed7daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0x55f6bed7dbb0_0;
    %assign/vec4 v0x55f6bed7dc50_0, 0;
T_129.2 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x55f6bed7e900;
T_130 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed7eff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed7ef50_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x55f6bed7ed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %load/vec4 v0x55f6bed7ee80_0;
    %assign/vec4 v0x55f6bed7ef50_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x55f6bed7f180;
T_131 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed7f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed7f760_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x55f6bed7f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x55f6bed7f660_0;
    %assign/vec4 v0x55f6bed7f760_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x55f6bed7b990;
T_132 ;
Ewait_18 .event/or E_0x55f6bed7bfc0, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x55f6bed7c7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %jmp T_132.4;
T_132.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed7c640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed7c5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed7c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c350_0, 0, 1;
    %jmp T_132.4;
T_132.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed7c640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c1c0_0, 0, 1;
    %load/vec4 v0x55f6bed7c4e0_0;
    %inv;
    %store/vec4 v0x55f6bed7c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c350_0, 0, 1;
    %jmp T_132.4;
T_132.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed7c640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c290_0, 0, 1;
    %load/vec4 v0x55f6bed7c4e0_0;
    %inv;
    %store/vec4 v0x55f6bed7c350_0, 0, 1;
    %jmp T_132.4;
T_132.3 ;
    %load/vec4 v0x55f6bed7c440_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_132.6, 8;
T_132.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_132.6, 8;
 ; End of false expr.
    %blend;
T_132.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed7c640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c1c0_0, 0, 1;
    %load/vec4 v0x55f6bed7c4e0_0;
    %inv;
    %store/vec4 v0x55f6bed7c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed7c350_0, 0, 1;
    %jmp T_132.4;
T_132.4 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x55f6bed7b990;
T_133 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed7c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed7c7c0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x55f6bed7c4e0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_133.4, 9;
    %load/vec4 v0x55f6bed7c100_0;
    %inv;
    %and;
T_133.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x55f6bed7c640_0;
    %assign/vec4 v0x55f6bed7c7c0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x55f6bed780a0;
T_134 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed85760_0, 0, 25;
    %end;
    .thread T_134, $init;
    .scope S_0x55f6bed86b90;
T_135 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed87d10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed87e90_0, 0, 3;
    %end;
    .thread T_135, $init;
    .scope S_0x55f6bed86b90;
T_136 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed87c30_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed87930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed87b70_0, 0, 1;
    %fork t_19, S_0x55f6bed871d0;
    %jmp t_18;
    .scope S_0x55f6bed871d0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed873d0_0, 0, 32;
T_136.0 ; Top of for-loop
    %load/vec4 v0x55f6bed873d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_136.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed873d0_0;
    %store/vec4a v0x55f6bed87760, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed873d0_0;
    %store/vec4a v0x55f6bed880f0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed873d0_0;
    %store/vec4a v0x55f6bed885e0, 4, 0;
T_136.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed873d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed873d0_0, 0, 32;
    %jmp T_136.0;
T_136.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed86b90;
t_18 %join;
    %end;
    .thread T_136;
    .scope S_0x55f6bed86b90;
T_137 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed87df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed87e90_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x55f6bed879f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_137.4, 9;
    %load/vec4 v0x55f6bed88030_0;
    %load/vec4 v0x55f6bed87c30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_137.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0x55f6bed87e90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed87e90_0, 0;
    %load/vec4 v0x55f6bed87590_0;
    %load/vec4 v0x55f6bed87e90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed87760, 0, 4;
    %load/vec4 v0x55f6bed88030_0;
    %load/vec4 v0x55f6bed87e90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed880f0, 0, 4;
    %load/vec4 v0x55f6bed884d0_0;
    %load/vec4 v0x55f6bed87e90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed885e0, 0, 4;
    %load/vec4 v0x55f6bed88030_0;
    %assign/vec4 v0x55f6bed87c30_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x55f6bed86b90;
T_138 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed87df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed87d10_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x55f6bed87f70_0;
    %load/vec4 v0x55f6bed87d10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed880f0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_138.5, 4;
    %load/vec4 v0x55f6bed88300_0;
    %load/vec4 v0x55f6bed87d10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed885e0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_138.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_138.4, 9;
    %load/vec4 v0x55f6bed87930_0;
    %and;
T_138.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %load/vec4 v0x55f6bed87d10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed87d10_0, 0;
    %load/vec4 v0x55f6bed87d10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed87760, 4;
    %assign/vec4 v0x55f6bed87670_0, 0;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x55f6bed86b90;
T_139 ;
Ewait_19 .event/or E_0x55f6bed7ccb0, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0x55f6bed87d10_0;
    %load/vec4 v0x55f6bed87e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed87820_0, 0, 1;
    %load/vec4 v0x55f6bed87e90_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed87d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed87ab0_0, 0, 1;
    %load/vec4 v0x55f6bed87820_0;
    %inv;
    %store/vec4 v0x55f6bed87930_0, 0, 1;
    %load/vec4 v0x55f6bed87f70_0;
    %load/vec4 v0x55f6bed87d10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed880f0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_139.3, 4;
    %load/vec4 v0x55f6bed88300_0;
    %load/vec4 v0x55f6bed87d10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed885e0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_139.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0x55f6bed87930_0;
    %and;
T_139.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed87b70_0, 0, 1;
    %jmp T_139.1;
T_139.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed87b70_0, 0, 1;
T_139.1 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x55f6bed90e50;
T_140 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed944d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed943f0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed93b50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed93ed0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bed94160_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x55f6bed93840_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_140.5, 10;
    %load/vec4 v0x55f6bed93910_0;
    %inv;
    %and;
T_140.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_140.4, 9;
    %load/vec4 v0x55f6bed937a0_0;
    %inv;
    %and;
T_140.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x55f6bed93e10_0;
    %assign/vec4 v0x55f6bed93ed0_0, 0;
    %load/vec4 v0x55f6bed940a0_0;
    %assign/vec4 v0x55f6bed94160_0, 0;
    %load/vec4 v0x55f6bed94330_0;
    %load/vec4 v0x55f6bed94240_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed943f0_0, 0;
    %load/vec4 v0x55f6bed93ab0_0;
    %load/vec4 v0x55f6bed939e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6bed93b50_0, 0;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x55f6bed8be20;
T_141 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed8c500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed8c420_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x55f6bed8c2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x55f6bed8c360_0;
    %assign/vec4 v0x55f6bed8c420_0, 0;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x55f6bed8db00;
T_142 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed8e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed8e130_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x55f6bed8df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %load/vec4 v0x55f6bed8e060_0;
    %assign/vec4 v0x55f6bed8e130_0, 0;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x55f6bed8e360;
T_143 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed8ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed8e970_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x55f6bed8e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %load/vec4 v0x55f6bed8e8d0_0;
    %assign/vec4 v0x55f6bed8e970_0, 0;
T_143.2 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x55f6bed8f620;
T_144 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed8fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed8fc70_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x55f6bed8fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %load/vec4 v0x55f6bed8fba0_0;
    %assign/vec4 v0x55f6bed8fc70_0, 0;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x55f6bed8fea0;
T_145 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed90520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed90480_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x55f6bed902c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %load/vec4 v0x55f6bed90380_0;
    %assign/vec4 v0x55f6bed90480_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x55f6bed8c6b0;
T_146 ;
Ewait_20 .event/or E_0x55f6bed8cce0, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0x55f6bed8d4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_146.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_146.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_146.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_146.3, 6;
    %jmp T_146.4;
T_146.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed8d360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed8d2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed8cee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8d070_0, 0, 1;
    %jmp T_146.4;
T_146.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed8d360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8cee0_0, 0, 1;
    %load/vec4 v0x55f6bed8d200_0;
    %inv;
    %store/vec4 v0x55f6bed8cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8d070_0, 0, 1;
    %jmp T_146.4;
T_146.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed8d360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8cee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8cfb0_0, 0, 1;
    %load/vec4 v0x55f6bed8d200_0;
    %inv;
    %store/vec4 v0x55f6bed8d070_0, 0, 1;
    %jmp T_146.4;
T_146.3 ;
    %load/vec4 v0x55f6bed8d160_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_146.6, 8;
T_146.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_146.6, 8;
 ; End of false expr.
    %blend;
T_146.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed8d360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8cee0_0, 0, 1;
    %load/vec4 v0x55f6bed8d200_0;
    %inv;
    %store/vec4 v0x55f6bed8cfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed8d070_0, 0, 1;
    %jmp T_146.4;
T_146.4 ;
    %pop/vec4 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x55f6bed8c6b0;
T_147 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed8d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed8d4e0_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x55f6bed8d200_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_147.4, 9;
    %load/vec4 v0x55f6bed8ce20_0;
    %inv;
    %and;
T_147.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %load/vec4 v0x55f6bed8d360_0;
    %assign/vec4 v0x55f6bed8d4e0_0, 0;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x55f6bed88dc0;
T_148 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6bed96480_0, 0, 25;
    %end;
    .thread T_148, $init;
    .scope S_0x55f6bed978b0;
T_149 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed98a30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bed98bb0_0, 0, 3;
    %end;
    .thread T_149, $init;
    .scope S_0x55f6bed978b0;
T_150 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6bed98950_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed98650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed98890_0, 0, 1;
    %fork t_21, S_0x55f6bed97ef0;
    %jmp t_20;
    .scope S_0x55f6bed97ef0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bed980f0_0, 0, 32;
T_150.0 ; Top of for-loop
    %load/vec4 v0x55f6bed980f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_150.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6bed980f0_0;
    %store/vec4a v0x55f6bed98480, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed980f0_0;
    %store/vec4a v0x55f6bed98e10, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6bed980f0_0;
    %store/vec4a v0x55f6bed99300, 4, 0;
T_150.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bed980f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bed980f0_0, 0, 32;
    %jmp T_150.0;
T_150.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bed978b0;
t_20 %join;
    %end;
    .thread T_150;
    .scope S_0x55f6bed978b0;
T_151 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed98b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed98bb0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x55f6bed98710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.4, 9;
    %load/vec4 v0x55f6bed98d50_0;
    %load/vec4 v0x55f6bed98950_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_151.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %load/vec4 v0x55f6bed98bb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed98bb0_0, 0;
    %load/vec4 v0x55f6bed982b0_0;
    %load/vec4 v0x55f6bed98bb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed98480, 0, 4;
    %load/vec4 v0x55f6bed98d50_0;
    %load/vec4 v0x55f6bed98bb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed98e10, 0, 4;
    %load/vec4 v0x55f6bed991f0_0;
    %load/vec4 v0x55f6bed98bb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bed99300, 0, 4;
    %load/vec4 v0x55f6bed98d50_0;
    %assign/vec4 v0x55f6bed98950_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x55f6bed978b0;
T_152 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bed98b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bed98a30_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x55f6bed98c90_0;
    %load/vec4 v0x55f6bed98a30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed98e10, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_152.5, 4;
    %load/vec4 v0x55f6bed99020_0;
    %load/vec4 v0x55f6bed98a30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed99300, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_152.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_152.4, 9;
    %load/vec4 v0x55f6bed98650_0;
    %and;
T_152.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x55f6bed98a30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bed98a30_0, 0;
    %load/vec4 v0x55f6bed98a30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed98480, 4;
    %assign/vec4 v0x55f6bed98390_0, 0;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x55f6bed978b0;
T_153 ;
Ewait_21 .event/or E_0x55f6bed8d9d0, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0x55f6bed98a30_0;
    %load/vec4 v0x55f6bed98bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed98540_0, 0, 1;
    %load/vec4 v0x55f6bed98bb0_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6bed98a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6bed987d0_0, 0, 1;
    %load/vec4 v0x55f6bed98540_0;
    %inv;
    %store/vec4 v0x55f6bed98650_0, 0, 1;
    %load/vec4 v0x55f6bed98c90_0;
    %load/vec4 v0x55f6bed98a30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed98e10, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_153.3, 4;
    %load/vec4 v0x55f6bed99020_0;
    %load/vec4 v0x55f6bed98a30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bed99300, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_153.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0x55f6bed98650_0;
    %and;
T_153.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed98890_0, 0, 1;
    %jmp T_153.1;
T_153.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed98890_0, 0, 1;
T_153.1 ;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x55f6beda2370;
T_154 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beda59f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beda5910_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beda5070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beda53f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beda5680_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x55f6beda4d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_154.5, 10;
    %load/vec4 v0x55f6beda4e30_0;
    %inv;
    %and;
T_154.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_154.4, 9;
    %load/vec4 v0x55f6beda4cc0_0;
    %inv;
    %and;
T_154.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x55f6beda5330_0;
    %assign/vec4 v0x55f6beda53f0_0, 0;
    %load/vec4 v0x55f6beda55c0_0;
    %assign/vec4 v0x55f6beda5680_0, 0;
    %load/vec4 v0x55f6beda5850_0;
    %load/vec4 v0x55f6beda5760_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6beda5910_0, 0;
    %load/vec4 v0x55f6beda4fd0_0;
    %load/vec4 v0x55f6beda4f00_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x55f6beda5070_0, 0;
T_154.2 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x55f6bed9cb40;
T_155 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed9d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f6bed9d140_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x55f6bed9cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x55f6bed9d080_0;
    %assign/vec4 v0x55f6bed9d140_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x55f6bed9e820;
T_156 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed9eef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed9ee50_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x55f6bed9ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x55f6bed9ed80_0;
    %assign/vec4 v0x55f6bed9ee50_0, 0;
T_156.2 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x55f6bed9f080;
T_157 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed9f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6bed9f690_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x55f6bed9f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x55f6bed9f5f0_0;
    %assign/vec4 v0x55f6bed9f690_0, 0;
T_157.2 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x55f6beda0b60;
T_158 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beda1230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beda1190_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x55f6beda0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x55f6beda10c0_0;
    %assign/vec4 v0x55f6beda1190_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x55f6beda13c0;
T_159 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beda1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x55f6beda19a0_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x55f6beda17e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %load/vec4 v0x55f6beda18a0_0;
    %assign/vec4 v0x55f6beda19a0_0, 0;
T_159.2 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x55f6bed9d3d0;
T_160 ;
Ewait_22 .event/or E_0x55f6bed9da00, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0x55f6bed9e200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_160.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_160.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_160.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_160.3, 6;
    %jmp T_160.4;
T_160.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f6bed9e080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed9dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bed9dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dd90_0, 0, 1;
    %jmp T_160.4;
T_160.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f6bed9e080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dc00_0, 0, 1;
    %load/vec4 v0x55f6bed9df20_0;
    %inv;
    %store/vec4 v0x55f6bed9dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dd90_0, 0, 1;
    %jmp T_160.4;
T_160.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f6bed9e080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dcd0_0, 0, 1;
    %load/vec4 v0x55f6bed9df20_0;
    %inv;
    %store/vec4 v0x55f6bed9dd90_0, 0, 1;
    %jmp T_160.4;
T_160.3 ;
    %load/vec4 v0x55f6bed9de80_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_160.6, 8;
T_160.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_160.6, 8;
 ; End of false expr.
    %blend;
T_160.6;
    %pad/s 2;
    %store/vec4 v0x55f6bed9e080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dc00_0, 0, 1;
    %load/vec4 v0x55f6bed9df20_0;
    %inv;
    %store/vec4 v0x55f6bed9dcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bed9dd90_0, 0, 1;
    %jmp T_160.4;
T_160.4 ;
    %pop/vec4 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x55f6bed9d3d0;
T_161 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bed9e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bed9e200_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x55f6bed9df20_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.4, 9;
    %load/vec4 v0x55f6bed9db40_0;
    %inv;
    %and;
T_161.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x55f6bed9e080_0;
    %assign/vec4 v0x55f6bed9e200_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x55f6bed99ae0;
T_162 ;
    %pushi/vec4 4194304, 0, 25;
    %store/vec4 v0x55f6beda79a0_0, 0, 25;
    %end;
    .thread T_162, $init;
    .scope S_0x55f6beda8dd0;
T_163 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6beda9f50_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bedaa0d0_0, 0, 3;
    %end;
    .thread T_163, $init;
    .scope S_0x55f6beda8dd0;
T_164 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x55f6beda9e70_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beda9b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beda9db0_0, 0, 1;
    %fork t_23, S_0x55f6beda9410;
    %jmp t_22;
    .scope S_0x55f6beda9410;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6beda9610_0, 0, 32;
T_164.0 ; Top of for-loop
    %load/vec4 v0x55f6beda9610_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_164.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55f6beda9610_0;
    %store/vec4a v0x55f6beda99a0, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6beda9610_0;
    %store/vec4a v0x55f6bedaa330, 4, 0;
    %pushi/vec4 1023, 0, 10;
    %ix/getv/s 4, v0x55f6beda9610_0;
    %store/vec4a v0x55f6bedaa820, 4, 0;
T_164.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6beda9610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6beda9610_0, 0, 32;
    %jmp T_164.0;
T_164.1 ; for-loop exit label
    %end;
    .scope S_0x55f6beda8dd0;
t_22 %join;
    %end;
    .thread T_164;
    .scope S_0x55f6beda8dd0;
T_165 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bedaa030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bedaa0d0_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x55f6beda9c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_165.4, 9;
    %load/vec4 v0x55f6bedaa270_0;
    %load/vec4 v0x55f6beda9e70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_165.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %load/vec4 v0x55f6bedaa0d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6bedaa0d0_0, 0;
    %load/vec4 v0x55f6beda97d0_0;
    %load/vec4 v0x55f6bedaa0d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6beda99a0, 0, 4;
    %load/vec4 v0x55f6bedaa270_0;
    %load/vec4 v0x55f6bedaa0d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bedaa330, 0, 4;
    %load/vec4 v0x55f6bedaa710_0;
    %load/vec4 v0x55f6bedaa0d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bedaa820, 0, 4;
    %load/vec4 v0x55f6bedaa270_0;
    %assign/vec4 v0x55f6beda9e70_0, 0;
T_165.2 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x55f6beda8dd0;
T_166 ;
    %wait E_0x55f6bed1e240;
    %load/vec4 v0x55f6bedaa030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6beda9f50_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x55f6bedaa1b0_0;
    %load/vec4 v0x55f6beda9f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bedaa330, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_166.5, 4;
    %load/vec4 v0x55f6bedaa540_0;
    %load/vec4 v0x55f6beda9f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bedaa820, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_166.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_166.4, 9;
    %load/vec4 v0x55f6beda9b70_0;
    %and;
T_166.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %load/vec4 v0x55f6beda9f50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f6beda9f50_0, 0;
    %load/vec4 v0x55f6beda9f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6beda99a0, 4;
    %assign/vec4 v0x55f6beda98b0_0, 0;
T_166.2 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x55f6beda8dd0;
T_167 ;
Ewait_23 .event/or E_0x55f6bed9e6f0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0x55f6beda9f50_0;
    %load/vec4 v0x55f6bedaa0d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6beda9a60_0, 0, 1;
    %load/vec4 v0x55f6bedaa0d0_0;
    %addi 1, 0, 3;
    %load/vec4 v0x55f6beda9f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55f6beda9cf0_0, 0, 1;
    %load/vec4 v0x55f6beda9a60_0;
    %inv;
    %store/vec4 v0x55f6beda9b70_0, 0, 1;
    %load/vec4 v0x55f6bedaa1b0_0;
    %load/vec4 v0x55f6beda9f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bedaa330, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_167.3, 4;
    %load/vec4 v0x55f6bedaa540_0;
    %load/vec4 v0x55f6beda9f50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bedaa820, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_167.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0x55f6beda9b70_0;
    %and;
T_167.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6beda9db0_0, 0, 1;
    %jmp T_167.1;
T_167.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beda9db0_0, 0, 1;
T_167.1 ;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x55f6bebdcab0;
T_168 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f6bebb9cb0_0, 0, 10;
    %end;
    .thread T_168;
    .scope S_0x55f6bebdcab0;
T_169 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f6bebbb810_0, 0, 10;
    %end;
    .thread T_169;
    .scope S_0x55f6bebdcab0;
T_170 ;
Ewait_24 .event/or E_0x55f6be94fff0, E_0x0;
    %wait Ewait_24;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55f6bebb2090_0, 0, 10;
T_170.0 ; Top of for-loop
    %load/vec4 v0x55f6bebb2090_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz T_170.1, 5;
    %load/vec4 v0x55f6bebb9cb0_0;
    %load/vec4 v0x55f6bebb2090_0;
    %add;
    %pushi/vec4 640, 0, 10;
    %mod;
    %ix/getv 4, v0x55f6bebb2090_0;
    %store/vec4a v0x55f6bebb9a10, 4, 0;
    %load/vec4 v0x55f6bebbb810_0;
    %load/vec4 v0x55f6bebb9cb0_0;
    %load/vec4 v0x55f6bebb2090_0;
    %add;
    %pushi/vec4 640, 0, 10;
    %div;
    %add;
    %pushi/vec4 480, 0, 10;
    %mod;
    %ix/getv 4, v0x55f6bebb2090_0;
    %store/vec4a v0x55f6bebbaed0, 4, 0;
T_170.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bebb2090_0;
    %pushi/vec4 1, 0, 10;
    %add;
    %store/vec4 v0x55f6bebb2090_0, 0, 10;
    %jmp T_170.0;
T_170.1 ; for-loop exit label
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x55f6bebdcab0;
T_171 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bebb9720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bebb9cb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6bebbb810_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x55f6beb982b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %load/vec4 v0x55f6bebb9cb0_0;
    %pad/u 32;
    %addi 12, 0, 32;
    %pushi/vec4 640, 0, 32;
    %mod;
    %pad/u 10;
    %assign/vec4 v0x55f6bebb9cb0_0, 0;
    %load/vec4 v0x55f6bebbb810_0;
    %pad/u 32;
    %load/vec4 v0x55f6bebb9cb0_0;
    %pad/u 32;
    %addi 12, 0, 32;
    %pushi/vec4 640, 0, 32;
    %div;
    %add;
    %pushi/vec4 480, 0, 32;
    %mod;
    %pad/u 10;
    %assign/vec4 v0x55f6bebbb810_0, 0;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x55f6bedaad20;
T_172 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55f6bedaec70_0, 0, 32;
    %end;
    .thread T_172, $init;
    .scope S_0x55f6bedaad20;
T_173 ;
    %vpi_call/w 17 20 "$display", "Loading rom." {0 0 0};
    %vpi_call/w 17 21 "$readmemh", "lut.hex", v0x55f6bedac0e0 {0 0 0};
    %vpi_call/w 17 22 "$display", "rom Loaded" {0 0 0};
    %end;
    .thread T_173;
    .scope S_0x55f6bedaad20;
T_174 ;
Ewait_25 .event/or E_0x55f6bedab2b0, E_0x0;
    %wait Ewait_25;
    %fork t_25, S_0x55f6bedabb80;
    %jmp t_24;
    .scope S_0x55f6bedabb80;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedabd80_0, 0, 32;
T_174.0 ; Top of for-loop
    %load/vec4 v0x55f6bedabd80_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_174.1, 5;
    %ix/getv/s 5, v0x55f6bedabd80_0;
    %load/vec4a v0x55f6bedabe80, 5;
    %cmpi/e 100, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_174.3, 8;
    %pushi/vec4 255, 0, 32;
    %jmp/1 T_174.4, 8;
T_174.3 ; End of true expr.
    %ix/getv/s 5, v0x55f6bedabd80_0;
    %load/vec4a v0x55f6bedabe80, 5;
    %load/vec4 v0x55f6bedaec70_0;
    %mul;
    %jmp/0 T_174.4, 8;
 ; End of false expr.
    %blend;
T_174.4;
    %ix/vec4 4;
    %load/vec4a v0x55f6bedac0e0, 4;
    %ix/getv/s 4, v0x55f6bedabd80_0;
    %store/vec4a v0x55f6bedae9b0, 4, 0;
T_174.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6bedabd80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6bedabd80_0, 0, 32;
    %jmp T_174.0;
T_174.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bedaad20;
t_24 %join;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x55f6becb0af0;
T_175 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6beb961c0_0, 0, 1;
    %end;
    .thread T_175;
    .scope S_0x55f6becb0af0;
T_176 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb8eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beb964b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beb96750_0, 0;
T_176.0 ;
    %load/vec4 v0x55f6beb72b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_176.4, 9;
    %load/vec4 v0x55f6beb74ba0_0;
    %and;
T_176.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0x55f6beb964b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_176.7, 4;
    %load/vec4 v0x55f6beb96750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_176.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6beb72e00_0, 0;
    %jmp T_176.6;
T_176.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6beb72e00_0, 0;
T_176.6 ;
    %load/vec4 v0x55f6beb96750_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_176.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6beb790e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beb964b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beb96750_0, 0;
    %jmp T_176.9;
T_176.8 ;
    %load/vec4 v0x55f6beb964b0_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_176.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6beb6aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6beb790e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f6beb964b0_0, 0;
    %load/vec4 v0x55f6beb96750_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55f6beb96750_0, 0;
    %jmp T_176.11;
T_176.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6beb6aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6beb790e0_0, 0;
    %load/vec4 v0x55f6beb964b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55f6beb964b0_0, 0;
T_176.11 ;
T_176.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6beb961c0_0, 0;
    %load/vec4 v0x55f6beb6a5b0_0;
    %assign/vec4 v0x55f6beb726e0_0, 0;
    %load/vec4 v0x55f6beb964b0_0;
    %assign/vec4 v0x55f6beb7ad90_0, 0;
    %load/vec4 v0x55f6beb96750_0;
    %assign/vec4 v0x55f6beb74050_0, 0;
    %jmp T_176.3;
T_176.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6beb961c0_0, 0;
T_176.3 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x55f6bec6a030;
T_177 ;
Ewait_26 .event/or E_0x55f6be9a3590, E_0x0;
    %wait Ewait_26;
    %fork t_27, S_0x55f6bec8d590;
    %jmp t_26;
    .scope S_0x55f6bec8d590;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6beb54850_0, 0, 32;
T_177.0 ; Top of for-loop
    %load/vec4 v0x55f6beb54850_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_177.1, 5;
    %load/vec4 v0x55f6bedb01e0_0;
    %load/vec4 v0x55f6beb54850_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.3, 8;
    %load/vec4 v0x55f6beb54850_0;
    %store/vec4 v0x55f6bedafe80_0, 0, 32;
T_177.3 ;
T_177.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f6beb54850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f6beb54850_0, 0, 32;
    %jmp T_177.0;
T_177.1 ; for-loop exit label
    %end;
    .scope S_0x55f6bec6a030;
t_26 %join;
    %load/vec4 v0x55f6bedaf840_0;
    %cmpi/e 4095, 0, 12;
    %jmp/0xz  T_177.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bedaf8e0_0, 0, 1;
    %jmp T_177.6;
T_177.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bedaf8e0_0, 0, 1;
T_177.6 ;
    %load/vec4 v0x55f6bedaf980_0;
    %cmpi/e 4095, 0, 12;
    %jmp/0xz  T_177.7, 4;
    %load/vec4 v0x55f6bedaf8e0_0;
    %store/vec4 v0x55f6bedafa20_0, 0, 1;
    %jmp T_177.8;
T_177.7 ;
    %load/vec4 v0x55f6bedb0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.9, 8;
    %load/vec4 v0x55f6bedaf8e0_0;
    %store/vec4 v0x55f6bedafa20_0, 0, 1;
    %jmp T_177.10;
T_177.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bedafa20_0, 0, 1;
T_177.10 ;
T_177.8 ;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x55f6bec46ad0;
T_178 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f6be92c410_0, 0, 2;
    %end;
    .thread T_178, $init;
    .scope S_0x55f6bec46ad0;
T_179 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6beb79210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %load/vec4 v0x55f6bebd6b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x55f6beb57d90_0;
    %load/vec4 v0x55f6bebe6640_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.4, 8;
    %load/vec4 v0x55f6beb54980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6be92c410_0, 0;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v0x55f6beb69ac0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55f6be92c410_0, 0;
T_179.7 ;
    %load/vec4 v0x55f6bebb15d0_0;
    %assign/vec4 v0x55f6bec2d100_0, 0;
    %load/vec4 v0x55f6becdc8d0_0;
    %assign/vec4 v0x55f6bec3eb50_0, 0;
    %load/vec4 v0x55f6beb56630_0;
    %assign/vec4 v0x55f6bec50660_0, 0;
T_179.4 ;
    %load/vec4 v0x55f6beb8e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6beb7c620_0, 0;
    %jmp T_179.9;
T_179.8 ;
    %load/vec4 v0x55f6bebd6b80_0;
    %load/vec4 v0x55f6bebe6640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6beb7c620_0, 0;
T_179.10 ;
T_179.9 ;
T_179.2 ;
    %jmp T_179.1;
T_179.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6be92c410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6beb7c620_0, 0;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x55f6bec46ad0;
T_180 ;
    %wait E_0x55f6be9a2fa0;
    %load/vec4 v0x55f6beb69ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_180.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_180.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_180.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_180.3, 6;
    %load/vec4 v0x55f6becdc8d0_0;
    %load/vec4 v0x55f6bec2d100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec50660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec3eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f6becaabe0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6be984370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6beb9fb80_0, 0, 1;
    %jmp T_180.5;
T_180.0 ;
    %load/vec4 v0x55f6becdc8d0_0;
    %load/vec4 v0x55f6bec2d100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec50660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec3eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f6becaabe0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6be984370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6beb9fb80_0, 0, 1;
    %jmp T_180.5;
T_180.1 ;
    %load/vec4 v0x55f6becdc8d0_0;
    %load/vec4 v0x55f6bec2d100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec50660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec3eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f6becaabe0_0, 0, 32;
    %load/vec4 v0x55f6bebd6b80_0;
    %store/vec4 v0x55f6be984370_0, 0, 1;
    %load/vec4 v0x55f6bebe6640_0;
    %store/vec4 v0x55f6beb9fb80_0, 0, 1;
    %jmp T_180.5;
T_180.2 ;
    %load/vec4 v0x55f6beb56630_0;
    %load/vec4 v0x55f6becdc8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec2d100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec50660_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f6becaabe0_0, 0, 32;
    %load/vec4 v0x55f6bebd6b80_0;
    %store/vec4 v0x55f6be984370_0, 0, 1;
    %load/vec4 v0x55f6bebe6640_0;
    %store/vec4 v0x55f6beb9fb80_0, 0, 1;
    %jmp T_180.5;
T_180.3 ;
    %load/vec4 v0x55f6bebb15d0_0;
    %load/vec4 v0x55f6beb56630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6becdc8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f6bec2d100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f6becaabe0_0, 0, 32;
    %load/vec4 v0x55f6bebd6b80_0;
    %store/vec4 v0x55f6be984370_0, 0, 1;
    %load/vec4 v0x55f6bebe6640_0;
    %store/vec4 v0x55f6beb9fb80_0, 0, 1;
    %jmp T_180.5;
T_180.5 ;
    %pop/vec4 1;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x55f6bec23570;
T_181 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f6bedb3c20_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55f6bedb4e20_0, 0, 3;
    %end;
    .thread T_181, $init;
    .scope S_0x55f6bec23570;
T_182 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bedb3ac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55f6bedb3da0, 4;
    %assign/vec4 v0x55f6bedb3b60_0, 0;
    %load/vec4 v0x55f6bedb2dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bedb3c20_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x55f6bedb3c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_182.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_182.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_182.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bedb3c20_0, 0;
    %jmp T_182.6;
T_182.2 ;
    %load/vec4 v0x55f6bedb40a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.7, 8;
    %load/vec4 v0x55f6bedb3f00_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x55f6bedb3ac0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55f6bedb3c20_0, 0;
T_182.7 ;
    %jmp T_182.6;
T_182.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55f6bedb3c20_0, 0;
    %jmp T_182.6;
T_182.4 ;
    %load/vec4 v0x55f6bedb4700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f6bedb3c20_0, 0;
T_182.9 ;
    %jmp T_182.6;
T_182.6 ;
    %pop/vec4 1;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x55f6bec23570;
T_183 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bedb2dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x55f6bedb4e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_183.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_183.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_183.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_183.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_183.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
    %jmp T_183.8;
T_183.2 ;
    %load/vec4 v0x55f6bedb4300_0;
    %load/vec4 v0x55f6bedb4b00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_183.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_183.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_183.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
    %jmp T_183.13;
T_183.9 ;
    %load/vec4 v0x55f6bedb4160_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x55f6bedb4c60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
    %jmp T_183.13;
T_183.10 ;
    %load/vec4 v0x55f6bedb4960_0;
    %assign/vec4 v0x55f6bedb4d40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
    %jmp T_183.13;
T_183.11 ;
    %load/vec4 v0x55f6bedb4960_0;
    %assign/vec4 v0x55f6bedb4d40_0, 0;
    %load/vec4 v0x55f6bedb4160_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x55f6bedb4c60_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
    %jmp T_183.13;
T_183.13 ;
    %pop/vec4 1;
    %jmp T_183.8;
T_183.3 ;
    %load/vec4 v0x55f6bedb4b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.14, 8;
    %load/vec4 v0x55f6bedb4960_0;
    %assign/vec4 v0x55f6bedb4d40_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
T_183.14 ;
    %jmp T_183.8;
T_183.4 ;
    %load/vec4 v0x55f6bedb4300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.16, 8;
    %load/vec4 v0x55f6bedb4160_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x55f6bedb4c60_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
T_183.16 ;
    %jmp T_183.8;
T_183.5 ;
    %load/vec4 v0x55f6bedb4d40_0;
    %load/vec4 v0x55f6bedb4c60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f6bedb3da0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
    %jmp T_183.8;
T_183.6 ;
    %load/vec4 v0x55f6bedb43c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.18, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f6bedb4e20_0, 0;
T_183.18 ;
    %jmp T_183.8;
T_183.8 ;
    %pop/vec4 1;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x55f6bec00010;
T_184 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bedb5340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f6bedb57b0_0, 0, 1;
    %pushi/vec4 1246504138, 0, 33;
    %store/vec4 v0x55f6bedb5590_0, 0, 33;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb59e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb5ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb54f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb5240_0, 0, 32;
    %end;
    .thread T_184, $init;
    .scope S_0x55f6bec00010;
T_185 ;
    %vpi_call/w 3 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f6bec00010 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_185;
    .scope S_0x55f6bec00010;
T_186 ;
    %delay 5000, 0;
    %load/vec4 v0x55f6bedb5340_0;
    %nor/r;
    %store/vec4 v0x55f6bedb5340_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0x55f6bec00010;
T_187 ;
    %delay 16000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f6bedb57b0_0, 0, 1;
    %end;
    .thread T_187;
    .scope S_0x55f6bec00010;
T_188 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bedb5590_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55f6bedb5590_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x55f6bedb5590_0;
    %parti/s 1, 19, 6;
    %nor/r;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f6bedb5590_0, 0;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_188.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_188.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_188.2, 6;
    %jmp T_188.3;
T_188.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6bedb56c0_0, 0;
    %jmp T_188.3;
T_188.1 ;
    %load/vec4 v0x55f6bedb5590_0;
    %parti/s 1, 32, 7;
    %assign/vec4 v0x55f6bedb56c0_0, 0;
    %jmp T_188.3;
T_188.2 ;
    %load/vec4 v0x55f6bedb5940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_188.6, 9;
    %load/vec4 v0x55f6bedb56c0_0;
    %and;
T_188.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6bedb56c0_0, 0;
    %jmp T_188.5;
T_188.4 ;
    %load/vec4 v0x55f6bedb5940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f6bedb56c0_0, 0;
    %jmp T_188.8;
T_188.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f6bedb56c0_0, 0;
T_188.8 ;
T_188.5 ;
    %jmp T_188.3;
T_188.3 ;
    %pop/vec4 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0x55f6bec00010;
T_189 ;
    %wait E_0x55f6be9a24e0;
    %load/vec4 v0x55f6bedb5940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %vpi_func 3 114 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55f6bedb5240_0, 0, 32;
T_189.0 ;
    %load/vec4 v0x55f6bedb5240_0;
    %pad/u 64;
    %addi 1000, 0, 64;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_189.2, 5;
    %vpi_call/w 3 116 "$display", "Error: Timeout waiting for valid" {0 0 0};
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55f6bedb5240_0, 0, 32;
T_189.2 ;
    %load/vec4 v0x55f6bedb5940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_189.6, 9;
    %load/vec4 v0x55f6bedb56c0_0;
    %and;
T_189.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %load/vec4 v0x55f6bedb59e0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_189.9, 4;
    %load/vec4 v0x55f6bedb5ac0_0;
    %pushi/vec4 480, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_189.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.7, 8;
    %load/vec4 v0x55f6bedb5850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.10, 8;
    %vpi_call/w 3 125 "$display", "SOF Ok on frame %0d", v0x55f6bedb54f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb5ac0_0, 0, 32;
    %load/vec4 v0x55f6bedb54f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6bedb54f0_0, 0, 32;
    %jmp T_189.11;
T_189.10 ;
    %vpi_call/w 3 130 "$display", "Error: Expected SOF but not received" {0 0 0};
T_189.11 ;
    %jmp T_189.8;
T_189.7 ;
    %load/vec4 v0x55f6bedb5850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.12, 8;
    %vpi_call/w 3 134 "$display", "Error: Unexpected SOF received on word %0d of line %0d of frame %0d", v0x55f6bedb59e0_0, v0x55f6bedb5ac0_0, v0x55f6bedb54f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb59e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb5ac0_0, 0, 32;
    %load/vec4 v0x55f6bedb54f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6bedb54f0_0, 0, 32;
T_189.12 ;
T_189.8 ;
    %load/vec4 v0x55f6bedb59e0_0;
    %cmpi/e 479, 0, 32;
    %jmp/0xz  T_189.14, 4;
    %load/vec4 v0x55f6bedb5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.16, 8;
    %vpi_call/w 3 143 "$display", "EOL Ok on line %0d", v0x55f6bedb5ac0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb59e0_0, 0, 32;
    %load/vec4 v0x55f6bedb5ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6bedb5ac0_0, 0, 32;
    %jmp T_189.17;
T_189.16 ;
    %vpi_call/w 3 148 "$display", "Error: No EOL on word %0d of line %0d", 32'sb00000000000000000000000111011111, v0x55f6bedb5ac0_0 {0 0 0};
    %load/vec4 v0x55f6bedb59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6bedb59e0_0, 0, 32;
T_189.17 ;
    %jmp T_189.15;
T_189.14 ;
    %load/vec4 v0x55f6bedb5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.18, 8;
    %vpi_call/w 3 153 "$display", "Error: Unexpected EOL received on word %0d of line %0d", v0x55f6bedb59e0_0, v0x55f6bedb5ac0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f6bedb59e0_0, 0, 32;
    %load/vec4 v0x55f6bedb5ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6bedb5ac0_0, 0, 32;
    %jmp T_189.19;
T_189.18 ;
    %load/vec4 v0x55f6bedb59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f6bedb59e0_0, 0, 32;
T_189.19 ;
T_189.15 ;
T_189.4 ;
    %jmp T_189;
    .thread T_189;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "pixgen_tb.v";
    "pixel_generator.v";
    "packer.v";
    "top.sv";
    "combinator.sv";
    "distributorN.sv";
    "mandelbrot_engine.sv";
    "multiplier.sv";
    "register.sv";
    "statemachine.sv";
    "calc_stage_1.sv";
    "calc_stage_2.sv";
    "pixel_map.sv";
    "queue_new.sv";
    "lut.sv";
