read_verilog -sv rtl/dck_phase_calib.sv
hierarchy -check -top dck_phase_calib
proc; opt; fsm; opt; memory; opt
techmap; opt
abc -g AND,OR,XOR; opt
clean
write_verilog netlists/dck_phase_calib_netlist.v
write_json netlists/dck_phase_calib.json
stat -top dck_phase_calib
