$date
	Tue Apr 25 02:55:32 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module data_memory_test $end
$scope module dm $end
$var wire 8 ! address [7:0] $end
$var wire 1 " clk $end
$var wire 32 # inData [31:0] $end
$var wire 1 $ memRead $end
$var wire 1 % memWrite $end
$var reg 32 & outData [31:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 '
bx &
x%
x$
bx #
0"
bx !
$end
#5
b1010 #
1%
0$
b0 !
1"
#10
0"
#15
b1010 &
0%
1$
1"
#20
0"
#25
1%
b1 !
1"
#30
0"
#35
b0 &
0%
1"
#40
0"
#45
0$
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
