#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  1 15:22:24 2023
# Process ID: 223038
# Current directory: /home/ross/repos/ELVIS/lab2/lab2.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ross/repos/ELVIS/lab2/lab2.ipdefs/ip_repo_BAK_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_AXI_Converter_0_0/design_1_AXI_Converter_0_0.dcp' for cell 'design_1_i/AXI_Converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/design_1_top_0_0.dcp' for cell 'design_1_i/top_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2501.957 ; gain = 0.000 ; free physical = 34310 ; free virtual = 48661
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/ross/repos/ELVIS/lab2/lab2.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.008 ; gain = 0.000 ; free physical = 34187 ; free virtual = 48539
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 64 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.008 ; gain = 56.051 ; free physical = 34187 ; free virtual = 48539
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2558.008 ; gain = 0.000 ; free physical = 34176 ; free virtual = 48528

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b58fa33a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.953 ; gain = 271.945 ; free physical = 33808 ; free virtual = 48160

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = b06f26896710b3c4.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 049b8bf81b9374dc.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3055.570 ; gain = 0.000 ; free physical = 33565 ; free virtual = 47929
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14c37117d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33565 ; free virtual = 47929

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 74 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: d7af3f8b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33570 ; free virtual = 47934
INFO: [Opt 31-389] Phase Retarget created 111 cells and removed 156 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: bcc9e522

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33570 ; free virtual = 47934
INFO: [Opt 31-389] Phase Constant propagation created 166 cells and removed 849 cells
INFO: [Opt 31-1021] In phase Constant propagation, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 5ce39652

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33571 ; free virtual = 47934
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 269 cells
INFO: [Opt 31-1021] In phase Sweep, 1194 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 5ce39652

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33571 ; free virtual = 47934
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 5ce39652

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33571 ; free virtual = 47934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 5ce39652

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33571 ; free virtual = 47934
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             111  |             156  |                                             81  |
|  Constant propagation         |             166  |             849  |                                             69  |
|  Sweep                        |               0  |             269  |                                           1194  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             74  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3055.570 ; gain = 0.000 ; free physical = 33571 ; free virtual = 47934
Ending Logic Optimization Task | Checksum: 14a3b92a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3055.570 ; gain = 53.680 ; free physical = 33571 ; free virtual = 47934

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 1733b5823

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3371.445 ; gain = 0.000 ; free physical = 33565 ; free virtual = 47929
Ending Power Optimization Task | Checksum: 1733b5823

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3371.445 ; gain = 315.875 ; free physical = 33571 ; free virtual = 47934

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1733b5823

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.445 ; gain = 0.000 ; free physical = 33571 ; free virtual = 47934

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.445 ; gain = 0.000 ; free physical = 33571 ; free virtual = 47934
Ending Netlist Obfuscation Task | Checksum: 1c0737110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.445 ; gain = 0.000 ; free physical = 33571 ; free virtual = 47934
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3371.445 ; gain = 813.438 ; free physical = 33571 ; free virtual = 47934
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.445 ; gain = 0.000 ; free physical = 33563 ; free virtual = 47929
INFO: [Common 17-1381] The checkpoint '/home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33467 ; free virtual = 47835
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca1d1288

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33467 ; free virtual = 47835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33467 ; free virtual = 47835

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 96f9112a

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33502 ; free virtual = 47870

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12ad54f2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33500 ; free virtual = 47868

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12ad54f2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33500 ; free virtual = 47868
Phase 1 Placer Initialization | Checksum: 12ad54f2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33500 ; free virtual = 47868

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a9288b25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33451 ; free virtual = 47819

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1549f9092

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33489 ; free virtual = 47857

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 412 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 135 nets or cells. Created 0 new cell, deleted 135 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33455 ; free virtual = 47823

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            135  |                   135  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            135  |                   135  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 2017aeb96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33455 ; free virtual = 47823
Phase 2.3 Global Placement Core | Checksum: 25ad81c76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33454 ; free virtual = 47822
Phase 2 Global Placement | Checksum: 25ad81c76

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33454 ; free virtual = 47822

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 270f242af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33456 ; free virtual = 47824

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 219fc20ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33453 ; free virtual = 47821

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf538b71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33453 ; free virtual = 47821

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aabc14c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33453 ; free virtual = 47821

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 194bf2650

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dc868952

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21fda4e89

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
Phase 3 Detail Placement | Checksum: 21fda4e89

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20a8fcdbd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.137 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 282e7a663

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 272c13c1c

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
Phase 4.1.1.1 BUFG Insertion | Checksum: 20a8fcdbd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.137. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
Phase 4.1 Post Commit Optimization | Checksum: 184045012

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 184045012

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 184045012

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
Phase 4.3 Placer Reporting | Checksum: 184045012

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8fab91e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
Ending Placer Task | Checksum: 88121f63

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33445 ; free virtual = 47813
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33443 ; free virtual = 47823
INFO: [Common 17-1381] The checkpoint '/home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33475 ; free virtual = 47848
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33491 ; free virtual = 47864
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7dfe85e2 ConstDB: 0 ShapeSum: a139981 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c123d07c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33302 ; free virtual = 47675
Post Restoration Checksum: NetGraph: f49ea592 NumContArr: cc852aea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c123d07c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33306 ; free virtual = 47679

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c123d07c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33272 ; free virtual = 47645

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c123d07c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33272 ; free virtual = 47645
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20552ef5a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33255 ; free virtual = 47628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.188  | TNS=0.000  | WHS=-0.194 | THS=-163.475|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2753a50d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3378.555 ; gain = 0.000 ; free physical = 33254 ; free virtual = 47627
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 23e39d2c6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33254 ; free virtual = 47627
Phase 2 Router Initialization | Checksum: 1e49a7224

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33254 ; free virtual = 47627

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6760
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6760
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e49a7224

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621
Phase 3 Initial Routing | Checksum: 24e235fae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33247 ; free virtual = 47620

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 439
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.914  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1224b18bf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33247 ; free virtual = 47620

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.914  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1286c2024

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621
Phase 4 Rip-up And Reroute | Checksum: 1286c2024

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1286c2024

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1286c2024

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621
Phase 5 Delay and Skew Optimization | Checksum: 1286c2024

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 182b574ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.029  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1863dfc23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621
Phase 6 Post Hold Fix | Checksum: 1863dfc23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.988972 %
  Global Horizontal Routing Utilization  = 1.42757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a1d936ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a1d936ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3381.301 ; gain = 2.746 ; free physical = 33248 ; free virtual = 47621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b7249517

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3413.316 ; gain = 34.762 ; free physical = 33248 ; free virtual = 47621

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.029  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b7249517

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3413.316 ; gain = 34.762 ; free physical = 33248 ; free virtual = 47621
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3413.316 ; gain = 34.762 ; free physical = 33285 ; free virtual = 47658

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3413.316 ; gain = 34.762 ; free physical = 33285 ; free virtual = 47658
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3413.316 ; gain = 0.000 ; free physical = 33261 ; free virtual = 47648
INFO: [Common 17-1381] The checkpoint '/home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ross/repos/ELVIS/lab2/lab2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 15:23:21 2023...
