D:\FPGA\Lattice\diamond\3.8_x64\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\Parallel2CSI2_YUV422_8bit_4lane_XO2\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_comp.srs  -top  top  -hdllog  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\Parallel2CSI2_YUV422_8bit_4lane_XO2\impl\Parallel2CSI2\synlog\Parallel2CSI2_Parallel2CSI2_compiler.srr  -encrypt  -mp  4  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\Parallel2CSI2_YUV422_8bit_4lane_XO2\impl  -I C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\Parallel2CSI2_YUV422_8bit_4lane_XO2\impl\Parallel2CSI2\  -I D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib   -v2001  -devicelib  D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v  -devicelib  D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\Parallel2CSI2_YUV422_8bit_4lane_XO2\impl\Parallel2CSI2\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\compiler_directives.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\top.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\IPExpress\pll_pix2byte_YUV422_8bit_4lane.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\DPHY_TX_INST.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\IO_Controller_TX.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\oDDRx4.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\colorbar_gen.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\LP_HS_dly_ctrl.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\BYTE_PACKETIZER.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\crc16_4lane_bb.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\packetheader_bb.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\parallel2byte_bb.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\sony_block_cam_interface.v -lib work C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\IPExpress\pll_sony_block_cam_interface.v 
rc:0 success:1 runtime:1
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\Parallel2CSI2_YUV422_8bit_4lane_XO2\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_comp.srs|io:o|time:1519482498|size:36489|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\Parallel2CSI2_YUV422_8bit_4lane_XO2\impl\Parallel2CSI2\synlog\Parallel2CSI2_Parallel2CSI2_compiler.srr|io:o|time:1519482498|size:18106|exec:0
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1467755626|size:54295|exec:0
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1467755626|size:40584|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\compiler_directives.v|io:i|time:1376897626|size:3248|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\top.v|io:i|time:1519482432|size:15808|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\IPExpress\pll_pix2byte_YUV422_8bit_4lane.v|io:i|time:1516612580|size:4958|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\DPHY_TX_INST.v|io:i|time:1399971548|size:10795|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\IO_Controller_TX.v|io:i|time:1373974544|size:4422|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\oDDRx4.v|io:i|time:1399972474|size:5998|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\colorbar_gen.v|io:i|time:1517691881|size:5124|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\LP_HS_dly_ctrl.v|io:i|time:1516127001|size:7992|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\BYTE_PACKETIZER.v|io:i|time:1376394062|size:6919|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\crc16_4lane_bb.v|io:i|time:1374566680|size:2388|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\packetheader_bb.v|io:i|time:1376394874|size:2750|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\parallel2byte_bb.v|io:i|time:1376901286|size:2910|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\sony_block_cam_interface.v|io:i|time:1519482496|size:2231|exec:0
file:C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB\rtl\IPExpress\pll_sony_block_cam_interface.v|io:i|time:1519476201|size:4643|exec:0
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\bin\c_hdl.exe|io:i|time:1467755624|size:1320448|exec:1
file:D:\FPGA\Lattice\diamond\3.8_x64\synpbase\bin64\c_hdl.exe|io:i|time:1467755824|size:1950208|exec:1
