# Lab Week 2

{{% details "What are the main units of the cpu?" %}}

{{% /details %}}

{{% details "What is memory hierarchy? Why do we need it?" %}}

{{% /details %}}

{{% details "For what communication bus is used for?" %}}

{{% /details %}}

{{% details "What registers are used for?" %}}

{{% /details %}}

{{% details "What does the Control Unit?" %}}

{{% /details %}}

{{% details "What does the Arithmetic Logic Unit?" %}}

{{% /details %}}

{{% details "What System Memory is used for?" %}}

{{% /details %}}

{{% details "Which Fundamental Ideas of Computer Architecture do you know?" %}}

{{% /details %}}

{{% details "What states the Moores Law?" %}}

{{% /details %}}

{{% details "What is a Moore's Law stagnation? Why does it happen?" %}}

{{% /details %}}

{{% details "What does Performance via Parallelism mean?" %}}

{{% /details %}}

{{% details "What is the major problem with it?" %}}

{{% /details %}}

{{% details "What does Performance via Pipelining mean?" %}}

{{% /details %}}

{{% details "What Pipeline steps do you remember?" %}}
IF: Instruction Fetch
ID: Instruction Decode
EX: Execution
MEM: Memory access (optional stage)
WB: register Write Back
{{% /details %}}

{{% details "What is the clock cycle?" %}}

{{% /details %}}

{{% details "What does Performance via Prediction mean?" %}}

{{% /details %}}

{{% details "What does Dependability via redundancy mean?" %}}

{{% /details %}}

{{% details "What is the finite state machine?" %}}

{{% /details %}}

{{% details "What can serve as an input in the FPGA MAX10 board?" %}}

{{% /details %}}

{{% details "What can serve as an output in the FPGA MAX10 board?" %}}

{{% /details %}}
