

================================================================
== Vitis HLS Report for 'matrixmul_32_opt_Pipeline_loop284'
================================================================
* Date:           Mon Jun  2 11:52:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrix_8_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      166|      166|  1.660 us|  1.660 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop2   |      164|      164|       134|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 134


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 134
* Pipeline : 1
  Pipeline-0 : II = 1, D = 134, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [matrix.cpp:13]   --->   Operation 137 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_reload1812_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1812"   --->   Operation 138 'read' 'p_reload1812_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_reload1813_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1813"   --->   Operation 139 'read' 'p_reload1813_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_reload1814_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1814"   --->   Operation 140 'read' 'p_reload1814_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_reload1815_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1815"   --->   Operation 141 'read' 'p_reload1815_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_reload1816_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1816"   --->   Operation 142 'read' 'p_reload1816_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_reload1817_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1817"   --->   Operation 143 'read' 'p_reload1817_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_reload1818_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1818"   --->   Operation 144 'read' 'p_reload1818_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_reload1819_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1819"   --->   Operation 145 'read' 'p_reload1819_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_reload1820_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1820"   --->   Operation 146 'read' 'p_reload1820_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_reload1821_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1821"   --->   Operation 147 'read' 'p_reload1821_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_reload1822_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1822"   --->   Operation 148 'read' 'p_reload1822_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_reload1823_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1823"   --->   Operation 149 'read' 'p_reload1823_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_reload1824_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1824"   --->   Operation 150 'read' 'p_reload1824_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_reload1825_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1825"   --->   Operation 151 'read' 'p_reload1825_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_reload1826_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1826"   --->   Operation 152 'read' 'p_reload1826_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_reload1827_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1827"   --->   Operation 153 'read' 'p_reload1827_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_reload1828_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1828"   --->   Operation 154 'read' 'p_reload1828_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_reload1829_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1829"   --->   Operation 155 'read' 'p_reload1829_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_reload1830_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1830"   --->   Operation 156 'read' 'p_reload1830_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_reload1831_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1831"   --->   Operation 157 'read' 'p_reload1831_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_reload1832_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1832"   --->   Operation 158 'read' 'p_reload1832_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_reload1833_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1833"   --->   Operation 159 'read' 'p_reload1833_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_reload1834_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1834"   --->   Operation 160 'read' 'p_reload1834_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_reload1835_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1835"   --->   Operation 161 'read' 'p_reload1835_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_reload1836_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1836"   --->   Operation 162 'read' 'p_reload1836_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_reload1837_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1837"   --->   Operation 163 'read' 'p_reload1837_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_reload1838_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1838"   --->   Operation 164 'read' 'p_reload1838_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_reload1839_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1839"   --->   Operation 165 'read' 'p_reload1839_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_reload1840_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1840"   --->   Operation 166 'read' 'p_reload1840_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_reload1841_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1841"   --->   Operation 167 'read' 'p_reload1841_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_reload1842_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1842"   --->   Operation 168 'read' 'p_reload1842_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_reload1843_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload1843"   --->   Operation 169 'read' 'p_reload1843_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 0, i6 %col" [matrix.cpp:13]   --->   Operation 170 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop3.22"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%col_59 = load i6 %col" [matrix.cpp:39]   --->   Operation 172 'load' 'col_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns)   --->   "%icmp_ln39 = icmp_eq  i6 %col_59, i6 32" [matrix.cpp:39]   --->   Operation 173 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.78ns)   --->   "%add_ln39 = add i6 %col_59, i6 1" [matrix.cpp:39]   --->   Operation 174 'add' 'add_ln39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %loop3.22.split, void %loop3.23.preheader.exitStub" [matrix.cpp:39]   --->   Operation 175 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i6 %col_59" [matrix.cpp:39]   --->   Operation 176 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%input_B_addr = getelementptr i32 %input_B, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 177 'getelementptr' 'input_B_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 178 [2/2] (1.23ns)   --->   "%input_B_load = load i5 %input_B_addr" [matrix.cpp:45]   --->   Operation 178 'load' 'input_B_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 179 [1/1] (0.42ns)   --->   "%store_ln13 = store i6 %add_ln39, i6 %col" [matrix.cpp:13]   --->   Operation 179 'store' 'store_ln13' <Predicate = (!icmp_ln39)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 180 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_load = load i5 %input_B_addr" [matrix.cpp:45]   --->   Operation 180 'load' 'input_B_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 181 [3/3] (7.01ns)   --->   "%mul_s = fmul i32 %p_reload1843_read, i32 %input_B_load" [matrix.cpp:45]   --->   Operation 181 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 182 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %p_reload1843_read, i32 %input_B_load" [matrix.cpp:45]   --->   Operation 182 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 183 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %p_reload1843_read, i32 %input_B_load" [matrix.cpp:45]   --->   Operation 183 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%input_B_1_addr = getelementptr i32 %input_B_1, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 184 'getelementptr' 'input_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (1.23ns)   --->   "%input_B_1_load = load i5 %input_B_1_addr" [matrix.cpp:45]   --->   Operation 185 'load' 'input_B_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 186 [4/4] (6.43ns)   --->   "%res = fadd i32 %mul_s, i32 0" [matrix.cpp:45]   --->   Operation 186 'fadd' 'res' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_1_load = load i5 %input_B_1_addr" [matrix.cpp:45]   --->   Operation 187 'load' 'input_B_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 188 [3/4] (6.43ns)   --->   "%res = fadd i32 %mul_s, i32 0" [matrix.cpp:45]   --->   Operation 188 'fadd' 'res' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [3/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %p_reload1842_read, i32 %input_B_1_load" [matrix.cpp:45]   --->   Operation 189 'fmul' 'mul_1_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 190 [2/4] (6.43ns)   --->   "%res = fadd i32 %mul_s, i32 0" [matrix.cpp:45]   --->   Operation 190 'fadd' 'res' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [2/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %p_reload1842_read, i32 %input_B_1_load" [matrix.cpp:45]   --->   Operation 191 'fmul' 'mul_1_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 192 [1/4] (6.43ns)   --->   "%res = fadd i32 %mul_s, i32 0" [matrix.cpp:45]   --->   Operation 192 'fadd' 'res' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %p_reload1842_read, i32 %input_B_1_load" [matrix.cpp:45]   --->   Operation 193 'fmul' 'mul_1_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%input_B_2_addr = getelementptr i32 %input_B_2, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 194 'getelementptr' 'input_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [2/2] (1.23ns)   --->   "%input_B_2_load = load i5 %input_B_2_addr" [matrix.cpp:45]   --->   Operation 195 'load' 'input_B_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 196 [4/4] (6.43ns)   --->   "%res_280 = fadd i32 %res, i32 %mul_1_s" [matrix.cpp:45]   --->   Operation 196 'fadd' 'res_280' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_2_load = load i5 %input_B_2_addr" [matrix.cpp:45]   --->   Operation 197 'load' 'input_B_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 198 [3/4] (6.43ns)   --->   "%res_280 = fadd i32 %res, i32 %mul_1_s" [matrix.cpp:45]   --->   Operation 198 'fadd' 'res_280' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [3/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %p_reload1841_read, i32 %input_B_2_load" [matrix.cpp:45]   --->   Operation 199 'fmul' 'mul_2_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 200 [2/4] (6.43ns)   --->   "%res_280 = fadd i32 %res, i32 %mul_1_s" [matrix.cpp:45]   --->   Operation 200 'fadd' 'res_280' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [2/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %p_reload1841_read, i32 %input_B_2_load" [matrix.cpp:45]   --->   Operation 201 'fmul' 'mul_2_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 202 [1/4] (6.43ns)   --->   "%res_280 = fadd i32 %res, i32 %mul_1_s" [matrix.cpp:45]   --->   Operation 202 'fadd' 'res_280' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %p_reload1841_read, i32 %input_B_2_load" [matrix.cpp:45]   --->   Operation 203 'fmul' 'mul_2_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%input_B_3_addr = getelementptr i32 %input_B_3, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 204 'getelementptr' 'input_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [2/2] (1.23ns)   --->   "%input_B_3_load = load i5 %input_B_3_addr" [matrix.cpp:45]   --->   Operation 205 'load' 'input_B_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 206 [4/4] (6.43ns)   --->   "%res_281 = fadd i32 %res_280, i32 %mul_2_s" [matrix.cpp:45]   --->   Operation 206 'fadd' 'res_281' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_3_load = load i5 %input_B_3_addr" [matrix.cpp:45]   --->   Operation 207 'load' 'input_B_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 208 [3/4] (6.43ns)   --->   "%res_281 = fadd i32 %res_280, i32 %mul_2_s" [matrix.cpp:45]   --->   Operation 208 'fadd' 'res_281' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [3/3] (7.01ns)   --->   "%mul_3_s = fmul i32 %p_reload1840_read, i32 %input_B_3_load" [matrix.cpp:45]   --->   Operation 209 'fmul' 'mul_3_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 210 [2/4] (6.43ns)   --->   "%res_281 = fadd i32 %res_280, i32 %mul_2_s" [matrix.cpp:45]   --->   Operation 210 'fadd' 'res_281' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [2/3] (7.01ns)   --->   "%mul_3_s = fmul i32 %p_reload1840_read, i32 %input_B_3_load" [matrix.cpp:45]   --->   Operation 211 'fmul' 'mul_3_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 212 [1/4] (6.43ns)   --->   "%res_281 = fadd i32 %res_280, i32 %mul_2_s" [matrix.cpp:45]   --->   Operation 212 'fadd' 'res_281' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/3] (7.01ns)   --->   "%mul_3_s = fmul i32 %p_reload1840_read, i32 %input_B_3_load" [matrix.cpp:45]   --->   Operation 213 'fmul' 'mul_3_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%input_B_4_addr = getelementptr i32 %input_B_4, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 214 'getelementptr' 'input_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [2/2] (1.23ns)   --->   "%input_B_4_load = load i5 %input_B_4_addr" [matrix.cpp:45]   --->   Operation 215 'load' 'input_B_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 216 [4/4] (6.43ns)   --->   "%res_282 = fadd i32 %res_281, i32 %mul_3_s" [matrix.cpp:45]   --->   Operation 216 'fadd' 'res_282' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_4_load = load i5 %input_B_4_addr" [matrix.cpp:45]   --->   Operation 217 'load' 'input_B_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 218 [3/4] (6.43ns)   --->   "%res_282 = fadd i32 %res_281, i32 %mul_3_s" [matrix.cpp:45]   --->   Operation 218 'fadd' 'res_282' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [3/3] (7.01ns)   --->   "%mul_4_s = fmul i32 %p_reload1839_read, i32 %input_B_4_load" [matrix.cpp:45]   --->   Operation 219 'fmul' 'mul_4_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 220 [2/4] (6.43ns)   --->   "%res_282 = fadd i32 %res_281, i32 %mul_3_s" [matrix.cpp:45]   --->   Operation 220 'fadd' 'res_282' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [2/3] (7.01ns)   --->   "%mul_4_s = fmul i32 %p_reload1839_read, i32 %input_B_4_load" [matrix.cpp:45]   --->   Operation 221 'fmul' 'mul_4_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 222 [1/4] (6.43ns)   --->   "%res_282 = fadd i32 %res_281, i32 %mul_3_s" [matrix.cpp:45]   --->   Operation 222 'fadd' 'res_282' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [1/3] (7.01ns)   --->   "%mul_4_s = fmul i32 %p_reload1839_read, i32 %input_B_4_load" [matrix.cpp:45]   --->   Operation 223 'fmul' 'mul_4_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%input_B_5_addr = getelementptr i32 %input_B_5, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 224 'getelementptr' 'input_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [2/2] (1.23ns)   --->   "%input_B_5_load = load i5 %input_B_5_addr" [matrix.cpp:45]   --->   Operation 225 'load' 'input_B_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 226 [4/4] (6.43ns)   --->   "%res_283 = fadd i32 %res_282, i32 %mul_4_s" [matrix.cpp:45]   --->   Operation 226 'fadd' 'res_283' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_5_load = load i5 %input_B_5_addr" [matrix.cpp:45]   --->   Operation 227 'load' 'input_B_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 228 [3/4] (6.43ns)   --->   "%res_283 = fadd i32 %res_282, i32 %mul_4_s" [matrix.cpp:45]   --->   Operation 228 'fadd' 'res_283' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 229 [3/3] (7.01ns)   --->   "%mul_5_s = fmul i32 %p_reload1838_read, i32 %input_B_5_load" [matrix.cpp:45]   --->   Operation 229 'fmul' 'mul_5_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 230 [2/4] (6.43ns)   --->   "%res_283 = fadd i32 %res_282, i32 %mul_4_s" [matrix.cpp:45]   --->   Operation 230 'fadd' 'res_283' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 231 [2/3] (7.01ns)   --->   "%mul_5_s = fmul i32 %p_reload1838_read, i32 %input_B_5_load" [matrix.cpp:45]   --->   Operation 231 'fmul' 'mul_5_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 232 [1/4] (6.43ns)   --->   "%res_283 = fadd i32 %res_282, i32 %mul_4_s" [matrix.cpp:45]   --->   Operation 232 'fadd' 'res_283' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 233 [1/3] (7.01ns)   --->   "%mul_5_s = fmul i32 %p_reload1838_read, i32 %input_B_5_load" [matrix.cpp:45]   --->   Operation 233 'fmul' 'mul_5_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%input_B_6_addr = getelementptr i32 %input_B_6, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 234 'getelementptr' 'input_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [2/2] (1.23ns)   --->   "%input_B_6_load = load i5 %input_B_6_addr" [matrix.cpp:45]   --->   Operation 235 'load' 'input_B_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 236 [4/4] (6.43ns)   --->   "%res_284 = fadd i32 %res_283, i32 %mul_5_s" [matrix.cpp:45]   --->   Operation 236 'fadd' 'res_284' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_6_load = load i5 %input_B_6_addr" [matrix.cpp:45]   --->   Operation 237 'load' 'input_B_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 238 [3/4] (6.43ns)   --->   "%res_284 = fadd i32 %res_283, i32 %mul_5_s" [matrix.cpp:45]   --->   Operation 238 'fadd' 'res_284' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [3/3] (7.01ns)   --->   "%mul_6_s = fmul i32 %p_reload1837_read, i32 %input_B_6_load" [matrix.cpp:45]   --->   Operation 239 'fmul' 'mul_6_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 240 [2/4] (6.43ns)   --->   "%res_284 = fadd i32 %res_283, i32 %mul_5_s" [matrix.cpp:45]   --->   Operation 240 'fadd' 'res_284' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [2/3] (7.01ns)   --->   "%mul_6_s = fmul i32 %p_reload1837_read, i32 %input_B_6_load" [matrix.cpp:45]   --->   Operation 241 'fmul' 'mul_6_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 242 [1/4] (6.43ns)   --->   "%res_284 = fadd i32 %res_283, i32 %mul_5_s" [matrix.cpp:45]   --->   Operation 242 'fadd' 'res_284' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/3] (7.01ns)   --->   "%mul_6_s = fmul i32 %p_reload1837_read, i32 %input_B_6_load" [matrix.cpp:45]   --->   Operation 243 'fmul' 'mul_6_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%input_B_7_addr = getelementptr i32 %input_B_7, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 244 'getelementptr' 'input_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 245 [2/2] (1.23ns)   --->   "%input_B_7_load = load i5 %input_B_7_addr" [matrix.cpp:45]   --->   Operation 245 'load' 'input_B_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 246 [4/4] (6.43ns)   --->   "%res_285 = fadd i32 %res_284, i32 %mul_6_s" [matrix.cpp:45]   --->   Operation 246 'fadd' 'res_285' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_7_load = load i5 %input_B_7_addr" [matrix.cpp:45]   --->   Operation 247 'load' 'input_B_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 248 [3/4] (6.43ns)   --->   "%res_285 = fadd i32 %res_284, i32 %mul_6_s" [matrix.cpp:45]   --->   Operation 248 'fadd' 'res_285' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 249 [3/3] (7.01ns)   --->   "%mul_7_s = fmul i32 %p_reload1836_read, i32 %input_B_7_load" [matrix.cpp:45]   --->   Operation 249 'fmul' 'mul_7_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 250 [2/4] (6.43ns)   --->   "%res_285 = fadd i32 %res_284, i32 %mul_6_s" [matrix.cpp:45]   --->   Operation 250 'fadd' 'res_285' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 251 [2/3] (7.01ns)   --->   "%mul_7_s = fmul i32 %p_reload1836_read, i32 %input_B_7_load" [matrix.cpp:45]   --->   Operation 251 'fmul' 'mul_7_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 252 [1/4] (6.43ns)   --->   "%res_285 = fadd i32 %res_284, i32 %mul_6_s" [matrix.cpp:45]   --->   Operation 252 'fadd' 'res_285' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 253 [1/3] (7.01ns)   --->   "%mul_7_s = fmul i32 %p_reload1836_read, i32 %input_B_7_load" [matrix.cpp:45]   --->   Operation 253 'fmul' 'mul_7_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%input_B_8_addr = getelementptr i32 %input_B_8, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 254 'getelementptr' 'input_B_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 255 [2/2] (1.23ns)   --->   "%input_B_8_load = load i5 %input_B_8_addr" [matrix.cpp:45]   --->   Operation 255 'load' 'input_B_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 256 [4/4] (6.43ns)   --->   "%res_286 = fadd i32 %res_285, i32 %mul_7_s" [matrix.cpp:45]   --->   Operation 256 'fadd' 'res_286' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 257 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_8_load = load i5 %input_B_8_addr" [matrix.cpp:45]   --->   Operation 257 'load' 'input_B_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 258 [3/4] (6.43ns)   --->   "%res_286 = fadd i32 %res_285, i32 %mul_7_s" [matrix.cpp:45]   --->   Operation 258 'fadd' 'res_286' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 259 [3/3] (7.01ns)   --->   "%mul_8_s = fmul i32 %p_reload1835_read, i32 %input_B_8_load" [matrix.cpp:45]   --->   Operation 259 'fmul' 'mul_8_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 260 [2/4] (6.43ns)   --->   "%res_286 = fadd i32 %res_285, i32 %mul_7_s" [matrix.cpp:45]   --->   Operation 260 'fadd' 'res_286' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [2/3] (7.01ns)   --->   "%mul_8_s = fmul i32 %p_reload1835_read, i32 %input_B_8_load" [matrix.cpp:45]   --->   Operation 261 'fmul' 'mul_8_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 262 [1/4] (6.43ns)   --->   "%res_286 = fadd i32 %res_285, i32 %mul_7_s" [matrix.cpp:45]   --->   Operation 262 'fadd' 'res_286' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 263 [1/3] (7.01ns)   --->   "%mul_8_s = fmul i32 %p_reload1835_read, i32 %input_B_8_load" [matrix.cpp:45]   --->   Operation 263 'fmul' 'mul_8_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 264 [1/1] (0.00ns)   --->   "%input_B_9_addr = getelementptr i32 %input_B_9, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 264 'getelementptr' 'input_B_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 265 [2/2] (1.23ns)   --->   "%input_B_9_load = load i5 %input_B_9_addr" [matrix.cpp:45]   --->   Operation 265 'load' 'input_B_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 266 [4/4] (6.43ns)   --->   "%res_287 = fadd i32 %res_286, i32 %mul_8_s" [matrix.cpp:45]   --->   Operation 266 'fadd' 'res_287' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 267 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_9_load = load i5 %input_B_9_addr" [matrix.cpp:45]   --->   Operation 267 'load' 'input_B_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 268 [3/4] (6.43ns)   --->   "%res_287 = fadd i32 %res_286, i32 %mul_8_s" [matrix.cpp:45]   --->   Operation 268 'fadd' 'res_287' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 269 [3/3] (7.01ns)   --->   "%mul_9_s = fmul i32 %p_reload1834_read, i32 %input_B_9_load" [matrix.cpp:45]   --->   Operation 269 'fmul' 'mul_9_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 270 [2/4] (6.43ns)   --->   "%res_287 = fadd i32 %res_286, i32 %mul_8_s" [matrix.cpp:45]   --->   Operation 270 'fadd' 'res_287' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 271 [2/3] (7.01ns)   --->   "%mul_9_s = fmul i32 %p_reload1834_read, i32 %input_B_9_load" [matrix.cpp:45]   --->   Operation 271 'fmul' 'mul_9_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 272 [1/4] (6.43ns)   --->   "%res_287 = fadd i32 %res_286, i32 %mul_8_s" [matrix.cpp:45]   --->   Operation 272 'fadd' 'res_287' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 273 [1/3] (7.01ns)   --->   "%mul_9_s = fmul i32 %p_reload1834_read, i32 %input_B_9_load" [matrix.cpp:45]   --->   Operation 273 'fmul' 'mul_9_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%input_B_10_addr = getelementptr i32 %input_B_10, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 274 'getelementptr' 'input_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 275 [2/2] (1.23ns)   --->   "%input_B_10_load = load i5 %input_B_10_addr" [matrix.cpp:45]   --->   Operation 275 'load' 'input_B_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 276 [4/4] (6.43ns)   --->   "%res_288 = fadd i32 %res_287, i32 %mul_9_s" [matrix.cpp:45]   --->   Operation 276 'fadd' 'res_288' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 277 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_10_load = load i5 %input_B_10_addr" [matrix.cpp:45]   --->   Operation 277 'load' 'input_B_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 278 [3/4] (6.43ns)   --->   "%res_288 = fadd i32 %res_287, i32 %mul_9_s" [matrix.cpp:45]   --->   Operation 278 'fadd' 'res_288' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 279 [3/3] (7.01ns)   --->   "%mul_10_s = fmul i32 %p_reload1833_read, i32 %input_B_10_load" [matrix.cpp:45]   --->   Operation 279 'fmul' 'mul_10_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 280 [2/4] (6.43ns)   --->   "%res_288 = fadd i32 %res_287, i32 %mul_9_s" [matrix.cpp:45]   --->   Operation 280 'fadd' 'res_288' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 281 [2/3] (7.01ns)   --->   "%mul_10_s = fmul i32 %p_reload1833_read, i32 %input_B_10_load" [matrix.cpp:45]   --->   Operation 281 'fmul' 'mul_10_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 282 [1/4] (6.43ns)   --->   "%res_288 = fadd i32 %res_287, i32 %mul_9_s" [matrix.cpp:45]   --->   Operation 282 'fadd' 'res_288' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 283 [1/3] (7.01ns)   --->   "%mul_10_s = fmul i32 %p_reload1833_read, i32 %input_B_10_load" [matrix.cpp:45]   --->   Operation 283 'fmul' 'mul_10_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 284 [1/1] (0.00ns)   --->   "%input_B_11_addr = getelementptr i32 %input_B_11, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 284 'getelementptr' 'input_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 285 [2/2] (1.23ns)   --->   "%input_B_11_load = load i5 %input_B_11_addr" [matrix.cpp:45]   --->   Operation 285 'load' 'input_B_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 286 [4/4] (6.43ns)   --->   "%res_289 = fadd i32 %res_288, i32 %mul_10_s" [matrix.cpp:45]   --->   Operation 286 'fadd' 'res_289' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 287 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_11_load = load i5 %input_B_11_addr" [matrix.cpp:45]   --->   Operation 287 'load' 'input_B_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 288 [3/4] (6.43ns)   --->   "%res_289 = fadd i32 %res_288, i32 %mul_10_s" [matrix.cpp:45]   --->   Operation 288 'fadd' 'res_289' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 289 [3/3] (7.01ns)   --->   "%mul_11_s = fmul i32 %p_reload1832_read, i32 %input_B_11_load" [matrix.cpp:45]   --->   Operation 289 'fmul' 'mul_11_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 290 [2/4] (6.43ns)   --->   "%res_289 = fadd i32 %res_288, i32 %mul_10_s" [matrix.cpp:45]   --->   Operation 290 'fadd' 'res_289' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 291 [2/3] (7.01ns)   --->   "%mul_11_s = fmul i32 %p_reload1832_read, i32 %input_B_11_load" [matrix.cpp:45]   --->   Operation 291 'fmul' 'mul_11_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 292 [1/4] (6.43ns)   --->   "%res_289 = fadd i32 %res_288, i32 %mul_10_s" [matrix.cpp:45]   --->   Operation 292 'fadd' 'res_289' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 293 [1/3] (7.01ns)   --->   "%mul_11_s = fmul i32 %p_reload1832_read, i32 %input_B_11_load" [matrix.cpp:45]   --->   Operation 293 'fmul' 'mul_11_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%input_B_12_addr = getelementptr i32 %input_B_12, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 294 'getelementptr' 'input_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 295 [2/2] (1.23ns)   --->   "%input_B_12_load = load i5 %input_B_12_addr" [matrix.cpp:45]   --->   Operation 295 'load' 'input_B_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 296 [4/4] (6.43ns)   --->   "%res_290 = fadd i32 %res_289, i32 %mul_11_s" [matrix.cpp:45]   --->   Operation 296 'fadd' 'res_290' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 297 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_12_load = load i5 %input_B_12_addr" [matrix.cpp:45]   --->   Operation 297 'load' 'input_B_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 298 [3/4] (6.43ns)   --->   "%res_290 = fadd i32 %res_289, i32 %mul_11_s" [matrix.cpp:45]   --->   Operation 298 'fadd' 'res_290' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [3/3] (7.01ns)   --->   "%mul_12_s = fmul i32 %p_reload1831_read, i32 %input_B_12_load" [matrix.cpp:45]   --->   Operation 299 'fmul' 'mul_12_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 300 [2/4] (6.43ns)   --->   "%res_290 = fadd i32 %res_289, i32 %mul_11_s" [matrix.cpp:45]   --->   Operation 300 'fadd' 'res_290' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 301 [2/3] (7.01ns)   --->   "%mul_12_s = fmul i32 %p_reload1831_read, i32 %input_B_12_load" [matrix.cpp:45]   --->   Operation 301 'fmul' 'mul_12_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 302 [1/4] (6.43ns)   --->   "%res_290 = fadd i32 %res_289, i32 %mul_11_s" [matrix.cpp:45]   --->   Operation 302 'fadd' 'res_290' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 303 [1/3] (7.01ns)   --->   "%mul_12_s = fmul i32 %p_reload1831_read, i32 %input_B_12_load" [matrix.cpp:45]   --->   Operation 303 'fmul' 'mul_12_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 304 [1/1] (0.00ns)   --->   "%input_B_13_addr = getelementptr i32 %input_B_13, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 304 'getelementptr' 'input_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 305 [2/2] (1.23ns)   --->   "%input_B_13_load = load i5 %input_B_13_addr" [matrix.cpp:45]   --->   Operation 305 'load' 'input_B_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 306 [4/4] (6.43ns)   --->   "%res_291 = fadd i32 %res_290, i32 %mul_12_s" [matrix.cpp:45]   --->   Operation 306 'fadd' 'res_291' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 307 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_13_load = load i5 %input_B_13_addr" [matrix.cpp:45]   --->   Operation 307 'load' 'input_B_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 308 [3/4] (6.43ns)   --->   "%res_291 = fadd i32 %res_290, i32 %mul_12_s" [matrix.cpp:45]   --->   Operation 308 'fadd' 'res_291' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 309 [3/3] (7.01ns)   --->   "%mul_13_s = fmul i32 %p_reload1830_read, i32 %input_B_13_load" [matrix.cpp:45]   --->   Operation 309 'fmul' 'mul_13_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 310 [2/4] (6.43ns)   --->   "%res_291 = fadd i32 %res_290, i32 %mul_12_s" [matrix.cpp:45]   --->   Operation 310 'fadd' 'res_291' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 311 [2/3] (7.01ns)   --->   "%mul_13_s = fmul i32 %p_reload1830_read, i32 %input_B_13_load" [matrix.cpp:45]   --->   Operation 311 'fmul' 'mul_13_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 312 [1/4] (6.43ns)   --->   "%res_291 = fadd i32 %res_290, i32 %mul_12_s" [matrix.cpp:45]   --->   Operation 312 'fadd' 'res_291' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 313 [1/3] (7.01ns)   --->   "%mul_13_s = fmul i32 %p_reload1830_read, i32 %input_B_13_load" [matrix.cpp:45]   --->   Operation 313 'fmul' 'mul_13_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 314 [1/1] (0.00ns)   --->   "%input_B_14_addr = getelementptr i32 %input_B_14, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 314 'getelementptr' 'input_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 315 [2/2] (1.23ns)   --->   "%input_B_14_load = load i5 %input_B_14_addr" [matrix.cpp:45]   --->   Operation 315 'load' 'input_B_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 316 [4/4] (6.43ns)   --->   "%res_292 = fadd i32 %res_291, i32 %mul_13_s" [matrix.cpp:45]   --->   Operation 316 'fadd' 'res_292' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 317 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_14_load = load i5 %input_B_14_addr" [matrix.cpp:45]   --->   Operation 317 'load' 'input_B_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 318 [3/4] (6.43ns)   --->   "%res_292 = fadd i32 %res_291, i32 %mul_13_s" [matrix.cpp:45]   --->   Operation 318 'fadd' 'res_292' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 319 [3/3] (7.01ns)   --->   "%mul_14_s = fmul i32 %p_reload1829_read, i32 %input_B_14_load" [matrix.cpp:45]   --->   Operation 319 'fmul' 'mul_14_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 320 [2/4] (6.43ns)   --->   "%res_292 = fadd i32 %res_291, i32 %mul_13_s" [matrix.cpp:45]   --->   Operation 320 'fadd' 'res_292' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 321 [2/3] (7.01ns)   --->   "%mul_14_s = fmul i32 %p_reload1829_read, i32 %input_B_14_load" [matrix.cpp:45]   --->   Operation 321 'fmul' 'mul_14_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 322 [1/4] (6.43ns)   --->   "%res_292 = fadd i32 %res_291, i32 %mul_13_s" [matrix.cpp:45]   --->   Operation 322 'fadd' 'res_292' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 323 [1/3] (7.01ns)   --->   "%mul_14_s = fmul i32 %p_reload1829_read, i32 %input_B_14_load" [matrix.cpp:45]   --->   Operation 323 'fmul' 'mul_14_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 324 [1/1] (0.00ns)   --->   "%input_B_15_addr = getelementptr i32 %input_B_15, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 324 'getelementptr' 'input_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 325 [2/2] (1.23ns)   --->   "%input_B_15_load = load i5 %input_B_15_addr" [matrix.cpp:45]   --->   Operation 325 'load' 'input_B_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 326 [4/4] (6.43ns)   --->   "%res_293 = fadd i32 %res_292, i32 %mul_14_s" [matrix.cpp:45]   --->   Operation 326 'fadd' 'res_293' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 327 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_15_load = load i5 %input_B_15_addr" [matrix.cpp:45]   --->   Operation 327 'load' 'input_B_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : Operation 328 [3/4] (6.43ns)   --->   "%res_293 = fadd i32 %res_292, i32 %mul_14_s" [matrix.cpp:45]   --->   Operation 328 'fadd' 'res_293' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 329 [3/3] (7.01ns)   --->   "%mul_15_s = fmul i32 %p_reload1828_read, i32 %input_B_15_load" [matrix.cpp:45]   --->   Operation 329 'fmul' 'mul_15_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 330 [2/4] (6.43ns)   --->   "%res_293 = fadd i32 %res_292, i32 %mul_14_s" [matrix.cpp:45]   --->   Operation 330 'fadd' 'res_293' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 331 [2/3] (7.01ns)   --->   "%mul_15_s = fmul i32 %p_reload1828_read, i32 %input_B_15_load" [matrix.cpp:45]   --->   Operation 331 'fmul' 'mul_15_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 332 [1/4] (6.43ns)   --->   "%res_293 = fadd i32 %res_292, i32 %mul_14_s" [matrix.cpp:45]   --->   Operation 332 'fadd' 'res_293' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 333 [1/3] (7.01ns)   --->   "%mul_15_s = fmul i32 %p_reload1828_read, i32 %input_B_15_load" [matrix.cpp:45]   --->   Operation 333 'fmul' 'mul_15_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 334 [1/1] (0.00ns)   --->   "%input_B_16_addr = getelementptr i32 %input_B_16, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 334 'getelementptr' 'input_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 335 [2/2] (1.23ns)   --->   "%input_B_16_load = load i5 %input_B_16_addr" [matrix.cpp:45]   --->   Operation 335 'load' 'input_B_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 336 [4/4] (6.43ns)   --->   "%res_294 = fadd i32 %res_293, i32 %mul_15_s" [matrix.cpp:45]   --->   Operation 336 'fadd' 'res_294' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 337 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_16_load = load i5 %input_B_16_addr" [matrix.cpp:45]   --->   Operation 337 'load' 'input_B_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 67 <SV = 66> <Delay = 7.01>
ST_67 : Operation 338 [3/4] (6.43ns)   --->   "%res_294 = fadd i32 %res_293, i32 %mul_15_s" [matrix.cpp:45]   --->   Operation 338 'fadd' 'res_294' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 339 [3/3] (7.01ns)   --->   "%mul_16_s = fmul i32 %p_reload1827_read, i32 %input_B_16_load" [matrix.cpp:45]   --->   Operation 339 'fmul' 'mul_16_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.01>
ST_68 : Operation 340 [2/4] (6.43ns)   --->   "%res_294 = fadd i32 %res_293, i32 %mul_15_s" [matrix.cpp:45]   --->   Operation 340 'fadd' 'res_294' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 341 [2/3] (7.01ns)   --->   "%mul_16_s = fmul i32 %p_reload1827_read, i32 %input_B_16_load" [matrix.cpp:45]   --->   Operation 341 'fmul' 'mul_16_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.01>
ST_69 : Operation 342 [1/4] (6.43ns)   --->   "%res_294 = fadd i32 %res_293, i32 %mul_15_s" [matrix.cpp:45]   --->   Operation 342 'fadd' 'res_294' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 343 [1/3] (7.01ns)   --->   "%mul_16_s = fmul i32 %p_reload1827_read, i32 %input_B_16_load" [matrix.cpp:45]   --->   Operation 343 'fmul' 'mul_16_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 344 [1/1] (0.00ns)   --->   "%input_B_17_addr = getelementptr i32 %input_B_17, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 344 'getelementptr' 'input_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 345 [2/2] (1.23ns)   --->   "%input_B_17_load = load i5 %input_B_17_addr" [matrix.cpp:45]   --->   Operation 345 'load' 'input_B_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 346 [4/4] (6.43ns)   --->   "%res_295 = fadd i32 %res_294, i32 %mul_16_s" [matrix.cpp:45]   --->   Operation 346 'fadd' 'res_295' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 347 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_17_load = load i5 %input_B_17_addr" [matrix.cpp:45]   --->   Operation 347 'load' 'input_B_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 71 <SV = 70> <Delay = 7.01>
ST_71 : Operation 348 [3/4] (6.43ns)   --->   "%res_295 = fadd i32 %res_294, i32 %mul_16_s" [matrix.cpp:45]   --->   Operation 348 'fadd' 'res_295' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 349 [3/3] (7.01ns)   --->   "%mul_17_s = fmul i32 %p_reload1826_read, i32 %input_B_17_load" [matrix.cpp:45]   --->   Operation 349 'fmul' 'mul_17_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.01>
ST_72 : Operation 350 [2/4] (6.43ns)   --->   "%res_295 = fadd i32 %res_294, i32 %mul_16_s" [matrix.cpp:45]   --->   Operation 350 'fadd' 'res_295' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 351 [2/3] (7.01ns)   --->   "%mul_17_s = fmul i32 %p_reload1826_read, i32 %input_B_17_load" [matrix.cpp:45]   --->   Operation 351 'fmul' 'mul_17_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.01>
ST_73 : Operation 352 [1/4] (6.43ns)   --->   "%res_295 = fadd i32 %res_294, i32 %mul_16_s" [matrix.cpp:45]   --->   Operation 352 'fadd' 'res_295' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 353 [1/3] (7.01ns)   --->   "%mul_17_s = fmul i32 %p_reload1826_read, i32 %input_B_17_load" [matrix.cpp:45]   --->   Operation 353 'fmul' 'mul_17_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 354 [1/1] (0.00ns)   --->   "%input_B_18_addr = getelementptr i32 %input_B_18, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 354 'getelementptr' 'input_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 355 [2/2] (1.23ns)   --->   "%input_B_18_load = load i5 %input_B_18_addr" [matrix.cpp:45]   --->   Operation 355 'load' 'input_B_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 356 [4/4] (6.43ns)   --->   "%res_296 = fadd i32 %res_295, i32 %mul_17_s" [matrix.cpp:45]   --->   Operation 356 'fadd' 'res_296' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 357 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_18_load = load i5 %input_B_18_addr" [matrix.cpp:45]   --->   Operation 357 'load' 'input_B_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 75 <SV = 74> <Delay = 7.01>
ST_75 : Operation 358 [3/4] (6.43ns)   --->   "%res_296 = fadd i32 %res_295, i32 %mul_17_s" [matrix.cpp:45]   --->   Operation 358 'fadd' 'res_296' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 359 [3/3] (7.01ns)   --->   "%mul_18_s = fmul i32 %p_reload1825_read, i32 %input_B_18_load" [matrix.cpp:45]   --->   Operation 359 'fmul' 'mul_18_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.01>
ST_76 : Operation 360 [2/4] (6.43ns)   --->   "%res_296 = fadd i32 %res_295, i32 %mul_17_s" [matrix.cpp:45]   --->   Operation 360 'fadd' 'res_296' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 361 [2/3] (7.01ns)   --->   "%mul_18_s = fmul i32 %p_reload1825_read, i32 %input_B_18_load" [matrix.cpp:45]   --->   Operation 361 'fmul' 'mul_18_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.01>
ST_77 : Operation 362 [1/4] (6.43ns)   --->   "%res_296 = fadd i32 %res_295, i32 %mul_17_s" [matrix.cpp:45]   --->   Operation 362 'fadd' 'res_296' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 363 [1/3] (7.01ns)   --->   "%mul_18_s = fmul i32 %p_reload1825_read, i32 %input_B_18_load" [matrix.cpp:45]   --->   Operation 363 'fmul' 'mul_18_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 364 [1/1] (0.00ns)   --->   "%input_B_19_addr = getelementptr i32 %input_B_19, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 364 'getelementptr' 'input_B_19_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 365 [2/2] (1.23ns)   --->   "%input_B_19_load = load i5 %input_B_19_addr" [matrix.cpp:45]   --->   Operation 365 'load' 'input_B_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 366 [4/4] (6.43ns)   --->   "%res_297 = fadd i32 %res_296, i32 %mul_18_s" [matrix.cpp:45]   --->   Operation 366 'fadd' 'res_297' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 367 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_19_load = load i5 %input_B_19_addr" [matrix.cpp:45]   --->   Operation 367 'load' 'input_B_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 79 <SV = 78> <Delay = 7.01>
ST_79 : Operation 368 [3/4] (6.43ns)   --->   "%res_297 = fadd i32 %res_296, i32 %mul_18_s" [matrix.cpp:45]   --->   Operation 368 'fadd' 'res_297' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 369 [3/3] (7.01ns)   --->   "%mul_19_s = fmul i32 %p_reload1824_read, i32 %input_B_19_load" [matrix.cpp:45]   --->   Operation 369 'fmul' 'mul_19_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.01>
ST_80 : Operation 370 [2/4] (6.43ns)   --->   "%res_297 = fadd i32 %res_296, i32 %mul_18_s" [matrix.cpp:45]   --->   Operation 370 'fadd' 'res_297' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 371 [2/3] (7.01ns)   --->   "%mul_19_s = fmul i32 %p_reload1824_read, i32 %input_B_19_load" [matrix.cpp:45]   --->   Operation 371 'fmul' 'mul_19_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.01>
ST_81 : Operation 372 [1/4] (6.43ns)   --->   "%res_297 = fadd i32 %res_296, i32 %mul_18_s" [matrix.cpp:45]   --->   Operation 372 'fadd' 'res_297' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 373 [1/3] (7.01ns)   --->   "%mul_19_s = fmul i32 %p_reload1824_read, i32 %input_B_19_load" [matrix.cpp:45]   --->   Operation 373 'fmul' 'mul_19_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 374 [1/1] (0.00ns)   --->   "%input_B_20_addr = getelementptr i32 %input_B_20, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 374 'getelementptr' 'input_B_20_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 375 [2/2] (1.23ns)   --->   "%input_B_20_load = load i5 %input_B_20_addr" [matrix.cpp:45]   --->   Operation 375 'load' 'input_B_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 376 [4/4] (6.43ns)   --->   "%res_298 = fadd i32 %res_297, i32 %mul_19_s" [matrix.cpp:45]   --->   Operation 376 'fadd' 'res_298' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 377 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_20_load = load i5 %input_B_20_addr" [matrix.cpp:45]   --->   Operation 377 'load' 'input_B_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 83 <SV = 82> <Delay = 7.01>
ST_83 : Operation 378 [3/4] (6.43ns)   --->   "%res_298 = fadd i32 %res_297, i32 %mul_19_s" [matrix.cpp:45]   --->   Operation 378 'fadd' 'res_298' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 379 [3/3] (7.01ns)   --->   "%mul_20_s = fmul i32 %p_reload1823_read, i32 %input_B_20_load" [matrix.cpp:45]   --->   Operation 379 'fmul' 'mul_20_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.01>
ST_84 : Operation 380 [2/4] (6.43ns)   --->   "%res_298 = fadd i32 %res_297, i32 %mul_19_s" [matrix.cpp:45]   --->   Operation 380 'fadd' 'res_298' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 381 [2/3] (7.01ns)   --->   "%mul_20_s = fmul i32 %p_reload1823_read, i32 %input_B_20_load" [matrix.cpp:45]   --->   Operation 381 'fmul' 'mul_20_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.01>
ST_85 : Operation 382 [1/4] (6.43ns)   --->   "%res_298 = fadd i32 %res_297, i32 %mul_19_s" [matrix.cpp:45]   --->   Operation 382 'fadd' 'res_298' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 383 [1/3] (7.01ns)   --->   "%mul_20_s = fmul i32 %p_reload1823_read, i32 %input_B_20_load" [matrix.cpp:45]   --->   Operation 383 'fmul' 'mul_20_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 384 [1/1] (0.00ns)   --->   "%input_B_21_addr = getelementptr i32 %input_B_21, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 384 'getelementptr' 'input_B_21_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 385 [2/2] (1.23ns)   --->   "%input_B_21_load = load i5 %input_B_21_addr" [matrix.cpp:45]   --->   Operation 385 'load' 'input_B_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 386 [4/4] (6.43ns)   --->   "%res_299 = fadd i32 %res_298, i32 %mul_20_s" [matrix.cpp:45]   --->   Operation 386 'fadd' 'res_299' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 387 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_21_load = load i5 %input_B_21_addr" [matrix.cpp:45]   --->   Operation 387 'load' 'input_B_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 87 <SV = 86> <Delay = 7.01>
ST_87 : Operation 388 [3/4] (6.43ns)   --->   "%res_299 = fadd i32 %res_298, i32 %mul_20_s" [matrix.cpp:45]   --->   Operation 388 'fadd' 'res_299' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 389 [3/3] (7.01ns)   --->   "%mul_21_s = fmul i32 %p_reload1822_read, i32 %input_B_21_load" [matrix.cpp:45]   --->   Operation 389 'fmul' 'mul_21_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.01>
ST_88 : Operation 390 [2/4] (6.43ns)   --->   "%res_299 = fadd i32 %res_298, i32 %mul_20_s" [matrix.cpp:45]   --->   Operation 390 'fadd' 'res_299' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 391 [2/3] (7.01ns)   --->   "%mul_21_s = fmul i32 %p_reload1822_read, i32 %input_B_21_load" [matrix.cpp:45]   --->   Operation 391 'fmul' 'mul_21_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.01>
ST_89 : Operation 392 [1/4] (6.43ns)   --->   "%res_299 = fadd i32 %res_298, i32 %mul_20_s" [matrix.cpp:45]   --->   Operation 392 'fadd' 'res_299' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 393 [1/3] (7.01ns)   --->   "%mul_21_s = fmul i32 %p_reload1822_read, i32 %input_B_21_load" [matrix.cpp:45]   --->   Operation 393 'fmul' 'mul_21_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 394 [1/1] (0.00ns)   --->   "%input_B_22_addr = getelementptr i32 %input_B_22, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 394 'getelementptr' 'input_B_22_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 395 [2/2] (1.23ns)   --->   "%input_B_22_load = load i5 %input_B_22_addr" [matrix.cpp:45]   --->   Operation 395 'load' 'input_B_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 396 [4/4] (6.43ns)   --->   "%res_300 = fadd i32 %res_299, i32 %mul_21_s" [matrix.cpp:45]   --->   Operation 396 'fadd' 'res_300' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 397 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_22_load = load i5 %input_B_22_addr" [matrix.cpp:45]   --->   Operation 397 'load' 'input_B_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 91 <SV = 90> <Delay = 7.01>
ST_91 : Operation 398 [3/4] (6.43ns)   --->   "%res_300 = fadd i32 %res_299, i32 %mul_21_s" [matrix.cpp:45]   --->   Operation 398 'fadd' 'res_300' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 399 [3/3] (7.01ns)   --->   "%mul_22_s = fmul i32 %p_reload1821_read, i32 %input_B_22_load" [matrix.cpp:45]   --->   Operation 399 'fmul' 'mul_22_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.01>
ST_92 : Operation 400 [2/4] (6.43ns)   --->   "%res_300 = fadd i32 %res_299, i32 %mul_21_s" [matrix.cpp:45]   --->   Operation 400 'fadd' 'res_300' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 401 [2/3] (7.01ns)   --->   "%mul_22_s = fmul i32 %p_reload1821_read, i32 %input_B_22_load" [matrix.cpp:45]   --->   Operation 401 'fmul' 'mul_22_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.01>
ST_93 : Operation 402 [1/4] (6.43ns)   --->   "%res_300 = fadd i32 %res_299, i32 %mul_21_s" [matrix.cpp:45]   --->   Operation 402 'fadd' 'res_300' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 403 [1/3] (7.01ns)   --->   "%mul_22_s = fmul i32 %p_reload1821_read, i32 %input_B_22_load" [matrix.cpp:45]   --->   Operation 403 'fmul' 'mul_22_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 404 [1/1] (0.00ns)   --->   "%input_B_23_addr = getelementptr i32 %input_B_23, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 404 'getelementptr' 'input_B_23_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 405 [2/2] (1.23ns)   --->   "%input_B_23_load = load i5 %input_B_23_addr" [matrix.cpp:45]   --->   Operation 405 'load' 'input_B_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 406 [4/4] (6.43ns)   --->   "%res_301 = fadd i32 %res_300, i32 %mul_22_s" [matrix.cpp:45]   --->   Operation 406 'fadd' 'res_301' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 407 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_23_load = load i5 %input_B_23_addr" [matrix.cpp:45]   --->   Operation 407 'load' 'input_B_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 95 <SV = 94> <Delay = 7.01>
ST_95 : Operation 408 [3/4] (6.43ns)   --->   "%res_301 = fadd i32 %res_300, i32 %mul_22_s" [matrix.cpp:45]   --->   Operation 408 'fadd' 'res_301' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 409 [3/3] (7.01ns)   --->   "%mul_23_s = fmul i32 %p_reload1820_read, i32 %input_B_23_load" [matrix.cpp:45]   --->   Operation 409 'fmul' 'mul_23_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.01>
ST_96 : Operation 410 [2/4] (6.43ns)   --->   "%res_301 = fadd i32 %res_300, i32 %mul_22_s" [matrix.cpp:45]   --->   Operation 410 'fadd' 'res_301' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 411 [2/3] (7.01ns)   --->   "%mul_23_s = fmul i32 %p_reload1820_read, i32 %input_B_23_load" [matrix.cpp:45]   --->   Operation 411 'fmul' 'mul_23_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.01>
ST_97 : Operation 412 [1/4] (6.43ns)   --->   "%res_301 = fadd i32 %res_300, i32 %mul_22_s" [matrix.cpp:45]   --->   Operation 412 'fadd' 'res_301' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 413 [1/3] (7.01ns)   --->   "%mul_23_s = fmul i32 %p_reload1820_read, i32 %input_B_23_load" [matrix.cpp:45]   --->   Operation 413 'fmul' 'mul_23_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 414 [1/1] (0.00ns)   --->   "%input_B_24_addr = getelementptr i32 %input_B_24, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 414 'getelementptr' 'input_B_24_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 415 [2/2] (1.23ns)   --->   "%input_B_24_load = load i5 %input_B_24_addr" [matrix.cpp:45]   --->   Operation 415 'load' 'input_B_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 416 [4/4] (6.43ns)   --->   "%res_302 = fadd i32 %res_301, i32 %mul_23_s" [matrix.cpp:45]   --->   Operation 416 'fadd' 'res_302' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 417 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_24_load = load i5 %input_B_24_addr" [matrix.cpp:45]   --->   Operation 417 'load' 'input_B_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 99 <SV = 98> <Delay = 7.01>
ST_99 : Operation 418 [3/4] (6.43ns)   --->   "%res_302 = fadd i32 %res_301, i32 %mul_23_s" [matrix.cpp:45]   --->   Operation 418 'fadd' 'res_302' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 419 [3/3] (7.01ns)   --->   "%mul_24_s = fmul i32 %p_reload1819_read, i32 %input_B_24_load" [matrix.cpp:45]   --->   Operation 419 'fmul' 'mul_24_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.01>
ST_100 : Operation 420 [2/4] (6.43ns)   --->   "%res_302 = fadd i32 %res_301, i32 %mul_23_s" [matrix.cpp:45]   --->   Operation 420 'fadd' 'res_302' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 421 [2/3] (7.01ns)   --->   "%mul_24_s = fmul i32 %p_reload1819_read, i32 %input_B_24_load" [matrix.cpp:45]   --->   Operation 421 'fmul' 'mul_24_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.01>
ST_101 : Operation 422 [1/4] (6.43ns)   --->   "%res_302 = fadd i32 %res_301, i32 %mul_23_s" [matrix.cpp:45]   --->   Operation 422 'fadd' 'res_302' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 423 [1/3] (7.01ns)   --->   "%mul_24_s = fmul i32 %p_reload1819_read, i32 %input_B_24_load" [matrix.cpp:45]   --->   Operation 423 'fmul' 'mul_24_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 424 [1/1] (0.00ns)   --->   "%input_B_25_addr = getelementptr i32 %input_B_25, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 424 'getelementptr' 'input_B_25_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 425 [2/2] (1.23ns)   --->   "%input_B_25_load = load i5 %input_B_25_addr" [matrix.cpp:45]   --->   Operation 425 'load' 'input_B_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 426 [4/4] (6.43ns)   --->   "%res_303 = fadd i32 %res_302, i32 %mul_24_s" [matrix.cpp:45]   --->   Operation 426 'fadd' 'res_303' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 427 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_25_load = load i5 %input_B_25_addr" [matrix.cpp:45]   --->   Operation 427 'load' 'input_B_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 103 <SV = 102> <Delay = 7.01>
ST_103 : Operation 428 [3/4] (6.43ns)   --->   "%res_303 = fadd i32 %res_302, i32 %mul_24_s" [matrix.cpp:45]   --->   Operation 428 'fadd' 'res_303' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 429 [3/3] (7.01ns)   --->   "%mul_25_s = fmul i32 %p_reload1818_read, i32 %input_B_25_load" [matrix.cpp:45]   --->   Operation 429 'fmul' 'mul_25_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.01>
ST_104 : Operation 430 [2/4] (6.43ns)   --->   "%res_303 = fadd i32 %res_302, i32 %mul_24_s" [matrix.cpp:45]   --->   Operation 430 'fadd' 'res_303' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 431 [2/3] (7.01ns)   --->   "%mul_25_s = fmul i32 %p_reload1818_read, i32 %input_B_25_load" [matrix.cpp:45]   --->   Operation 431 'fmul' 'mul_25_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.01>
ST_105 : Operation 432 [1/4] (6.43ns)   --->   "%res_303 = fadd i32 %res_302, i32 %mul_24_s" [matrix.cpp:45]   --->   Operation 432 'fadd' 'res_303' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 433 [1/3] (7.01ns)   --->   "%mul_25_s = fmul i32 %p_reload1818_read, i32 %input_B_25_load" [matrix.cpp:45]   --->   Operation 433 'fmul' 'mul_25_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 434 [1/1] (0.00ns)   --->   "%input_B_26_addr = getelementptr i32 %input_B_26, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 434 'getelementptr' 'input_B_26_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 435 [2/2] (1.23ns)   --->   "%input_B_26_load = load i5 %input_B_26_addr" [matrix.cpp:45]   --->   Operation 435 'load' 'input_B_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 436 [4/4] (6.43ns)   --->   "%res_304 = fadd i32 %res_303, i32 %mul_25_s" [matrix.cpp:45]   --->   Operation 436 'fadd' 'res_304' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 437 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_26_load = load i5 %input_B_26_addr" [matrix.cpp:45]   --->   Operation 437 'load' 'input_B_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 107 <SV = 106> <Delay = 7.01>
ST_107 : Operation 438 [3/4] (6.43ns)   --->   "%res_304 = fadd i32 %res_303, i32 %mul_25_s" [matrix.cpp:45]   --->   Operation 438 'fadd' 'res_304' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 439 [3/3] (7.01ns)   --->   "%mul_26_s = fmul i32 %p_reload1817_read, i32 %input_B_26_load" [matrix.cpp:45]   --->   Operation 439 'fmul' 'mul_26_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.01>
ST_108 : Operation 440 [2/4] (6.43ns)   --->   "%res_304 = fadd i32 %res_303, i32 %mul_25_s" [matrix.cpp:45]   --->   Operation 440 'fadd' 'res_304' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 441 [2/3] (7.01ns)   --->   "%mul_26_s = fmul i32 %p_reload1817_read, i32 %input_B_26_load" [matrix.cpp:45]   --->   Operation 441 'fmul' 'mul_26_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.01>
ST_109 : Operation 442 [1/4] (6.43ns)   --->   "%res_304 = fadd i32 %res_303, i32 %mul_25_s" [matrix.cpp:45]   --->   Operation 442 'fadd' 'res_304' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 443 [1/3] (7.01ns)   --->   "%mul_26_s = fmul i32 %p_reload1817_read, i32 %input_B_26_load" [matrix.cpp:45]   --->   Operation 443 'fmul' 'mul_26_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 444 [1/1] (0.00ns)   --->   "%input_B_27_addr = getelementptr i32 %input_B_27, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 444 'getelementptr' 'input_B_27_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 445 [2/2] (1.23ns)   --->   "%input_B_27_load = load i5 %input_B_27_addr" [matrix.cpp:45]   --->   Operation 445 'load' 'input_B_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 446 [4/4] (6.43ns)   --->   "%res_305 = fadd i32 %res_304, i32 %mul_26_s" [matrix.cpp:45]   --->   Operation 446 'fadd' 'res_305' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 447 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_27_load = load i5 %input_B_27_addr" [matrix.cpp:45]   --->   Operation 447 'load' 'input_B_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 111 <SV = 110> <Delay = 7.01>
ST_111 : Operation 448 [3/4] (6.43ns)   --->   "%res_305 = fadd i32 %res_304, i32 %mul_26_s" [matrix.cpp:45]   --->   Operation 448 'fadd' 'res_305' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 449 [3/3] (7.01ns)   --->   "%mul_27_s = fmul i32 %p_reload1816_read, i32 %input_B_27_load" [matrix.cpp:45]   --->   Operation 449 'fmul' 'mul_27_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.01>
ST_112 : Operation 450 [2/4] (6.43ns)   --->   "%res_305 = fadd i32 %res_304, i32 %mul_26_s" [matrix.cpp:45]   --->   Operation 450 'fadd' 'res_305' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 451 [2/3] (7.01ns)   --->   "%mul_27_s = fmul i32 %p_reload1816_read, i32 %input_B_27_load" [matrix.cpp:45]   --->   Operation 451 'fmul' 'mul_27_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.01>
ST_113 : Operation 452 [1/4] (6.43ns)   --->   "%res_305 = fadd i32 %res_304, i32 %mul_26_s" [matrix.cpp:45]   --->   Operation 452 'fadd' 'res_305' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 453 [1/3] (7.01ns)   --->   "%mul_27_s = fmul i32 %p_reload1816_read, i32 %input_B_27_load" [matrix.cpp:45]   --->   Operation 453 'fmul' 'mul_27_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 454 [1/1] (0.00ns)   --->   "%input_B_28_addr = getelementptr i32 %input_B_28, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 454 'getelementptr' 'input_B_28_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 455 [2/2] (1.23ns)   --->   "%input_B_28_load = load i5 %input_B_28_addr" [matrix.cpp:45]   --->   Operation 455 'load' 'input_B_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 456 [4/4] (6.43ns)   --->   "%res_306 = fadd i32 %res_305, i32 %mul_27_s" [matrix.cpp:45]   --->   Operation 456 'fadd' 'res_306' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 457 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_28_load = load i5 %input_B_28_addr" [matrix.cpp:45]   --->   Operation 457 'load' 'input_B_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 115 <SV = 114> <Delay = 7.01>
ST_115 : Operation 458 [3/4] (6.43ns)   --->   "%res_306 = fadd i32 %res_305, i32 %mul_27_s" [matrix.cpp:45]   --->   Operation 458 'fadd' 'res_306' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 459 [3/3] (7.01ns)   --->   "%mul_28_s = fmul i32 %p_reload1815_read, i32 %input_B_28_load" [matrix.cpp:45]   --->   Operation 459 'fmul' 'mul_28_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.01>
ST_116 : Operation 460 [2/4] (6.43ns)   --->   "%res_306 = fadd i32 %res_305, i32 %mul_27_s" [matrix.cpp:45]   --->   Operation 460 'fadd' 'res_306' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 461 [2/3] (7.01ns)   --->   "%mul_28_s = fmul i32 %p_reload1815_read, i32 %input_B_28_load" [matrix.cpp:45]   --->   Operation 461 'fmul' 'mul_28_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.01>
ST_117 : Operation 462 [1/4] (6.43ns)   --->   "%res_306 = fadd i32 %res_305, i32 %mul_27_s" [matrix.cpp:45]   --->   Operation 462 'fadd' 'res_306' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 463 [1/3] (7.01ns)   --->   "%mul_28_s = fmul i32 %p_reload1815_read, i32 %input_B_28_load" [matrix.cpp:45]   --->   Operation 463 'fmul' 'mul_28_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 464 [1/1] (0.00ns)   --->   "%input_B_29_addr = getelementptr i32 %input_B_29, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 464 'getelementptr' 'input_B_29_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 465 [2/2] (1.23ns)   --->   "%input_B_29_load = load i5 %input_B_29_addr" [matrix.cpp:45]   --->   Operation 465 'load' 'input_B_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 466 [4/4] (6.43ns)   --->   "%res_307 = fadd i32 %res_306, i32 %mul_28_s" [matrix.cpp:45]   --->   Operation 466 'fadd' 'res_307' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 467 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_29_load = load i5 %input_B_29_addr" [matrix.cpp:45]   --->   Operation 467 'load' 'input_B_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 119 <SV = 118> <Delay = 7.01>
ST_119 : Operation 468 [3/4] (6.43ns)   --->   "%res_307 = fadd i32 %res_306, i32 %mul_28_s" [matrix.cpp:45]   --->   Operation 468 'fadd' 'res_307' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 469 [3/3] (7.01ns)   --->   "%mul_29_s = fmul i32 %p_reload1814_read, i32 %input_B_29_load" [matrix.cpp:45]   --->   Operation 469 'fmul' 'mul_29_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.01>
ST_120 : Operation 470 [2/4] (6.43ns)   --->   "%res_307 = fadd i32 %res_306, i32 %mul_28_s" [matrix.cpp:45]   --->   Operation 470 'fadd' 'res_307' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 471 [2/3] (7.01ns)   --->   "%mul_29_s = fmul i32 %p_reload1814_read, i32 %input_B_29_load" [matrix.cpp:45]   --->   Operation 471 'fmul' 'mul_29_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.01>
ST_121 : Operation 472 [1/4] (6.43ns)   --->   "%res_307 = fadd i32 %res_306, i32 %mul_28_s" [matrix.cpp:45]   --->   Operation 472 'fadd' 'res_307' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 473 [1/3] (7.01ns)   --->   "%mul_29_s = fmul i32 %p_reload1814_read, i32 %input_B_29_load" [matrix.cpp:45]   --->   Operation 473 'fmul' 'mul_29_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 474 [1/1] (0.00ns)   --->   "%input_B_30_addr = getelementptr i32 %input_B_30, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 474 'getelementptr' 'input_B_30_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 475 [2/2] (1.23ns)   --->   "%input_B_30_load = load i5 %input_B_30_addr" [matrix.cpp:45]   --->   Operation 475 'load' 'input_B_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 476 [4/4] (6.43ns)   --->   "%res_308 = fadd i32 %res_307, i32 %mul_29_s" [matrix.cpp:45]   --->   Operation 476 'fadd' 'res_308' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 477 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_30_load = load i5 %input_B_30_addr" [matrix.cpp:45]   --->   Operation 477 'load' 'input_B_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 123 <SV = 122> <Delay = 7.01>
ST_123 : Operation 478 [3/4] (6.43ns)   --->   "%res_308 = fadd i32 %res_307, i32 %mul_29_s" [matrix.cpp:45]   --->   Operation 478 'fadd' 'res_308' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 479 [3/3] (7.01ns)   --->   "%mul_30_s = fmul i32 %p_reload1813_read, i32 %input_B_30_load" [matrix.cpp:45]   --->   Operation 479 'fmul' 'mul_30_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.01>
ST_124 : Operation 480 [2/4] (6.43ns)   --->   "%res_308 = fadd i32 %res_307, i32 %mul_29_s" [matrix.cpp:45]   --->   Operation 480 'fadd' 'res_308' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 481 [2/3] (7.01ns)   --->   "%mul_30_s = fmul i32 %p_reload1813_read, i32 %input_B_30_load" [matrix.cpp:45]   --->   Operation 481 'fmul' 'mul_30_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.01>
ST_125 : Operation 482 [1/4] (6.43ns)   --->   "%res_308 = fadd i32 %res_307, i32 %mul_29_s" [matrix.cpp:45]   --->   Operation 482 'fadd' 'res_308' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 483 [1/3] (7.01ns)   --->   "%mul_30_s = fmul i32 %p_reload1813_read, i32 %input_B_30_load" [matrix.cpp:45]   --->   Operation 483 'fmul' 'mul_30_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 484 [1/1] (0.00ns)   --->   "%input_B_31_addr = getelementptr i32 %input_B_31, i64 0, i64 %zext_ln39" [matrix.cpp:45]   --->   Operation 484 'getelementptr' 'input_B_31_addr' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 485 [2/2] (1.23ns)   --->   "%input_B_31_load = load i5 %input_B_31_addr" [matrix.cpp:45]   --->   Operation 485 'load' 'input_B_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 486 [4/4] (6.43ns)   --->   "%res_309 = fadd i32 %res_308, i32 %mul_30_s" [matrix.cpp:45]   --->   Operation 486 'fadd' 'res_309' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 487 [1/2] ( I:1.23ns O:1.23ns )   --->   "%input_B_31_load = load i5 %input_B_31_addr" [matrix.cpp:45]   --->   Operation 487 'load' 'input_B_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 127 <SV = 126> <Delay = 7.01>
ST_127 : Operation 488 [3/4] (6.43ns)   --->   "%res_309 = fadd i32 %res_308, i32 %mul_30_s" [matrix.cpp:45]   --->   Operation 488 'fadd' 'res_309' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 489 [3/3] (7.01ns)   --->   "%mul_31_s = fmul i32 %p_reload1812_read, i32 %input_B_31_load" [matrix.cpp:45]   --->   Operation 489 'fmul' 'mul_31_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.01>
ST_128 : Operation 490 [2/4] (6.43ns)   --->   "%res_309 = fadd i32 %res_308, i32 %mul_30_s" [matrix.cpp:45]   --->   Operation 490 'fadd' 'res_309' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 491 [2/3] (7.01ns)   --->   "%mul_31_s = fmul i32 %p_reload1812_read, i32 %input_B_31_load" [matrix.cpp:45]   --->   Operation 491 'fmul' 'mul_31_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.01>
ST_129 : Operation 492 [1/4] (6.43ns)   --->   "%res_309 = fadd i32 %res_308, i32 %mul_30_s" [matrix.cpp:45]   --->   Operation 492 'fadd' 'res_309' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 493 [1/3] (7.01ns)   --->   "%mul_31_s = fmul i32 %p_reload1812_read, i32 %input_B_31_load" [matrix.cpp:45]   --->   Operation 493 'fmul' 'mul_31_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 494 [4/4] (6.43ns)   --->   "%res_310 = fadd i32 %res_309, i32 %mul_31_s" [matrix.cpp:45]   --->   Operation 494 'fadd' 'res_310' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.43>
ST_131 : Operation 495 [3/4] (6.43ns)   --->   "%res_310 = fadd i32 %res_309, i32 %mul_31_s" [matrix.cpp:45]   --->   Operation 495 'fadd' 'res_310' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.43>
ST_132 : Operation 496 [2/4] (6.43ns)   --->   "%res_310 = fadd i32 %res_309, i32 %mul_31_s" [matrix.cpp:45]   --->   Operation 496 'fadd' 'res_310' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.43>
ST_133 : Operation 497 [1/4] (6.43ns)   --->   "%res_310 = fadd i32 %res_309, i32 %mul_31_s" [matrix.cpp:45]   --->   Operation 497 'fadd' 'res_310' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 504 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 504 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.42>

State 134 <SV = 133> <Delay = 1.23>
ST_134 : Operation 498 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [matrix.cpp:41]   --->   Operation 498 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 499 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [matrix.cpp:13]   --->   Operation 499 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 500 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [matrix.cpp:39]   --->   Operation 500 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 501 [1/1] (0.00ns)   --->   "%output_C_22_addr = getelementptr i32 %output_C_22, i64 0, i64 %zext_ln39" [matrix.cpp:47]   --->   Operation 501 'getelementptr' 'output_C_22_addr' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 502 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln47 = store i32 %res_310, i5 %output_C_22_addr" [matrix.cpp:47]   --->   Operation 502 'store' 'store_ln47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_134 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln39 = br void %loop3.22" [matrix.cpp:39]   --->   Operation 503 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', matrix.cpp:13) of constant 0 on local variable 'col', matrix.cpp:13 [99]  (0.427 ns)
	'load' operation 6 bit ('col', matrix.cpp:39) on local variable 'col', matrix.cpp:13 [102]  (0.000 ns)
	'getelementptr' operation 5 bit ('input_B_addr', matrix.cpp:45) [111]  (0.000 ns)
	'load' operation 32 bit ('input_B_load', matrix.cpp:45) on array 'input_B' [112]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('input_B_load', matrix.cpp:45) on array 'input_B' [112]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_s', matrix.cpp:45) [113]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_s', matrix.cpp:45) [113]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_s', matrix.cpp:45) [113]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [114]  (6.437 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1_s', matrix.cpp:45) [117]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1_s', matrix.cpp:45) [117]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1_s', matrix.cpp:45) [117]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [118]  (6.437 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2_s', matrix.cpp:45) [121]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2_s', matrix.cpp:45) [121]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_2_s', matrix.cpp:45) [121]  (7.016 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [122]  (6.437 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3_s', matrix.cpp:45) [125]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3_s', matrix.cpp:45) [125]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_3_s', matrix.cpp:45) [125]  (7.016 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [126]  (6.437 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_4_s', matrix.cpp:45) [129]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_4_s', matrix.cpp:45) [129]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_4_s', matrix.cpp:45) [129]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [130]  (6.437 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_5_s', matrix.cpp:45) [133]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_5_s', matrix.cpp:45) [133]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_5_s', matrix.cpp:45) [133]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [134]  (6.437 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6_s', matrix.cpp:45) [137]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6_s', matrix.cpp:45) [137]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_6_s', matrix.cpp:45) [137]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [138]  (6.437 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_7_s', matrix.cpp:45) [141]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_7_s', matrix.cpp:45) [141]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_7_s', matrix.cpp:45) [141]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [142]  (6.437 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8_s', matrix.cpp:45) [145]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8_s', matrix.cpp:45) [145]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_8_s', matrix.cpp:45) [145]  (7.016 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [146]  (6.437 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9_s', matrix.cpp:45) [149]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9_s', matrix.cpp:45) [149]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_9_s', matrix.cpp:45) [149]  (7.016 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [150]  (6.437 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_10_s', matrix.cpp:45) [153]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_10_s', matrix.cpp:45) [153]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_10_s', matrix.cpp:45) [153]  (7.016 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [154]  (6.437 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_11_s', matrix.cpp:45) [157]  (7.016 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_11_s', matrix.cpp:45) [157]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_11_s', matrix.cpp:45) [157]  (7.016 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [158]  (6.437 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12_s', matrix.cpp:45) [161]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12_s', matrix.cpp:45) [161]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12_s', matrix.cpp:45) [161]  (7.016 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [162]  (6.437 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13_s', matrix.cpp:45) [165]  (7.016 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13_s', matrix.cpp:45) [165]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13_s', matrix.cpp:45) [165]  (7.016 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [166]  (6.437 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14_s', matrix.cpp:45) [169]  (7.016 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14_s', matrix.cpp:45) [169]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14_s', matrix.cpp:45) [169]  (7.016 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [170]  (6.437 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_15_s', matrix.cpp:45) [173]  (7.016 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_15_s', matrix.cpp:45) [173]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_15_s', matrix.cpp:45) [173]  (7.016 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [174]  (6.437 ns)

 <State 67>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_16_s', matrix.cpp:45) [177]  (7.016 ns)

 <State 68>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_16_s', matrix.cpp:45) [177]  (7.016 ns)

 <State 69>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_16_s', matrix.cpp:45) [177]  (7.016 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [178]  (6.437 ns)

 <State 71>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_17_s', matrix.cpp:45) [181]  (7.016 ns)

 <State 72>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_17_s', matrix.cpp:45) [181]  (7.016 ns)

 <State 73>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_17_s', matrix.cpp:45) [181]  (7.016 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [182]  (6.437 ns)

 <State 75>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_18_s', matrix.cpp:45) [185]  (7.016 ns)

 <State 76>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_18_s', matrix.cpp:45) [185]  (7.016 ns)

 <State 77>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_18_s', matrix.cpp:45) [185]  (7.016 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [186]  (6.437 ns)

 <State 79>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_19_s', matrix.cpp:45) [189]  (7.016 ns)

 <State 80>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_19_s', matrix.cpp:45) [189]  (7.016 ns)

 <State 81>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_19_s', matrix.cpp:45) [189]  (7.016 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [190]  (6.437 ns)

 <State 83>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_20_s', matrix.cpp:45) [193]  (7.016 ns)

 <State 84>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_20_s', matrix.cpp:45) [193]  (7.016 ns)

 <State 85>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_20_s', matrix.cpp:45) [193]  (7.016 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [194]  (6.437 ns)

 <State 87>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21_s', matrix.cpp:45) [197]  (7.016 ns)

 <State 88>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21_s', matrix.cpp:45) [197]  (7.016 ns)

 <State 89>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_21_s', matrix.cpp:45) [197]  (7.016 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [198]  (6.437 ns)

 <State 91>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_22_s', matrix.cpp:45) [201]  (7.016 ns)

 <State 92>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_22_s', matrix.cpp:45) [201]  (7.016 ns)

 <State 93>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_22_s', matrix.cpp:45) [201]  (7.016 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [202]  (6.437 ns)

 <State 95>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_23_s', matrix.cpp:45) [205]  (7.016 ns)

 <State 96>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_23_s', matrix.cpp:45) [205]  (7.016 ns)

 <State 97>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_23_s', matrix.cpp:45) [205]  (7.016 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [206]  (6.437 ns)

 <State 99>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_24_s', matrix.cpp:45) [209]  (7.016 ns)

 <State 100>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_24_s', matrix.cpp:45) [209]  (7.016 ns)

 <State 101>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_24_s', matrix.cpp:45) [209]  (7.016 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [210]  (6.437 ns)

 <State 103>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_25_s', matrix.cpp:45) [213]  (7.016 ns)

 <State 104>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_25_s', matrix.cpp:45) [213]  (7.016 ns)

 <State 105>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_25_s', matrix.cpp:45) [213]  (7.016 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [214]  (6.437 ns)

 <State 107>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_26_s', matrix.cpp:45) [217]  (7.016 ns)

 <State 108>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_26_s', matrix.cpp:45) [217]  (7.016 ns)

 <State 109>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_26_s', matrix.cpp:45) [217]  (7.016 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [218]  (6.437 ns)

 <State 111>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_27_s', matrix.cpp:45) [221]  (7.016 ns)

 <State 112>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_27_s', matrix.cpp:45) [221]  (7.016 ns)

 <State 113>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_27_s', matrix.cpp:45) [221]  (7.016 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [222]  (6.437 ns)

 <State 115>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_28_s', matrix.cpp:45) [225]  (7.016 ns)

 <State 116>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_28_s', matrix.cpp:45) [225]  (7.016 ns)

 <State 117>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_28_s', matrix.cpp:45) [225]  (7.016 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [226]  (6.437 ns)

 <State 119>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_29_s', matrix.cpp:45) [229]  (7.016 ns)

 <State 120>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_29_s', matrix.cpp:45) [229]  (7.016 ns)

 <State 121>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_29_s', matrix.cpp:45) [229]  (7.016 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [230]  (6.437 ns)

 <State 123>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_30_s', matrix.cpp:45) [233]  (7.016 ns)

 <State 124>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_30_s', matrix.cpp:45) [233]  (7.016 ns)

 <State 125>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_30_s', matrix.cpp:45) [233]  (7.016 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [234]  (6.437 ns)

 <State 127>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_31_s', matrix.cpp:45) [237]  (7.016 ns)

 <State 128>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_31_s', matrix.cpp:45) [237]  (7.016 ns)

 <State 129>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_31_s', matrix.cpp:45) [237]  (7.016 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [238]  (6.437 ns)

 <State 131>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [238]  (6.437 ns)

 <State 132>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [238]  (6.437 ns)

 <State 133>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('res', matrix.cpp:45) [238]  (6.437 ns)

 <State 134>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('output_C_22_addr', matrix.cpp:47) [239]  (0.000 ns)
	'store' operation 0 bit ('store_ln47', matrix.cpp:47) of variable 'res', matrix.cpp:45 on array 'output_C_22' [240]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
