From 0b2d3b28c5f47e6cebb91c0e56ba19073a1d1fee Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Wed, 9 Mar 2022 11:31:00 +0200
Subject: [PATCH 009/103] arch: arm/cpu: Rename CONFIG_SYS_FSL_DRAM_* to
 PHYS_SDRAM_*

Issue: ALB-8576
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/cpu/armv8/s32/cpu.c      | 19 +++++++++----------
 board/freescale/s32-gen1/common.c |  2 +-
 drivers/pci/pcie_s32gen1.h        |  6 +++---
 include/configs/s32-gen1.h        | 10 +++++-----
 include/configs/s32.h             |  8 ++++----
 5 files changed, 22 insertions(+), 23 deletions(-)

diff --git a/arch/arm/cpu/armv8/s32/cpu.c b/arch/arm/cpu/armv8/s32/cpu.c
index c1d2abe17a..f12152219c 100644
--- a/arch/arm/cpu/armv8/s32/cpu.c
+++ b/arch/arm/cpu/armv8/s32/cpu.c
@@ -38,15 +38,15 @@ DECLARE_GLOBAL_DATA_PTR;
 
 static struct mm_region s32_mem_map[] = {
 	{
-	  CONFIG_SYS_FSL_DRAM_BASE1, CONFIG_SYS_FSL_DRAM_BASE1,
-	  CONFIG_SYS_FSL_DRAM_SIZE1,
+	  PHYS_SDRAM_1, PHYS_SDRAM_1,
+	  PHYS_SDRAM_1_SIZE,
 	  PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
 	},
-#ifdef CONFIG_SYS_FSL_DRAM_BASE2
+#ifdef PHYS_SDRAM_2
 	{
-	  CONFIG_SYS_FSL_DRAM_BASE2, CONFIG_SYS_FSL_DRAM_BASE2,
-	  CONFIG_SYS_FSL_DRAM_SIZE2,
-	  PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE
+	  PHYS_SDRAM_2, PHYS_SDRAM_2,
+	  PHYS_SDRAM_2_SIZE,
+	  PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE | PTE_BLOCK_NS
 	},
 #endif
 	{
@@ -55,8 +55,7 @@ static struct mm_region s32_mem_map[] = {
 	  PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_OUTER_SHARE
 	},
 	{
-	  CONFIG_SYS_FSL_PERIPH_BASE, CONFIG_SYS_FSL_PERIPH_BASE,
-	  CONFIG_SYS_FSL_PERIPH_SIZE,
+	  PERIPH_BASE, PERIPH_BASE, PERIPH_SIZE,
 	  PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) | PTE_BLOCK_NON_SHARE |
 	  PTE_BLOCK_PXN | PTE_BLOCK_UXN
 	},
@@ -174,7 +173,7 @@ phys_size_t __weak get_effective_memsize(void)
 	 * Restrict U-Boot area to the first bank of the DDR memory.
 	 * Note: gd->bd isn't initialized yet
 	 */
-	size = CONFIG_SYS_FSL_DRAM_SIZE1;
+	size = PHYS_SDRAM_1_SIZE;
 
 	/* Get first DDR bank size from DT 'memory' node */
 	while ((nodeoff = fdt_node_offset_by_prop_value(gd->fdt_blob, nodeoff,
@@ -185,7 +184,7 @@ phys_size_t __weak get_effective_memsize(void)
 			pr_err("Unable to get 'reg' values of memory node\n");
 			return ret;
 		}
-		if (res.start == CONFIG_SYS_FSL_DRAM_BASE1) {
+		if (res.start == PHYS_SDRAM_1) {
 			size = res.end - res.start + 1;
 			break;
 		}
diff --git a/board/freescale/s32-gen1/common.c b/board/freescale/s32-gen1/common.c
index 41e51b661a..fc056859d1 100644
--- a/board/freescale/s32-gen1/common.c
+++ b/board/freescale/s32-gen1/common.c
@@ -25,7 +25,7 @@ int board_phy_config(struct phy_device *phydev)
 int board_init(void)
 {
 	/* address of boot parameters */
-	gd->bd->bi_boot_params = CONFIG_SYS_FSL_DRAM_SIZE1 + 0x100;
+	gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
 
 	return 0;
 }
diff --git a/drivers/pci/pcie_s32gen1.h b/drivers/pci/pcie_s32gen1.h
index e7bf00b86a..0df2aee250 100644
--- a/drivers/pci/pcie_s32gen1.h
+++ b/drivers/pci/pcie_s32gen1.h
@@ -1,6 +1,6 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
- * Copyright 2019-2021 NXP
+ * Copyright 2019-2022 NXP
  * S32Gen1 PCIe driver
  */
 
@@ -31,8 +31,8 @@
 
 /* Used for setting iATU windows for EP mode */
 #ifndef CONFIG_SYS_PCI_EP_MEMORY_BASE
-#define CONFIG_SYS_PCI_EP_MEMORY_BASE (CONFIG_SYS_FSL_DRAM_BASE1 + \
-				       (CONFIG_SYS_FSL_DRAM_SIZE1 / 2))
+#define CONFIG_SYS_PCI_EP_MEMORY_BASE (PHYS_SDRAM_1 + \
+				       (PHYS_SDRAM_1_SIZE / 2))
 #endif
 
 #define PCIE_BIT_VALUE(reg_val, bit_name) \
diff --git a/include/configs/s32-gen1.h b/include/configs/s32-gen1.h
index cabdf09404..33db827e53 100644
--- a/include/configs/s32-gen1.h
+++ b/include/configs/s32-gen1.h
@@ -14,13 +14,13 @@
 
 #include <linux/sizes.h>
 
-#define CONFIG_SYS_FSL_DRAM_BASE1       0x80000000
+#define PHYS_SDRAM_1       0x80000000
 #ifdef CONFIG_TARGET_TYPE_S32GEN1_EMULATOR
-#define CONFIG_SYS_FSL_DRAM_SIZE1       0x40000000
+#define PHYS_SDRAM_1_SIZE       0x40000000
 #else
-#define CONFIG_SYS_FSL_DRAM_SIZE1       0x80000000
-#define CONFIG_SYS_FSL_DRAM_BASE2       0x880000000
-#define CONFIG_SYS_FSL_DRAM_SIZE2       0x80000000
+#define PHYS_SDRAM_1_SIZE       0x80000000
+#define PHYS_SDRAM_2       0x880000000
+#define PHYS_SDRAM_2_SIZE       0x80000000
 #endif
 
 #ifdef CONFIG_CMD_IRQ
diff --git a/include/configs/s32.h b/include/configs/s32.h
index 13b06d6efb..65ccae1260 100644
--- a/include/configs/s32.h
+++ b/include/configs/s32.h
@@ -362,16 +362,16 @@
 #define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
 
 /* Limit mtest to first DDR bank if no arguments are given */
-#define CONFIG_SYS_MEMTEST_START	(CONFIG_SYS_FSL_DRAM_BASE1)
-#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_FSL_DRAM_BASE1 + \
-					 CONFIG_SYS_FSL_DRAM_SIZE1)
+#define CONFIG_SYS_MEMTEST_START	(PHYS_SDRAM_1)
+#define CONFIG_SYS_MEMTEST_END		(PHYS_SDRAM_1 + \
+					 PHYS_SDRAM_1_SIZE)
 
 /*Kernel image load address */
 #define CONFIG_LOADADDR			0x80000000
 #define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
 #define CONFIG_SYS_HZ			1000
 
-#define CONFIG_SYS_SDRAM_BASE		CONFIG_SYS_FSL_DRAM_BASE1
+#define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM_1
 
 #define CONFIG_SYS_INIT_RAM_ADDR	CONFIG_SYS_DATA_BASE
 #define CONFIG_SYS_INIT_RAM_SIZE	CONFIG_SYS_MEM_SIZE
-- 
2.25.1

