
*** Running vivado
    with args -log FEB_fabric.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FEB_fabric.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FEB_fabric.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.887 ; gain = 196.688
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/v23.1/feb_fabric'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'fnal.gov:user:FEB_fabric:1.0'. The one found in IP location 'c:/v23.1/feb_fabric' will take precedence over the same IP in location c:/v23.1/feb_fabric/FEB_ARTY.srcs
Command: read_checkpoint -auto_incremental -incremental C:/v23.1/FEB_fabric/FEB_fabric.srcs/utils_1/imports/synth_1/FEB_fabric.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/v23.1/FEB_fabric/FEB_fabric.srcs/utils_1/imports/synth_1/FEB_fabric.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FEB_fabric -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25716
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2420.246 ; gain = 412.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FEB_fabric' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:95]
INFO: [Synth 8-3491] module 'GPIO_emu' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/GPIO_emu.vhd:10' bound to instance 'GPIO_sim' of component 'GPIO_emu' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:216]
INFO: [Synth 8-638] synthesizing module 'GPIO_emu' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/GPIO_emu.vhd:18]
WARNING: [Synth 8-614] signal 'CpldRst' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/GPIO_emu.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'GPIO_emu' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/GPIO_emu.vhd:18]
INFO: [Synth 8-3491] module 'AFE_Interface_Sim' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:10' bound to instance 'AFE_Interface' of component 'AFE_Interface_Sim' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:259]
INFO: [Synth 8-638] synthesizing module 'AFE_Interface_Sim' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:36]
INFO: [Synth 8-3491] module 'AFEemu' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/AFEemu_stub.vhdl:6' bound to instance 'AFE' of component 'AFEemu' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:129]
INFO: [Synth 8-638] synthesizing module 'AFEemu' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/AFEemu_stub.vhdl:19]
WARNING: [Synth 8-614] signal 'uCD' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:196]
WARNING: [Synth 8-614] signal 'AFEemudout' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:196]
INFO: [Synth 8-3491] module 'AFEemu_ila' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/AFEemu_ila_stub.vhdl:6' bound to instance 'AFEemu_ila_inst' of component 'AFEemu_ila' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:266]
INFO: [Synth 8-638] synthesizing module 'AFEemu_ila' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/AFEemu_ila_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'AFE_Interface_Sim' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:36]
INFO: [Synth 8-3491] module 'AFE_DataPath' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:36' bound to instance 'AFE_DataPath_inst' of component 'AFE_DataPath' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:283]
INFO: [Synth 8-638] synthesizing module 'AFE_DataPath' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:74]
INFO: [Synth 8-3491] module 'AFE_Pipeline' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:10' bound to instance 'AFE_Pipeline_inst' of component 'AFE_Pipeline' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:163]
INFO: [Synth 8-638] synthesizing module 'AFE_Pipeline' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:26]
INFO: [Synth 8-3491] module 'AFE_DP_Pipeline' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/AFE_DP_Pipeline/synth/AFE_DP_Pipeline.vhd:59' bound to instance 'Pipeline' of component 'AFE_DP_Pipeline' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:45]
INFO: [Synth 8-638] synthesizing module 'AFE_DP_Pipeline' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/AFE_DP_Pipeline/synth/AFE_DP_Pipeline.vhd:71]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: AFE_DP_Pipeline.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 112 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 112 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 112 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 112 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     13.369 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/AFE_DP_Pipeline/synth/AFE_DP_Pipeline.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'AFE_DP_Pipeline' (0#1) [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/AFE_DP_Pipeline/synth/AFE_DP_Pipeline.vhd:71]
INFO: [Synth 8-3491] module 'AFE_DP_Pipeline' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/AFE_DP_Pipeline/synth/AFE_DP_Pipeline.vhd:59' bound to instance 'Pipeline' of component 'AFE_DP_Pipeline' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'AFE_Pipeline' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:26]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-638] synthesizing module 'DPRAM_1Kx16' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:71]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: DPRAM_1Kx16.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.87285 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'DPRAM_1Kx16' (0#1) [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:71]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'DPRAM_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/synth/DPRAM_1Kx16.vhd:59' bound to instance 'AFEBuff' of component 'DPRAM_1Kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-3491] module 'AFE_DataPath_ila0' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/AFE_DataPath_ila0_stub.vhdl:6' bound to instance 'AFE_DataPath_ila_inst0' of component 'AFE_DataPath_ila0' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:539]
INFO: [Synth 8-638] synthesizing module 'AFE_DataPath_ila0' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/AFE_DataPath_ila0_stub.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'AFE_DataPath' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:74]
INFO: [Synth 8-3491] module 'Phase_Detector' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Phase_Detector.vhd:30' bound to instance 'Phase_Detector_inst' of component 'Phase_Detector' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:317]
INFO: [Synth 8-638] synthesizing module 'Phase_Detector' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Phase_Detector.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Phase_Detector' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Phase_Detector.vhd:46]
INFO: [Synth 8-3491] module 'Trigger' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Trigger.vhd:10' bound to instance 'Trigger_logic' of component 'Trigger' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:329]
INFO: [Synth 8-638] synthesizing module 'Trigger' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Trigger.vhd:42]
	Parameter Pwidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'FM_Rx' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FM_Deserializer.vhd:17' bound to instance 'FMRx1' of component 'FM_Rx' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Trigger.vhd:111]
INFO: [Synth 8-638] synthesizing module 'FM_Rx' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FM_Deserializer.vhd:29]
	Parameter Pwidth bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FM_Rx' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FM_Deserializer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Trigger' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Trigger.vhd:42]
INFO: [Synth 8-3491] module 'EventBuilder' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:26' bound to instance 'EventBuilder_logic' of component 'EventBuilder' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:385]
INFO: [Synth 8-638] synthesizing module 'EventBuilder' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:48]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:755]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:755]
INFO: [Synth 8-3491] module 'SCFIFO_32x256' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_32x256/synth/SCFIFO_32x256.vhd:59' bound to instance 'uBunchBuffer' of component 'SCFIFO_32x256' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:94]
INFO: [Synth 8-638] synthesizing module 'SCFIFO_32x256' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_32x256/synth/SCFIFO_32x256.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_8' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_8' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_32x256/synth/SCFIFO_32x256.vhd:542]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-256] done synthesizing module 'SCFIFO_32x256' (0#1) [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_32x256/synth/SCFIFO_32x256.vhd:74]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:764]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:764]
INFO: [Synth 8-3491] module 'SCFIFO_1Kx16' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/synth/SCFIFO_1Kx16.vhd:59' bound to instance 'EventBuff' of component 'SCFIFO_1kx16' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:107]
INFO: [Synth 8-638] synthesizing module 'SCFIFO_1Kx16' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/synth/SCFIFO_1Kx16.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_8' declared at 'c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_8' [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/synth/SCFIFO_1Kx16.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'SCFIFO_1Kx16' (0#1) [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/synth/SCFIFO_1Kx16.vhd:75]
WARNING: [Synth 8-614] signal 'MaskReg' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:132]
WARNING: [Synth 8-614] signal 'AFE_Num' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:132]
WARNING: [Synth 8-614] signal 'Chan_Num' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:132]
WARNING: [Synth 8-614] signal 'synctime' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:132]
WARNING: [Synth 8-614] signal 'EvOvf' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:132]
WARNING: [Synth 8-614] signal 'EvBuffWdWritten' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:132]
WARNING: [Synth 8-614] signal 'EventWdCnt' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'EventBuilder' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:48]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DDR3L_ADDR bound to: 14 - type: integer 
	Parameter APP_ADDR bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'DDR_Interface' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:26' bound to instance 'DDR_Interface_inst' of component 'DDR_Interface' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:430]
INFO: [Synth 8-638] synthesizing module 'DDR_Interface' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:80]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DDR3L_ADDR bound to: 14 - type: integer 
	Parameter APP_ADDR bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_128x128' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/FIFO_128x128_stub.vhdl:6' bound to instance 'OneDDRPage' of component 'FIFO_128x128' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:202]
INFO: [Synth 8-638] synthesizing module 'FIFO_128x128' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/FIFO_128x128_stub.vhdl:25]
INFO: [Synth 8-3491] module 'DDR3LController' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/DDR3LController_stub.vhdl:6' bound to instance 'DDR_Controller' of component 'DDR3LController' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:239]
INFO: [Synth 8-638] synthesizing module 'DDR3LController' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/DDR3LController_stub.vhdl:52]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:307]
WARNING: [Synth 8-614] signal 'EvBuffEmpty' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:305]
WARNING: [Synth 8-614] signal 'EvBuffWdsUsed' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:305]
WARNING: [Synth 8-614] signal 'EventWdCnt' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:305]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:395]
WARNING: [Synth 8-614] signal 'latched_transferDDR' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:562]
WARNING: [Synth 8-614] signal 'DDR3_rdy' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:562]
WARNING: [Synth 8-614] signal 'RdPageWdCnt' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:562]
INFO: [Synth 8-3491] module 'DDR_ila_0' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/DDR_ila_0_stub.vhdl:6' bound to instance 'ila' of component 'DDR_ila_0' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:695]
INFO: [Synth 8-638] synthesizing module 'DDR_ila_0' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/DDR_ila_0_stub.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'DDR_Interface' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:80]
INFO: [Synth 8-3491] module 'One_Wire' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/One_Wire.vhd:7' bound to instance 'OneWire' of component 'One_Wire' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:489]
INFO: [Synth 8-638] synthesizing module 'One_Wire' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/One_Wire.vhd:25]
WARNING: [Synth 8-614] signal 'OneWrRdROM' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/One_Wire.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'One_Wire' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/One_Wire.vhd:25]
INFO: [Synth 8-3491] module 'LVDS_TX' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/LVDS_TX.vhd:12' bound to instance 'uC_to_LVDSTX' of component 'LVDS_TX' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:506]
INFO: [Synth 8-638] synthesizing module 'LVDS_TX' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/LVDS_TX.vhd:26]
	Parameter Pwidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'FM_Tx' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FM_Serializer.vhd:18' bound to instance 'FMTx' of component 'FM_Tx' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/LVDS_TX.vhd:36]
INFO: [Synth 8-638] synthesizing module 'FM_Tx' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FM_Serializer.vhd:29]
	Parameter Pwidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FM_Tx' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FM_Serializer.vhd:29]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:792]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:792]
INFO: [Synth 8-3491] module 'LVDSTxBuff' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/LVDSTxBuff_stub.vhdl:6' bound to instance 'FMTx_Buff' of component 'LVDSTxBuff' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/LVDS_TX.vhd:51]
INFO: [Synth 8-638] synthesizing module 'LVDSTxBuff' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/LVDSTxBuff_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'LVDS_TX' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/LVDS_TX.vhd:26]
INFO: [Synth 8-3491] module 'Histogram' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:26' bound to instance 'Hist' of component 'Histogram' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:561]
INFO: [Synth 8-638] synthesizing module 'Histogram' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:48]
WARNING: [Synth 8-5640] Port 'rsta_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:850]
WARNING: [Synth 8-5640] Port 'rstb_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:850]
INFO: [Synth 8-3491] module 'Hist_Ram' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/Hist_Ram_stub.vhdl:6' bound to instance 'Hist' of component 'Hist_Ram' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Hist_Ram' [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/Hist_Ram_stub.vhdl:26]
WARNING: [Synth 8-5640] Port 'rsta_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:850]
WARNING: [Synth 8-5640] Port 'rstb_busy' is missing in component declaration [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Proj_Def.vhd:850]
INFO: [Synth 8-3491] module 'Hist_Ram' declared at 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/.Xil/Vivado-30732-CD-135239/realtime/Hist_Ram_stub.vhdl:6' bound to instance 'Hist' of component 'Hist_Ram' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:88]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:261]
INFO: [Synth 8-226] default block is never used [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'Histogram' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FEB_fabric' (0#1) [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:95]
WARNING: [Synth 8-3848] Net iuCD in module/entity AFE_Interface_Sim does not have driver. [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[6].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Gen_Two_AFEs[0].Gen_Eight_Chans[1].AFEBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:319]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AFE_DataPath_inst'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:283]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AFE_Pipeline_inst'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[0].Gen_Eight_Chans[1].In_Seq_Stat_reg[0][1] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[0].Gen_Eight_Chans[2].In_Seq_Stat_reg[0][2] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[0].Gen_Eight_Chans[3].In_Seq_Stat_reg[0][3] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[0].Gen_Eight_Chans[4].In_Seq_Stat_reg[0][4] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[0].Gen_Eight_Chans[5].In_Seq_Stat_reg[0][5] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[0].Gen_Eight_Chans[6].In_Seq_Stat_reg[0][6] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[0].Gen_Eight_Chans[7].In_Seq_Stat_reg[0][7] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[0].In_Seq_Stat_reg[1][0] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[1].In_Seq_Stat_reg[1][1] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[2].In_Seq_Stat_reg[1][2] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[3].In_Seq_Stat_reg[1][3] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[4].In_Seq_Stat_reg[1][4] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[5].In_Seq_Stat_reg[1][5] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[6].In_Seq_Stat_reg[1][6] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element Gen_Two_AFEs[1].Gen_Eight_Chans[7].In_Seq_Stat_reg[1][7] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_DataPath.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element RxBtCnt_sig_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FM_Deserializer.vhd:58]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Trigger_logic'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:329]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EventBuff'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'EventBuilder_logic'. This will prevent further optimization [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:385]
WARNING: [Synth 8-6014] Unused sequential element Read_Seq_Stat_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:196]
WARNING: [Synth 8-6014] Unused sequential element NoHIts_reg[0] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element NoHIts_reg[1] was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element BuffRdCount_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/EventBuilder.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element DDRPageSeqStat_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:397]
WARNING: [Synth 8-6014] Unused sequential element DDR_wrt_addr_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:403]
WARNING: [Synth 8-6014] Unused sequential element clk_ref_p_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:601]
WARNING: [Synth 8-6014] Unused sequential element clk_ref_n_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/DDR_Interface .vhd:602]
WARNING: [Synth 8-6014] Unused sequential element ResponseBit_reg was removed.  [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/One_Wire.vhd:73]
WARNING: [Synth 8-3848] Net iuCD in module/entity One_Wire does not have driver. [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/One_Wire.vhd:17]
WARNING: [Synth 8-3848] Net TrgSrc in module/entity FEB_fabric does not have driver. [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:133]
WARNING: [Synth 8-3848] Net FMTxBuff_wreq in module/entity FEB_fabric does not have driver. [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/FEB_top_ARTY.vhd:158]
WARNING: [Synth 8-7129] Port iuCD[15] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[14] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[13] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[12] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[11] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[10] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[9] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[8] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[7] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[6] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[5] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[4] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[3] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[2] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[1] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port iuCD[0] in module One_Wire is either unconnected or has no load
WARNING: [Synth 8-7129] Port ResetHi in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port Clk_80MHz in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port CpldCS in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCRd in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCWr in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[11] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[10] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[9] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[8] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[7] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[6] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[5] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[4] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[3] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[2] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[1] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[0] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[8] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[7] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[6] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[5] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[4] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[3] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[2] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[1] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[0] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port GA[1] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port GA[0] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[11] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[10] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[9] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[8] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[7] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[6] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[5] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[4] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[3] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[2] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[1] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[0] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDL[1] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDL[0] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDL[1] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDL[0] in module DDR_Interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[10] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[9] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[8] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[7] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[10] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[9] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[8] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[7] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_ss is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3053.789 ; gain = 1045.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3053.789 ; gain = 1045.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3053.789 ; gain = 1045.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.368 . Memory (MB): peak = 3053.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc] for cell 'DDR_Interface_inst/DDR_Controller'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc] for cell 'DDR_Interface_inst/DDR_Controller'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/AFE_DataPath_ila0/AFE_DataPath_ila0/AFE_DataPath_ila0_in_context.xdc] for cell 'AFE_DataPath_inst/generateILA0.AFE_DataPath_ila_inst0'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/AFE_DataPath_ila0/AFE_DataPath_ila0/AFE_DataPath_ila0_in_context.xdc] for cell 'AFE_DataPath_inst/generateILA0.AFE_DataPath_ila_inst0'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/AFEemu/AFEemu/AFEemu_in_context.xdc] for cell 'AFE_Interface/AFE'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/AFEemu/AFEemu/AFEemu_in_context.xdc] for cell 'AFE_Interface/AFE'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/AFEemu_ila/AFEemu_ila/AFEemu_ila_in_context.xdc] for cell 'AFE_Interface/generateILA.AFEemu_ila_inst'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/AFEemu_ila/AFEemu_ila/AFEemu_ila_in_context.xdc] for cell 'AFE_Interface/generateILA.AFEemu_ila_inst'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/Hist_Ram/Hist_Ram/Hist_Ram_in_context.xdc] for cell 'Hist/GenOnePerAFE[0].Hist'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/Hist_Ram/Hist_Ram/Hist_Ram_in_context.xdc] for cell 'Hist/GenOnePerAFE[0].Hist'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/Hist_Ram/Hist_Ram/Hist_Ram_in_context.xdc] for cell 'Hist/GenOnePerAFE[1].Hist'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/Hist_Ram/Hist_Ram/Hist_Ram_in_context.xdc] for cell 'Hist/GenOnePerAFE[1].Hist'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff/LVDSTxBuff_in_context.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff/LVDSTxBuff_in_context.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/DDR_ila_0/DDR_ila_0/DDR_ila_0_in_context.xdc] for cell 'DDR_Interface_inst/generateILA0.ila'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/DDR_ila_0/DDR_ila_0/DDR_ila_0_in_context.xdc] for cell 'DDR_Interface_inst/generateILA0.ila'
Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/FIFO_128x128/FIFO_128x128/FIFO_128x128_in_context.xdc] for cell 'DDR_Interface_inst/OneDDRPage'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/FEB_fabric.gen/sources_1/ip/FIFO_128x128/FIFO_128x128/FIFO_128x128_in_context.xdc] for cell 'DDR_Interface_inst/OneDDRPage'
Parsing XDC File [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'EventBuilder_logic/EventBuff/U0'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'EventBuilder_logic/EventBuff/U0'
Parsing XDC File [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_32x256/SCFIFO_32x256.xdc] for cell 'EventBuilder_logic/uBunchBuffer/U0'
Finished Parsing XDC File [c:/v23.1/FEB_fabric/feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_32x256/SCFIFO_32x256.xdc] for cell 'EventBuilder_logic/uBunchBuffer/U0'
Parsing XDC File [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/pinout.xdc]
WARNING: [Vivado 12-507] No nets matched 'CpldRst_IBUF'. [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/pinout.xdc:71]
Finished Parsing XDC File [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/pinout.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/pinout.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FEB_fabric_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FEB_fabric_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FEB_fabric_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/timing.xdc:3]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/timing.xdc:3]
Finished Parsing XDC File [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FEB_fabric_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/v23.1/FEB_fabric/FEB_fabric.srcs/constrs_1/new/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FEB_fabric_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FEB_fabric_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FEB_fabric_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FEB_fabric_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3083.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 3083.125 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AFE_DataPath_inst/generateILA0.AFE_DataPath_ila_inst0' at clock pin 'clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'AFE_Interface/AFE' at clock pin 'clkb' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AFE_Interface/generateILA.AFEemu_ila_inst' at clock pin 'clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'DDR_Interface_inst/OneDDRPage' at clock pin 'wr_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'DDR_Interface_inst/generateILA0.ila' at clock pin 'clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Hist/GenOnePerAFE[0].Hist' at clock pin 'clkb' is different from the actual clock period '3.077', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Hist/GenOnePerAFE[1].Hist' at clock pin 'clkb' is different from the actual clock period '3.077', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'uC_to_LVDSTX/FMTx_Buff' at clock pin 'clk' is different from the actual clock period '3.077', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[10]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[10]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[11]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[11]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[12]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[12]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[13]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[13]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[2]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[2]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[3]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[3]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[4]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[4]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[5]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[5]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[6]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[6]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[7]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[7]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[8]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[8]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[9]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[9]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for BA[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BA[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for BA[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BA[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for BA[2]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BA[2]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for CAS. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAS. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CLKN[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CLKN[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CLKP[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CLKP[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CKE[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CKE[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for CS[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CS[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DM[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DM[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DM[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DM[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[10]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[10]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[11]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[11]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[12]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[12]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[13]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[13]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[14]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[14]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[15]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[15]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[1]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[2]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[2]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[3]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[3]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[4]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[4]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[5]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[5]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[6]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[6]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[7]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[7]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[8]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[8]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[9]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[9]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for UDQS_P. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for UDQS_P. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for UDQS_N. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for UDQS_N. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for LDQS_P. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for LDQS_P. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for LDQS_N. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for LDQS_N. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ODT[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ODT[0]. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for RAS. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RAS. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_RESET_N. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_RESET_N. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_WE. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_WE. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for Clk_100MHz. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_100MHz. (constraint file  c:/v23.1/FEB_fabric/ARTY.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 100).
Applied set_property KEEP_HIERARCHY = SOFT for EventBuilder_logic/EventBuff/U0. (constraint file  C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for EventBuilder_logic/uBunchBuffer/U0. (constraint file  C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/dont_touch.xdc, line 24).
Applied set_property KEEP_HIERARCHY = SOFT for EventBuilder_logic/EventBuff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EventBuilder_logic/uBunchBuffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[1].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[6].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[1].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[4].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[6].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\Gen_Two_AFEs[1].Gen_Eight_Chans[7].AFEBuff . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/AFE_Pipeline_inst/\Gen_Two_AFEs[0].Pipeline . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/AFE_Pipeline_inst/\Gen_Two_AFEs[1].Pipeline . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR_Interface_inst/DDR_Controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_DataPath_inst/\generateILA0.AFE_DataPath_ila_inst0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_Interface/AFE. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AFE_Interface/\generateILA.AFEemu_ila_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hist/\GenOnePerAFE[0].Hist . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Hist/\GenOnePerAFE[1].Hist . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uC_to_LVDSTX/FMTx_Buff. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR_Interface_inst/\generateILA0.ila . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR_Interface_inst/OneDDRPage. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for EventBuilder_logic/EventBuff/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'prev_state_reg' in module 'AFE_Interface_Sim'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[0].Input_Seqs_reg[0][0]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[1].Input_Seqs_reg[0][1]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[2].Input_Seqs_reg[0][2]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[3].Input_Seqs_reg[0][3]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[4].Input_Seqs_reg[0][4]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[5].Input_Seqs_reg[0][5]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[6].Input_Seqs_reg[0][6]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[7].Input_Seqs_reg[0][7]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[0].Input_Seqs_reg[1][0]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[1].Input_Seqs_reg[1][1]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[2].Input_Seqs_reg[1][2]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[3].Input_Seqs_reg[1][3]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[4].Input_Seqs_reg[1][4]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[5].Input_Seqs_reg[1][5]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[6].Input_Seqs_reg[1][6]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[7].Input_Seqs_reg[1][7]' in module 'AFE_DataPath'
INFO: [Synth 8-802] inferred FSM for state register 'Rx_State_reg' in module 'FM_Rx'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'prev_state_reg' in module 'EventBuilder'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DDR_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'prev_state_reg' in module 'DDR_Interface'
INFO: [Synth 8-802] inferred FSM for state register 'OneWireSeq_reg' in module 'One_Wire'
INFO: [Synth 8-802] inferred FSM for state register 'TxBitWdth_reg' in module 'FM_Tx'
INFO: [Synth 8-802] inferred FSM for state register 'Tx_State_reg' in module 'FM_Tx'
INFO: [Synth 8-6159] Found Keep on FSM register 'next_state_reg' in module 'AFE_Interface_Sim', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                readback |                               11 |                               11
                    stop |                               10 |                               10
                   start |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'prev_state_reg' in module 'AFE_Interface_Sim', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                readback |                               11 |                               11
                    stop |                               10 |                               10
                   start |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[0].Input_Seqs_reg[0][0]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[1].Input_Seqs_reg[0][1]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[2].Input_Seqs_reg[0][2]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[3].Input_Seqs_reg[0][3]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[4].Input_Seqs_reg[0][4]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[5].Input_Seqs_reg[0][5]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[6].Input_Seqs_reg[0][6]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[0].Gen_Eight_Chans[7].Input_Seqs_reg[0][7]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[0].Input_Seqs_reg[1][0]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[1].Input_Seqs_reg[1][1]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[2].Input_Seqs_reg[1][2]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[3].Input_Seqs_reg[1][3]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[4].Input_Seqs_reg[1][4]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[5].Input_Seqs_reg[1][5]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[6].Input_Seqs_reg[1][6]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
               increment |                              110 |                              001
               wrtchanno |                              100 |                              010
            wrttimestamp |                              101 |                              011
                 wrthits |                              011 |                              100
             wrthitwdcnt |                              010 |                              101
              ldnxtwrtad |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Gen_Two_AFEs[1].Gen_Eight_Chans[7].Input_Seqs_reg[1][7]' using encoding 'sequential' in module 'AFE_DataPath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Rx_State_reg' using encoding 'sequential' in module 'FM_Rx'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'Event_Builder_reg' in module 'EventBuilder', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   reset |                             0000 |                             0000
                    idle |                             0001 |                             0001
                syncwait |                             0010 |                             0010
            hitcountread |                             0011 |                             0011
               incr_chan |                             1011 |                             1011
              wdcountwrt |                             0100 |                             0100
             wrtubunchhi |                             0101 |                             0101
             wrtubunchlo |                             0110 |                             0110
              check_mask |                             0111 |                             0111
          bufferoutdelay |                             1000 |                             1000
                 wrtdata |                             1010 |                             1010
           incr_chan_wrt |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'prev_state_reg' in module 'EventBuilder', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   reset |                             0000 |                             0000
                    idle |                             0001 |                             0001
                syncwait |                             0010 |                             0010
            hitcountread |                             0011 |                             0011
               incr_chan |                             1011 |                             1011
              wdcountwrt |                             0100 |                             0100
             wrtubunchhi |                             0101 |                             0101
             wrtubunchlo |                             0110 |                             0110
              check_mask |                             0111 |                             0111
          bufferoutdelay |                             1000 |                             1000
                 wrtdata |                             1010 |                             1010
           incr_chan_wrt |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0000 |                             0000
                    idle |                             0001 |                             0001
             rdeventbuff |                             0010 |                             0010
               rdwdcount |                             0011 |                             0011
              rdubunchhi |                             0100 |                             0100
              rdubunchlo |                             0101 |                             0101
               waitevent |                             0110 |                             0110
                 rdevent |                             0111 |                             0111
                rdevent4 |                             1000 |                             1011
                rdevent5 |                             1001 |                             1100
                rdevent6 |                             1010 |                             1101
                rdevent7 |                             1011 |                             1110
                rdevent8 |                             1100 |                             1111
                rdevent1 |                             1101 |                             1000
                rdevent2 |                             1110 |                             1001
                rdevent3 |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DDR_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
                    idle |                            00010 |                              001
               waitready |                            00100 |                              010
             preparedata |                            01000 |                              011
                 wrtdata |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prev_state_reg' using encoding 'one-hot' in module 'DDR_Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 |                             0000
               sendreset |                         10000000 |                             0001
                resetgap |                         01000000 |                             0010
            waitpresence |                         00100000 |                             0011
               sendwrite |                         00010000 |                             0100
                writegap |                         00001000 |                             0101
                sendread |                         00000100 |                             0110
                 readgap |                         00000010 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'OneWireSeq_reg' using encoding 'one-hot' in module 'One_Wire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxBitWdth_reg' using encoding 'sequential' in module 'FM_Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  txidle |                            00010 |                              000
                 txstrta |                            10000 |                              001
                 txstrtb |                            01000 |                              010
                  shfttx |                            00100 |                              011
                paritytx |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Tx_State_reg' using encoding 'one-hot' in module 'FM_Tx'
WARNING: [Synth 8-327] inferring latch for variable 'Hist_Datb_reg[1]' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'Counter1ms_reg' [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/Histogram.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   3 Input   14 Bit       Adders := 16    
	   2 Input   14 Bit       Adders := 32    
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 40    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 21    
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 88    
+---Registers : 
	              128 Bit    Registers := 3     
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 46    
	               14 Bit    Registers := 55    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 109   
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 13    
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	  16 Input  128 Bit        Muxes := 1     
	  15 Input  128 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	  15 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 2     
	   8 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 26    
	   7 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 15    
	  13 Input   16 Bit        Muxes := 2     
	  12 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 4     
	  15 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 54    
	   4 Input   10 Bit        Muxes := 5     
	   5 Input   10 Bit        Muxes := 16    
	   3 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 33    
	  13 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 17    
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 42    
	  13 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 90    
	  13 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 18    
	   8 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 72    
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 169   
	   4 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 48    
	   5 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 48    
	   6 Input    1 Bit        Muxes := 15    
	  13 Input    1 Bit        Muxes := 5     
	  12 Input    1 Bit        Muxes := 33    
	  16 Input    1 Bit        Muxes := 6     
	  15 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[1].Gen_Eight_Chans[0].PipelineWrtEn_reg[1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtEn_reg[1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:48]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[1].Gen_Eight_Chans[1].PipelineWrtEn_reg[1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtEn_reg[1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[1].Gen_Eight_Chans[2].PipelineWrtEn_reg[1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtEn_reg[1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[1].Gen_Eight_Chans[3].PipelineWrtEn_reg[1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtEn_reg[1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[1].Gen_Eight_Chans[4].PipelineWrtEn_reg[1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtEn_reg[1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[1].Gen_Eight_Chans[5].PipelineWrtEn_reg[1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtEn_reg[1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[1].Gen_Eight_Chans[6].PipelineWrtEn_reg[1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtEn_reg[1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtEn_reg[0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtEn_reg[0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:48]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtEn_reg[0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtEn_reg[0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtEn_reg[0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtEn_reg[0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtEn_reg[0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtEn_reg[0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtEn_reg[0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtEn_reg[0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtEn_reg[0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtEn_reg[0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtEn_reg[0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtEn_reg[0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:77]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][2] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][2] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][2] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][2] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][2] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][2] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][2] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][2] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][2] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][2] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][2] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][2] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][2] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][2] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][1] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][1] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineWrtAdd_reg[0][0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:49]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineWrtAdd_reg[0][0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineWrtAdd_reg[0][0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineWrtAdd_reg[0][0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineWrtAdd_reg[0][0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineWrtAdd_reg[0][0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineWrtAdd_reg[0][0] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][0] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:78]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineRdAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:61]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineRdAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineRdAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineRdAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineRdAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineRdAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineRdAdd_reg[0][7] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][7] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineRdAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:61]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineRdAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineRdAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineRdAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineRdAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineRdAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineRdAdd_reg[0][6] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][6] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineRdAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:61]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineRdAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineRdAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineRdAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineRdAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineRdAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineRdAdd_reg[0][5] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][5] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineRdAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:61]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineRdAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[2].PipelineRdAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[3].PipelineRdAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[4].PipelineRdAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[5].PipelineRdAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[6].PipelineRdAdd_reg[0][4] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][4] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[0].PipelineRdAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:61]
INFO: [Synth 8-4765] Removing register instance (\Gen_Two_AFEs[0].Gen_Eight_Chans[1].PipelineRdAdd_reg[0][3] ) from module (AFE_Pipeline) as it is equivalent to (\Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][3] ) and driving same net [C:/v23.1/FEB_fabric/FEB_fabric.srcs/sources_1/new/AFE_Pipeline.vhd:79]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_8 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |AFE_DataPath_ila0 |         1|
|2     |AFEemu            |         1|
|3     |AFEemu_ila        |         1|
|4     |FIFO_128x128      |         1|
|5     |DDR3LController   |         1|
|6     |DDR_ila_0         |         1|
|7     |Hist_Ram          |         2|
|8     |LVDSTxBuff        |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |AFE_DataPath_ila0_bbox |     1|
|2     |AFEemu_bbox            |     1|
|3     |AFEemu_ila_bbox        |     1|
|4     |DDR3LController_bbox   |     1|
|5     |DDR_ila_0_bbox         |     1|
|6     |FIFO_128x128_bbox      |     1|
|7     |Hist_Ram_bbox          |     2|
|9     |LVDSTxBuff_bbox        |     1|
|10    |BUFG                   |     3|
|11    |CARRY4                 |   401|
|12    |LUT1                   |   337|
|13    |LUT2                   |  1081|
|14    |LUT3                   |  1011|
|15    |LUT4                   |   670|
|16    |LUT5                   |   574|
|17    |LUT6                   |  1452|
|18    |MUXCY                  |    40|
|19    |MUXF7                  |   126|
|20    |MUXF8                  |    44|
|21    |RAMB18E1               |    17|
|23    |RAMB36E1               |     5|
|25    |SRL16E                 |     2|
|26    |FDCE                   |  2484|
|27    |FDPE                   |    95|
|28    |FDRE                   |  1404|
|29    |FDSE                   |    26|
|30    |LD                     |    34|
|31    |IBUF                   |    37|
|32    |OBUF                   |     4|
|33    |OBUFT                  |    20|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 3083.883 ; gain = 1075.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1560 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:35 . Memory (MB): peak = 3083.883 ; gain = 1045.566
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 3083.883 ; gain = 1075.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 3083.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3083.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  LD => LDCE (inverted pins: G): 34 instances

Synth Design complete | Checksum: c4ae8a61
INFO: [Common 17-83] Releasing license: Synthesis
294 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 3083.883 ; gain = 1450.992
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_fabric/FEB_fabric.runs/synth_1/FEB_fabric.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FEB_fabric_utilization_synth.rpt -pb FEB_fabric_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 16:50:10 2023...
