design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/femtorv32_petitbateau,FemtoRV32,RUN_2025.09.19_08.57.15,flow completed,1h30m43s0ms,0h55m18s0ms,104947.06757306015,1.679703912425,20989.41351461203,-1,23.8487,2825.76,33204,0,0,0,0,0,0,0,546,381,0,0,3383382,326538,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2237419329.0,0.0,47.28,47.7,36.8,35.02,27.94,27873,32515,188,4299,0,0,0,31028,502,142,543,1777,3239,3074,1501,8648,2821,2838,45,98786,23364,6346,33052,35256,196804,1635405.9839999997,0.0193,0.0354,0.000224,0.0244,0.045,2.81e-07,0.0273,0.053,4.53e-07,7.37,100.0,10.0,100,1,20,153.18,153.6,0.3,1,10,0.3,0,sky130_fd_sc_hd,AREA 0
