{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713478692140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 17:18:11 2024 " "Processing started: Thu Apr 18 17:18:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713478692562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch_RAM " "Found design unit 1: RAM-arch_RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713478693030 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713478693030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713478693030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713478693062 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM RAM.vhd(30) " "VHDL Process Statement warning at RAM.vhd(30): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address RAM.vhd(30) " "VHDL Process Statement warning at RAM.vhd(30): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RAM.raddr_a RAM.vhd(22) " "Using initial value X (don't care) for net \"RAM.raddr_a\" at RAM.vhd(22)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[0\] RAM.vhd(27) " "Can't infer register for \"data_out\[0\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.vhd(25) " "Inferred latch for \"data_out\[0\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[1\] RAM.vhd(27) " "Can't infer register for \"data_out\[1\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.vhd(25) " "Inferred latch for \"data_out\[1\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[2\] RAM.vhd(27) " "Can't infer register for \"data_out\[2\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.vhd(25) " "Inferred latch for \"data_out\[2\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[3\] RAM.vhd(27) " "Can't infer register for \"data_out\[3\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.vhd(25) " "Inferred latch for \"data_out\[3\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[4\] RAM.vhd(27) " "Can't infer register for \"data_out\[4\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.vhd(25) " "Inferred latch for \"data_out\[4\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[5\] RAM.vhd(27) " "Can't infer register for \"data_out\[5\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.vhd(25) " "Inferred latch for \"data_out\[5\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[6\] RAM.vhd(27) " "Can't infer register for \"data_out\[6\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.vhd(25) " "Inferred latch for \"data_out\[6\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[7\] RAM.vhd(27) " "Can't infer register for \"data_out\[7\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.vhd(25) " "Inferred latch for \"data_out\[7\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "RAM.vhd(27) " "HDL error at RAM.vhd(27): couldn't implement registers for assignments on this clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713478693187 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 18 17:18:13 2024 " "Processing ended: Thu Apr 18 17:18:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 4 s " "Quartus II Full Compilation was unsuccessful. 12 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713478693796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713478692140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 17:18:11 2024 " "Processing started: Thu Apr 18 17:18:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713478692140 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713478692562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch_RAM " "Found design unit 1: RAM-arch_RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713478693030 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713478693030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713478693030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713478693062 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM RAM.vhd(30) " "VHDL Process Statement warning at RAM.vhd(30): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address RAM.vhd(30) " "VHDL Process Statement warning at RAM.vhd(30): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RAM.raddr_a RAM.vhd(22) " "Using initial value X (don't care) for net \"RAM.raddr_a\" at RAM.vhd(22)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[0\] RAM.vhd(27) " "Can't infer register for \"data_out\[0\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.vhd(25) " "Inferred latch for \"data_out\[0\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[1\] RAM.vhd(27) " "Can't infer register for \"data_out\[1\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.vhd(25) " "Inferred latch for \"data_out\[1\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[2\] RAM.vhd(27) " "Can't infer register for \"data_out\[2\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.vhd(25) " "Inferred latch for \"data_out\[2\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[3\] RAM.vhd(27) " "Can't infer register for \"data_out\[3\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.vhd(25) " "Inferred latch for \"data_out\[3\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[4\] RAM.vhd(27) " "Can't infer register for \"data_out\[4\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.vhd(25) " "Inferred latch for \"data_out\[4\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[5\] RAM.vhd(27) " "Can't infer register for \"data_out\[5\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.vhd(25) " "Inferred latch for \"data_out\[5\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[6\] RAM.vhd(27) " "Can't infer register for \"data_out\[6\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.vhd(25) " "Inferred latch for \"data_out\[6\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[7\] RAM.vhd(27) " "Can't infer register for \"data_out\[7\]\" at RAM.vhd(27) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.vhd(25) " "Inferred latch for \"data_out\[7\]\" at RAM.vhd(25)" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1713478693077 "|RAM"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "RAM.vhd(27) " "HDL error at RAM.vhd(27): couldn't implement registers for assignments on this clock edge" {  } { { "RAM.vhd" "" { Text "C:/Users/Logicos/Documents/VHDL/RAM/RAM.vhd" 27 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1713478693077 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713478693187 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 18 17:18:13 2024 " "Processing ended: Thu Apr 18 17:18:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713478693187 ""}
