<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ssb_regs.h source code [linux-4.14.y/include/linux/ssb/ssb_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/linux/ssb/ssb_regs.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>ssb</a>/<a href='ssb_regs.h.html'>ssb_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/LINUX_SSB_REGS_H_">LINUX_SSB_REGS_H_</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/LINUX_SSB_REGS_H_" data-ref="_M/LINUX_SSB_REGS_H_">LINUX_SSB_REGS_H_</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><i>/* SiliconBackplane Address Map.</i></td></tr>
<tr><th id="7">7</th><td><i> * All regions may not exist on all chips.</i></td></tr>
<tr><th id="8">8</th><td><i> */</i></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/SSB_SDRAM_BASE" data-ref="_M/SSB_SDRAM_BASE">SSB_SDRAM_BASE</dfn>		0x00000000U	/* Physical SDRAM */</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/SSB_PCI_MEM" data-ref="_M/SSB_PCI_MEM">SSB_PCI_MEM</dfn>		0x08000000U	/* Host Mode sb2pcitranslation0 (64 MB) */</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/SSB_PCI_CFG" data-ref="_M/SSB_PCI_CFG">SSB_PCI_CFG</dfn>		0x0c000000U	/* Host Mode sb2pcitranslation1 (64 MB) */</u></td></tr>
<tr><th id="12">12</th><td><u>#define	<dfn class="macro" id="_M/SSB_SDRAM_SWAPPED" data-ref="_M/SSB_SDRAM_SWAPPED">SSB_SDRAM_SWAPPED</dfn>	0x10000000U	/* Byteswapped Physical SDRAM */</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/SSB_ENUM_BASE" data-ref="_M/SSB_ENUM_BASE">SSB_ENUM_BASE</dfn>    	0x18000000U	/* Enumeration space base */</u></td></tr>
<tr><th id="14">14</th><td><u>#define	<dfn class="macro" id="_M/SSB_ENUM_LIMIT" data-ref="_M/SSB_ENUM_LIMIT">SSB_ENUM_LIMIT</dfn>		0x18010000U	/* Enumeration space limit */</u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#define	<dfn class="macro" id="_M/SSB_FLASH2" data-ref="_M/SSB_FLASH2">SSB_FLASH2</dfn>		0x1c000000U	/* Flash Region 2 (region 1 shadowed here) */</u></td></tr>
<tr><th id="17">17</th><td><u>#define	<dfn class="macro" id="_M/SSB_FLASH2_SZ" data-ref="_M/SSB_FLASH2_SZ">SSB_FLASH2_SZ</dfn>		0x02000000U	/* Size of Flash Region 2 */</u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define	<dfn class="macro" id="_M/SSB_EXTIF_BASE" data-ref="_M/SSB_EXTIF_BASE">SSB_EXTIF_BASE</dfn>		0x1f000000U	/* External Interface region base address */</u></td></tr>
<tr><th id="20">20</th><td><u>#define	<dfn class="macro" id="_M/SSB_FLASH1" data-ref="_M/SSB_FLASH1">SSB_FLASH1</dfn>		0x1fc00000U	/* Flash Region 1 */</u></td></tr>
<tr><th id="21">21</th><td><u>#define	<dfn class="macro" id="_M/SSB_FLASH1_SZ" data-ref="_M/SSB_FLASH1_SZ">SSB_FLASH1_SZ</dfn>		0x00400000U	/* Size of Flash Region 1 */</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/SSB_PCI_DMA" data-ref="_M/SSB_PCI_DMA">SSB_PCI_DMA</dfn>		0x40000000U	/* Client Mode sb2pcitranslation2 (1 GB) */</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/SSB_PCI_DMA_SZ" data-ref="_M/SSB_PCI_DMA_SZ">SSB_PCI_DMA_SZ</dfn>		0x40000000U	/* Client Mode sb2pcitranslation2 size in bytes */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/SSB_PCIE_DMA_L32" data-ref="_M/SSB_PCIE_DMA_L32">SSB_PCIE_DMA_L32</dfn>	0x00000000U	/* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), low 32 bits */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/SSB_PCIE_DMA_H32" data-ref="_M/SSB_PCIE_DMA_H32">SSB_PCIE_DMA_H32</dfn>	0x80000000U	/* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), high 32 bits */</u></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/SSB_EUART" data-ref="_M/SSB_EUART">SSB_EUART</dfn>		(SSB_EXTIF_BASE + 0x00800000)</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/SSB_LED" data-ref="_M/SSB_LED">SSB_LED</dfn>			(SSB_EXTIF_BASE + 0x00900000)</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* Enumeration space constants */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/SSB_CORE_SIZE" data-ref="_M/SSB_CORE_SIZE">SSB_CORE_SIZE</dfn>		0x1000	/* Size of a core MMIO area */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/SSB_MAX_NR_CORES" data-ref="_M/SSB_MAX_NR_CORES">SSB_MAX_NR_CORES</dfn>	((SSB_ENUM_LIMIT - SSB_ENUM_BASE) / SSB_CORE_SIZE)</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* mips address */</i></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/SSB_EJTAG" data-ref="_M/SSB_EJTAG">SSB_EJTAG</dfn>		0xff200000	/* MIPS EJTAG space (2M) */</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* SSB PCI config space registers. */</i></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SSB_PMCSR" data-ref="_M/SSB_PMCSR">SSB_PMCSR</dfn>		0x44</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/SSB_PE" data-ref="_M/SSB_PE">SSB_PE</dfn>			0x100</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/SSB_BAR0_WIN" data-ref="_M/SSB_BAR0_WIN">SSB_BAR0_WIN</dfn>		0x80	/* Backplane address space 0 */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/SSB_BAR1_WIN" data-ref="_M/SSB_BAR1_WIN">SSB_BAR1_WIN</dfn>		0x84	/* Backplane address space 1 */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/SSB_SPROMCTL" data-ref="_M/SSB_SPROMCTL">SSB_SPROMCTL</dfn>		0x88	/* SPROM control */</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROMCTL_WE" data-ref="_M/SSB_SPROMCTL_WE">SSB_SPROMCTL_WE</dfn>	0x10	/* SPROM write enable */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/SSB_BAR1_CONTROL" data-ref="_M/SSB_BAR1_CONTROL">SSB_BAR1_CONTROL</dfn>	0x8c	/* Address space 1 burst control */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/SSB_PCI_IRQS" data-ref="_M/SSB_PCI_IRQS">SSB_PCI_IRQS</dfn>		0x90	/* PCI interrupts */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SSB_PCI_IRQMASK" data-ref="_M/SSB_PCI_IRQMASK">SSB_PCI_IRQMASK</dfn>		0x94	/* PCI IRQ control and mask (pcirev &gt;= 6 only) */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/SSB_BACKPLANE_IRQS" data-ref="_M/SSB_BACKPLANE_IRQS">SSB_BACKPLANE_IRQS</dfn>	0x98	/* Backplane Interrupts */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SSB_GPIO_IN" data-ref="_M/SSB_GPIO_IN">SSB_GPIO_IN</dfn>		0xB0	/* GPIO Input (pcirev &gt;= 3 only) */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/SSB_GPIO_OUT" data-ref="_M/SSB_GPIO_OUT">SSB_GPIO_OUT</dfn>		0xB4	/* GPIO Output (pcirev &gt;= 3 only) */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SSB_GPIO_OUT_ENABLE" data-ref="_M/SSB_GPIO_OUT_ENABLE">SSB_GPIO_OUT_ENABLE</dfn>	0xB8	/* GPIO Output Enable/Disable (pcirev &gt;= 3 only) */</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/SSB_GPIO_SCS" data-ref="_M/SSB_GPIO_SCS">SSB_GPIO_SCS</dfn>		0x10	/* PCI config space bit 4 for 4306c0 slow clock source */</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/SSB_GPIO_HWRAD" data-ref="_M/SSB_GPIO_HWRAD">SSB_GPIO_HWRAD</dfn>		0x20	/* PCI config space GPIO 13 for hw radio disable */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/SSB_GPIO_XTAL" data-ref="_M/SSB_GPIO_XTAL">SSB_GPIO_XTAL</dfn>		0x40	/* PCI config space GPIO 14 for Xtal powerup */</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/SSB_GPIO_PLL" data-ref="_M/SSB_GPIO_PLL">SSB_GPIO_PLL</dfn>		0x80	/* PCI config space GPIO 15 for PLL powerdown */</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SSB_BAR0_MAX_RETRIES" data-ref="_M/SSB_BAR0_MAX_RETRIES">SSB_BAR0_MAX_RETRIES</dfn>	50</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* Silicon backplane configuration register definitions */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SSB_IPSFLAG" data-ref="_M/SSB_IPSFLAG">SSB_IPSFLAG</dfn>		0x0F08</u></td></tr>
<tr><th id="64">64</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ1" data-ref="_M/SSB_IPSFLAG_IRQ1">SSB_IPSFLAG_IRQ1</dfn>	0x0000003F /* which sbflags get routed to mips interrupt 1 */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ1_SHIFT" data-ref="_M/SSB_IPSFLAG_IRQ1_SHIFT">SSB_IPSFLAG_IRQ1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="66">66</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ2" data-ref="_M/SSB_IPSFLAG_IRQ2">SSB_IPSFLAG_IRQ2</dfn>	0x00003F00 /* which sbflags get routed to mips interrupt 2 */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ2_SHIFT" data-ref="_M/SSB_IPSFLAG_IRQ2_SHIFT">SSB_IPSFLAG_IRQ2_SHIFT</dfn>	8</u></td></tr>
<tr><th id="68">68</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ3" data-ref="_M/SSB_IPSFLAG_IRQ3">SSB_IPSFLAG_IRQ3</dfn>	0x003F0000 /* which sbflags get routed to mips interrupt 3 */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ3_SHIFT" data-ref="_M/SSB_IPSFLAG_IRQ3_SHIFT">SSB_IPSFLAG_IRQ3_SHIFT</dfn>	16</u></td></tr>
<tr><th id="70">70</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ4" data-ref="_M/SSB_IPSFLAG_IRQ4">SSB_IPSFLAG_IRQ4</dfn>	0x3F000000 /* which sbflags get routed to mips interrupt 4 */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	 <dfn class="macro" id="_M/SSB_IPSFLAG_IRQ4_SHIFT" data-ref="_M/SSB_IPSFLAG_IRQ4_SHIFT">SSB_IPSFLAG_IRQ4_SHIFT</dfn>	24</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SSB_TPSFLAG" data-ref="_M/SSB_TPSFLAG">SSB_TPSFLAG</dfn>		0x0F18</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/SSB_TPSFLAG_BPFLAG" data-ref="_M/SSB_TPSFLAG_BPFLAG">SSB_TPSFLAG_BPFLAG</dfn>	0x0000003F /* Backplane flag # */</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/SSB_TPSFLAG_ALWAYSIRQ" data-ref="_M/SSB_TPSFLAG_ALWAYSIRQ">SSB_TPSFLAG_ALWAYSIRQ</dfn>	0x00000040 /* IRQ is always sent on the Backplane */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SSB_TMERRLOGA" data-ref="_M/SSB_TMERRLOGA">SSB_TMERRLOGA</dfn>		0x0F48</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SSB_TMERRLOG" data-ref="_M/SSB_TMERRLOG">SSB_TMERRLOG</dfn>		0x0F50</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SSB_ADMATCH3" data-ref="_M/SSB_ADMATCH3">SSB_ADMATCH3</dfn>		0x0F60</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/SSB_ADMATCH2" data-ref="_M/SSB_ADMATCH2">SSB_ADMATCH2</dfn>		0x0F68</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/SSB_ADMATCH1" data-ref="_M/SSB_ADMATCH1">SSB_ADMATCH1</dfn>		0x0F70</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SSB_IMSTATE" data-ref="_M/SSB_IMSTATE">SSB_IMSTATE</dfn>		0x0F90     /* SB Initiator Agent State */</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_PC" data-ref="_M/SSB_IMSTATE_PC">SSB_IMSTATE_PC</dfn>		0x0000000f /* Pipe Count */</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_AP_MASK" data-ref="_M/SSB_IMSTATE_AP_MASK">SSB_IMSTATE_AP_MASK</dfn>	0x00000030 /* Arbitration Priority */</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_AP_BOTH" data-ref="_M/SSB_IMSTATE_AP_BOTH">SSB_IMSTATE_AP_BOTH</dfn>	0x00000000 /* Use both timeslices and token */</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_AP_TS" data-ref="_M/SSB_IMSTATE_AP_TS">SSB_IMSTATE_AP_TS</dfn>	0x00000010 /* Use timeslices only */</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_AP_TK" data-ref="_M/SSB_IMSTATE_AP_TK">SSB_IMSTATE_AP_TK</dfn>	0x00000020 /* Use token only */</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_AP_RSV" data-ref="_M/SSB_IMSTATE_AP_RSV">SSB_IMSTATE_AP_RSV</dfn>	0x00000030 /* Reserved */</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_IBE" data-ref="_M/SSB_IMSTATE_IBE">SSB_IMSTATE_IBE</dfn>	0x00020000 /* In Band Error */</u></td></tr>
<tr><th id="88">88</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_TO" data-ref="_M/SSB_IMSTATE_TO">SSB_IMSTATE_TO</dfn>		0x00040000 /* Timeout */</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_BUSY" data-ref="_M/SSB_IMSTATE_BUSY">SSB_IMSTATE_BUSY</dfn>	0x01800000 /* Busy (Backplane rev &gt;= 2.3 only) */</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMSTATE_REJECT" data-ref="_M/SSB_IMSTATE_REJECT">SSB_IMSTATE_REJECT</dfn>	0x02000000 /* Reject (Backplane rev &gt;= 2.3 only) */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/SSB_INTVEC" data-ref="_M/SSB_INTVEC">SSB_INTVEC</dfn>		0x0F94     /* SB Interrupt Mask */</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/SSB_INTVEC_PCI" data-ref="_M/SSB_INTVEC_PCI">SSB_INTVEC_PCI</dfn>		0x00000001 /* Enable interrupts for PCI */</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/SSB_INTVEC_ENET0" data-ref="_M/SSB_INTVEC_ENET0">SSB_INTVEC_ENET0</dfn>	0x00000002 /* Enable interrupts for enet 0 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/SSB_INTVEC_ILINE20" data-ref="_M/SSB_INTVEC_ILINE20">SSB_INTVEC_ILINE20</dfn>	0x00000004 /* Enable interrupts for iline20 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/SSB_INTVEC_CODEC" data-ref="_M/SSB_INTVEC_CODEC">SSB_INTVEC_CODEC</dfn>	0x00000008 /* Enable interrupts for v90 codec */</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/SSB_INTVEC_USB" data-ref="_M/SSB_INTVEC_USB">SSB_INTVEC_USB</dfn>		0x00000010 /* Enable interrupts for usb */</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/SSB_INTVEC_EXTIF" data-ref="_M/SSB_INTVEC_EXTIF">SSB_INTVEC_EXTIF</dfn>	0x00000020 /* Enable interrupts for external i/f */</u></td></tr>
<tr><th id="98">98</th><td><u>#define  <dfn class="macro" id="_M/SSB_INTVEC_ENET1" data-ref="_M/SSB_INTVEC_ENET1">SSB_INTVEC_ENET1</dfn>	0x00000040 /* Enable interrupts for enet 1 */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/SSB_TMSLOW" data-ref="_M/SSB_TMSLOW">SSB_TMSLOW</dfn>		0x0F98     /* SB Target State Low */</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSLOW_RESET" data-ref="_M/SSB_TMSLOW_RESET">SSB_TMSLOW_RESET</dfn>	0x00000001 /* Reset */</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSLOW_REJECT" data-ref="_M/SSB_TMSLOW_REJECT">SSB_TMSLOW_REJECT</dfn>	0x00000002 /* Reject (Standard Backplane) */</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSLOW_REJECT_23" data-ref="_M/SSB_TMSLOW_REJECT_23">SSB_TMSLOW_REJECT_23</dfn>	0x00000004 /* Reject (Backplane rev 2.3) */</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSLOW_CLOCK" data-ref="_M/SSB_TMSLOW_CLOCK">SSB_TMSLOW_CLOCK</dfn>	0x00010000 /* Clock Enable */</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSLOW_FGC" data-ref="_M/SSB_TMSLOW_FGC">SSB_TMSLOW_FGC</dfn>		0x00020000 /* Force Gated Clocks On */</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSLOW_PE" data-ref="_M/SSB_TMSLOW_PE">SSB_TMSLOW_PE</dfn>		0x40000000 /* Power Management Enable */</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSLOW_BE" data-ref="_M/SSB_TMSLOW_BE">SSB_TMSLOW_BE</dfn>		0x80000000 /* BIST Enable */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SSB_TMSHIGH" data-ref="_M/SSB_TMSHIGH">SSB_TMSHIGH</dfn>		0x0F9C     /* SB Target State High */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_SERR" data-ref="_M/SSB_TMSHIGH_SERR">SSB_TMSHIGH_SERR</dfn>	0x00000001 /* S-error */</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_INT" data-ref="_M/SSB_TMSHIGH_INT">SSB_TMSHIGH_INT</dfn>	0x00000002 /* Interrupt */</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_BUSY" data-ref="_M/SSB_TMSHIGH_BUSY">SSB_TMSHIGH_BUSY</dfn>	0x00000004 /* Busy */</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_TO" data-ref="_M/SSB_TMSHIGH_TO">SSB_TMSHIGH_TO</dfn>		0x00000020 /* Timeout. Backplane rev &gt;= 2.3 only */</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_COREFL" data-ref="_M/SSB_TMSHIGH_COREFL">SSB_TMSHIGH_COREFL</dfn>	0x1FFF0000 /* Core specific flags */</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_COREFL_SHIFT" data-ref="_M/SSB_TMSHIGH_COREFL_SHIFT">SSB_TMSHIGH_COREFL_SHIFT</dfn>	16</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_DMA64" data-ref="_M/SSB_TMSHIGH_DMA64">SSB_TMSHIGH_DMA64</dfn>	0x10000000 /* 64bit DMA supported */</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_GCR" data-ref="_M/SSB_TMSHIGH_GCR">SSB_TMSHIGH_GCR</dfn>	0x20000000 /* Gated Clock Request */</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_BISTF" data-ref="_M/SSB_TMSHIGH_BISTF">SSB_TMSHIGH_BISTF</dfn>	0x40000000 /* BIST Failed */</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/SSB_TMSHIGH_BISTD" data-ref="_M/SSB_TMSHIGH_BISTD">SSB_TMSHIGH_BISTD</dfn>	0x80000000 /* BIST Done */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/SSB_BWA0" data-ref="_M/SSB_BWA0">SSB_BWA0</dfn>		0x0FA0</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SSB_IMCFGLO" data-ref="_M/SSB_IMCFGLO">SSB_IMCFGLO</dfn>		0x0FA8</u></td></tr>
<tr><th id="120">120</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMCFGLO_SERTO" data-ref="_M/SSB_IMCFGLO_SERTO">SSB_IMCFGLO_SERTO</dfn>	0x00000007 /* Service timeout */</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMCFGLO_REQTO" data-ref="_M/SSB_IMCFGLO_REQTO">SSB_IMCFGLO_REQTO</dfn>	0x00000070 /* Request timeout */</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMCFGLO_REQTO_SHIFT" data-ref="_M/SSB_IMCFGLO_REQTO_SHIFT">SSB_IMCFGLO_REQTO_SHIFT</dfn>	4</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMCFGLO_CONNID" data-ref="_M/SSB_IMCFGLO_CONNID">SSB_IMCFGLO_CONNID</dfn>	0x00FF0000 /* Connection ID */</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/SSB_IMCFGLO_CONNID_SHIFT" data-ref="_M/SSB_IMCFGLO_CONNID_SHIFT">SSB_IMCFGLO_CONNID_SHIFT</dfn>	16</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SSB_IMCFGHI" data-ref="_M/SSB_IMCFGHI">SSB_IMCFGHI</dfn>		0x0FAC</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/SSB_ADMATCH0" data-ref="_M/SSB_ADMATCH0">SSB_ADMATCH0</dfn>		0x0FB0</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SSB_TMCFGLO" data-ref="_M/SSB_TMCFGLO">SSB_TMCFGLO</dfn>		0x0FB8</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/SSB_TMCFGHI" data-ref="_M/SSB_TMCFGHI">SSB_TMCFGHI</dfn>		0x0FBC</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SSB_BCONFIG" data-ref="_M/SSB_BCONFIG">SSB_BCONFIG</dfn>		0x0FC0</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SSB_BSTATE" data-ref="_M/SSB_BSTATE">SSB_BSTATE</dfn>		0x0FC8</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SSB_ACTCFG" data-ref="_M/SSB_ACTCFG">SSB_ACTCFG</dfn>		0x0FD8</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SSB_FLAGST" data-ref="_M/SSB_FLAGST">SSB_FLAGST</dfn>		0x0FE8</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/SSB_IDLOW" data-ref="_M/SSB_IDLOW">SSB_IDLOW</dfn>		0x0FF8</u></td></tr>
<tr><th id="134">134</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_CFGSP" data-ref="_M/SSB_IDLOW_CFGSP">SSB_IDLOW_CFGSP</dfn>	0x00000003 /* Config Space */</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_ADDRNGE" data-ref="_M/SSB_IDLOW_ADDRNGE">SSB_IDLOW_ADDRNGE</dfn>	0x00000038 /* Address Ranges supported */</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_ADDRNGE_SHIFT" data-ref="_M/SSB_IDLOW_ADDRNGE_SHIFT">SSB_IDLOW_ADDRNGE_SHIFT</dfn>	3</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SYNC" data-ref="_M/SSB_IDLOW_SYNC">SSB_IDLOW_SYNC</dfn>		0x00000040</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_INITIATOR" data-ref="_M/SSB_IDLOW_INITIATOR">SSB_IDLOW_INITIATOR</dfn>	0x00000080</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_MIBL" data-ref="_M/SSB_IDLOW_MIBL">SSB_IDLOW_MIBL</dfn>		0x00000F00 /* Minimum Backplane latency */</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_MIBL_SHIFT" data-ref="_M/SSB_IDLOW_MIBL_SHIFT">SSB_IDLOW_MIBL_SHIFT</dfn>	8</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_MABL" data-ref="_M/SSB_IDLOW_MABL">SSB_IDLOW_MABL</dfn>		0x0000F000 /* Maximum Backplane latency */</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_MABL_SHIFT" data-ref="_M/SSB_IDLOW_MABL_SHIFT">SSB_IDLOW_MABL_SHIFT</dfn>	12</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_TIF" data-ref="_M/SSB_IDLOW_TIF">SSB_IDLOW_TIF</dfn>		0x00010000 /* This Initiator is first */</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_CCW" data-ref="_M/SSB_IDLOW_CCW">SSB_IDLOW_CCW</dfn>		0x000C0000 /* Cycle counter width */</u></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_CCW_SHIFT" data-ref="_M/SSB_IDLOW_CCW_SHIFT">SSB_IDLOW_CCW_SHIFT</dfn>	18</u></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_TPT" data-ref="_M/SSB_IDLOW_TPT">SSB_IDLOW_TPT</dfn>		0x00F00000 /* Target ports */</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_TPT_SHIFT" data-ref="_M/SSB_IDLOW_TPT_SHIFT">SSB_IDLOW_TPT_SHIFT</dfn>	20</u></td></tr>
<tr><th id="148">148</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_INITP" data-ref="_M/SSB_IDLOW_INITP">SSB_IDLOW_INITP</dfn>	0x0F000000 /* Initiator ports */</u></td></tr>
<tr><th id="149">149</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_INITP_SHIFT" data-ref="_M/SSB_IDLOW_INITP_SHIFT">SSB_IDLOW_INITP_SHIFT</dfn>	24</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SSBREV" data-ref="_M/SSB_IDLOW_SSBREV">SSB_IDLOW_SSBREV</dfn>	0xF0000000 /* Sonics Backplane Revision code */</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SSBREV_22" data-ref="_M/SSB_IDLOW_SSBREV_22">SSB_IDLOW_SSBREV_22</dfn>	0x00000000 /* &lt;= 2.2 */</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SSBREV_23" data-ref="_M/SSB_IDLOW_SSBREV_23">SSB_IDLOW_SSBREV_23</dfn>	0x10000000 /* 2.3 */</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SSBREV_24" data-ref="_M/SSB_IDLOW_SSBREV_24">SSB_IDLOW_SSBREV_24</dfn>	0x40000000 /* ?? Found in BCM4328 */</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SSBREV_25" data-ref="_M/SSB_IDLOW_SSBREV_25">SSB_IDLOW_SSBREV_25</dfn>	0x50000000 /* ?? Not Found yet */</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SSBREV_26" data-ref="_M/SSB_IDLOW_SSBREV_26">SSB_IDLOW_SSBREV_26</dfn>	0x60000000 /* ?? Found in some BCM4311/2 */</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDLOW_SSBREV_27" data-ref="_M/SSB_IDLOW_SSBREV_27">SSB_IDLOW_SSBREV_27</dfn>	0x70000000 /* ?? Found in some BCM4311/2 */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SSB_IDHIGH" data-ref="_M/SSB_IDHIGH">SSB_IDHIGH</dfn>		0x0FFC     /* SB Identification High */</u></td></tr>
<tr><th id="158">158</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDHIGH_RCLO" data-ref="_M/SSB_IDHIGH_RCLO">SSB_IDHIGH_RCLO</dfn>	0x0000000F /* Revision Code (low part) */</u></td></tr>
<tr><th id="159">159</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDHIGH_CC" data-ref="_M/SSB_IDHIGH_CC">SSB_IDHIGH_CC</dfn>		0x00008FF0 /* Core Code */</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDHIGH_CC_SHIFT" data-ref="_M/SSB_IDHIGH_CC_SHIFT">SSB_IDHIGH_CC_SHIFT</dfn>	4</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDHIGH_RCHI" data-ref="_M/SSB_IDHIGH_RCHI">SSB_IDHIGH_RCHI</dfn>	0x00007000 /* Revision Code (high part) */</u></td></tr>
<tr><th id="162">162</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDHIGH_RCHI_SHIFT" data-ref="_M/SSB_IDHIGH_RCHI_SHIFT">SSB_IDHIGH_RCHI_SHIFT</dfn>	8	   /* yes, shift 8 is right */</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDHIGH_VC" data-ref="_M/SSB_IDHIGH_VC">SSB_IDHIGH_VC</dfn>		0xFFFF0000 /* Vendor Code */</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/SSB_IDHIGH_VC_SHIFT" data-ref="_M/SSB_IDHIGH_VC_SHIFT">SSB_IDHIGH_VC_SHIFT</dfn>	16</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* SPROM shadow area. If not otherwise noted, fields are</i></td></tr>
<tr><th id="167">167</th><td><i> * two bytes wide. Note that the SPROM can _only_ be read</i></td></tr>
<tr><th id="168">168</th><td><i> * in two-byte quantities.</i></td></tr>
<tr><th id="169">169</th><td><i> */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_WORDS" data-ref="_M/SSB_SPROMSIZE_WORDS">SSB_SPROMSIZE_WORDS</dfn>		64</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_BYTES" data-ref="_M/SSB_SPROMSIZE_BYTES">SSB_SPROMSIZE_BYTES</dfn>		(SSB_SPROMSIZE_WORDS * sizeof(u16))</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_WORDS_R123" data-ref="_M/SSB_SPROMSIZE_WORDS_R123">SSB_SPROMSIZE_WORDS_R123</dfn>	64</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_WORDS_R4" data-ref="_M/SSB_SPROMSIZE_WORDS_R4">SSB_SPROMSIZE_WORDS_R4</dfn>		220</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_BYTES_R123" data-ref="_M/SSB_SPROMSIZE_BYTES_R123">SSB_SPROMSIZE_BYTES_R123</dfn>	(SSB_SPROMSIZE_WORDS_R123 * sizeof(u16))</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_BYTES_R4" data-ref="_M/SSB_SPROMSIZE_BYTES_R4">SSB_SPROMSIZE_BYTES_R4</dfn>		(SSB_SPROMSIZE_WORDS_R4 * sizeof(u16))</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_WORDS_R10" data-ref="_M/SSB_SPROMSIZE_WORDS_R10">SSB_SPROMSIZE_WORDS_R10</dfn>		230</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROMSIZE_WORDS_R11" data-ref="_M/SSB_SPROMSIZE_WORDS_R11">SSB_SPROMSIZE_WORDS_R11</dfn>		234</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM_BASE1" data-ref="_M/SSB_SPROM_BASE1">SSB_SPROM_BASE1</dfn>			0x1000</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM_BASE31" data-ref="_M/SSB_SPROM_BASE31">SSB_SPROM_BASE31</dfn>		0x0800</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM_REVISION" data-ref="_M/SSB_SPROM_REVISION">SSB_SPROM_REVISION</dfn>		0x007E</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM_REVISION_REV" data-ref="_M/SSB_SPROM_REVISION_REV">SSB_SPROM_REVISION_REV</dfn>		0x00FF	/* SPROM Revision number */</u></td></tr>
<tr><th id="182">182</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM_REVISION_CRC" data-ref="_M/SSB_SPROM_REVISION_CRC">SSB_SPROM_REVISION_CRC</dfn>		0xFF00	/* SPROM CRC8 value */</u></td></tr>
<tr><th id="183">183</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM_REVISION_CRC_SHIFT" data-ref="_M/SSB_SPROM_REVISION_CRC_SHIFT">SSB_SPROM_REVISION_CRC_SHIFT</dfn>	8</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* SPROM Revision 1 */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_SPID" data-ref="_M/SSB_SPROM1_SPID">SSB_SPROM1_SPID</dfn>			0x0004	/* Subsystem Product ID for PCI */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_SVID" data-ref="_M/SSB_SPROM1_SVID">SSB_SPROM1_SVID</dfn>			0x0006	/* Subsystem Vendor ID for PCI */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_PID" data-ref="_M/SSB_SPROM1_PID">SSB_SPROM1_PID</dfn>			0x0008	/* Product ID for PCI */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_IL0MAC" data-ref="_M/SSB_SPROM1_IL0MAC">SSB_SPROM1_IL0MAC</dfn>		0x0048	/* 6 bytes MAC address for 802.11b/g */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_ET0MAC" data-ref="_M/SSB_SPROM1_ET0MAC">SSB_SPROM1_ET0MAC</dfn>		0x004E	/* 6 bytes MAC address for Ethernet */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_ET1MAC" data-ref="_M/SSB_SPROM1_ET1MAC">SSB_SPROM1_ET1MAC</dfn>		0x0054	/* 6 bytes MAC address for 802.11a */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_ETHPHY" data-ref="_M/SSB_SPROM1_ETHPHY">SSB_SPROM1_ETHPHY</dfn>		0x005A	/* Ethernet PHY settings */</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ETHPHY_ET0A" data-ref="_M/SSB_SPROM1_ETHPHY_ET0A">SSB_SPROM1_ETHPHY_ET0A</dfn>		0x001F	/* MII Address for enet0 */</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ETHPHY_ET1A" data-ref="_M/SSB_SPROM1_ETHPHY_ET1A">SSB_SPROM1_ETHPHY_ET1A</dfn>		0x03E0	/* MII Address for enet1 */</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ETHPHY_ET1A_SHIFT" data-ref="_M/SSB_SPROM1_ETHPHY_ET1A_SHIFT">SSB_SPROM1_ETHPHY_ET1A_SHIFT</dfn>	5</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ETHPHY_ET0M" data-ref="_M/SSB_SPROM1_ETHPHY_ET0M">SSB_SPROM1_ETHPHY_ET0M</dfn>		(1&lt;&lt;14)	/* MDIO for enet0 */</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ETHPHY_ET1M" data-ref="_M/SSB_SPROM1_ETHPHY_ET1M">SSB_SPROM1_ETHPHY_ET1M</dfn>		(1&lt;&lt;15)	/* MDIO for enet1 */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_BINF" data-ref="_M/SSB_SPROM1_BINF">SSB_SPROM1_BINF</dfn>			0x005C	/* Board info */</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_BINF_BREV" data-ref="_M/SSB_SPROM1_BINF_BREV">SSB_SPROM1_BINF_BREV</dfn>		0x00FF	/* Board Revision */</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_BINF_CCODE" data-ref="_M/SSB_SPROM1_BINF_CCODE">SSB_SPROM1_BINF_CCODE</dfn>		0x0F00	/* Country Code */</u></td></tr>
<tr><th id="201">201</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_BINF_CCODE_SHIFT" data-ref="_M/SSB_SPROM1_BINF_CCODE_SHIFT">SSB_SPROM1_BINF_CCODE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="202">202</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_BINF_ANTBG" data-ref="_M/SSB_SPROM1_BINF_ANTBG">SSB_SPROM1_BINF_ANTBG</dfn>		0x3000	/* Available B-PHY and G-PHY antennas */</u></td></tr>
<tr><th id="203">203</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_BINF_ANTBG_SHIFT" data-ref="_M/SSB_SPROM1_BINF_ANTBG_SHIFT">SSB_SPROM1_BINF_ANTBG_SHIFT</dfn>	12</u></td></tr>
<tr><th id="204">204</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_BINF_ANTA" data-ref="_M/SSB_SPROM1_BINF_ANTA">SSB_SPROM1_BINF_ANTA</dfn>		0xC000	/* Available A-PHY antennas */</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_BINF_ANTA_SHIFT" data-ref="_M/SSB_SPROM1_BINF_ANTA_SHIFT">SSB_SPROM1_BINF_ANTA_SHIFT</dfn>	14</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_PA0B0" data-ref="_M/SSB_SPROM1_PA0B0">SSB_SPROM1_PA0B0</dfn>		0x005E</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_PA0B1" data-ref="_M/SSB_SPROM1_PA0B1">SSB_SPROM1_PA0B1</dfn>		0x0060</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_PA0B2" data-ref="_M/SSB_SPROM1_PA0B2">SSB_SPROM1_PA0B2</dfn>		0x0062</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_GPIOA" data-ref="_M/SSB_SPROM1_GPIOA">SSB_SPROM1_GPIOA</dfn>		0x0064	/* General Purpose IO pins 0 and 1 */</u></td></tr>
<tr><th id="210">210</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_GPIOA_P0" data-ref="_M/SSB_SPROM1_GPIOA_P0">SSB_SPROM1_GPIOA_P0</dfn>		0x00FF	/* Pin 0 */</u></td></tr>
<tr><th id="211">211</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_GPIOA_P1" data-ref="_M/SSB_SPROM1_GPIOA_P1">SSB_SPROM1_GPIOA_P1</dfn>		0xFF00	/* Pin 1 */</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_GPIOA_P1_SHIFT" data-ref="_M/SSB_SPROM1_GPIOA_P1_SHIFT">SSB_SPROM1_GPIOA_P1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_GPIOB" data-ref="_M/SSB_SPROM1_GPIOB">SSB_SPROM1_GPIOB</dfn>		0x0066	/* General Purpuse IO pins 2 and 3 */</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_GPIOB_P2" data-ref="_M/SSB_SPROM1_GPIOB_P2">SSB_SPROM1_GPIOB_P2</dfn>		0x00FF	/* Pin 2 */</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_GPIOB_P3" data-ref="_M/SSB_SPROM1_GPIOB_P3">SSB_SPROM1_GPIOB_P3</dfn>		0xFF00	/* Pin 3 */</u></td></tr>
<tr><th id="216">216</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_GPIOB_P3_SHIFT" data-ref="_M/SSB_SPROM1_GPIOB_P3_SHIFT">SSB_SPROM1_GPIOB_P3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_MAXPWR" data-ref="_M/SSB_SPROM1_MAXPWR">SSB_SPROM1_MAXPWR</dfn>		0x0068	/* Power Amplifier Max Power */</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_MAXPWR_BG" data-ref="_M/SSB_SPROM1_MAXPWR_BG">SSB_SPROM1_MAXPWR_BG</dfn>		0x00FF	/* B-PHY and G-PHY (in dBm Q5.2) */</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_MAXPWR_A" data-ref="_M/SSB_SPROM1_MAXPWR_A">SSB_SPROM1_MAXPWR_A</dfn>		0xFF00	/* A-PHY (in dBm Q5.2) */</u></td></tr>
<tr><th id="220">220</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_MAXPWR_A_SHIFT" data-ref="_M/SSB_SPROM1_MAXPWR_A_SHIFT">SSB_SPROM1_MAXPWR_A_SHIFT</dfn>	8</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_PA1B0" data-ref="_M/SSB_SPROM1_PA1B0">SSB_SPROM1_PA1B0</dfn>		0x006A</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_PA1B1" data-ref="_M/SSB_SPROM1_PA1B1">SSB_SPROM1_PA1B1</dfn>		0x006C</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_PA1B2" data-ref="_M/SSB_SPROM1_PA1B2">SSB_SPROM1_PA1B2</dfn>		0x006E</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_ITSSI" data-ref="_M/SSB_SPROM1_ITSSI">SSB_SPROM1_ITSSI</dfn>		0x0070	/* Idle TSSI Target */</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ITSSI_BG" data-ref="_M/SSB_SPROM1_ITSSI_BG">SSB_SPROM1_ITSSI_BG</dfn>		0x00FF	/* B-PHY and G-PHY*/</u></td></tr>
<tr><th id="226">226</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ITSSI_A" data-ref="_M/SSB_SPROM1_ITSSI_A">SSB_SPROM1_ITSSI_A</dfn>		0xFF00	/* A-PHY */</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_ITSSI_A_SHIFT" data-ref="_M/SSB_SPROM1_ITSSI_A_SHIFT">SSB_SPROM1_ITSSI_A_SHIFT</dfn>	8</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_BFLLO" data-ref="_M/SSB_SPROM1_BFLLO">SSB_SPROM1_BFLLO</dfn>		0x0072	/* Boardflags (low 16 bits) */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_AGAIN" data-ref="_M/SSB_SPROM1_AGAIN">SSB_SPROM1_AGAIN</dfn>		0x0074	/* Antenna Gain (in dBm Q5.2) */</u></td></tr>
<tr><th id="230">230</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_AGAIN_BG" data-ref="_M/SSB_SPROM1_AGAIN_BG">SSB_SPROM1_AGAIN_BG</dfn>		0x00FF	/* B-PHY and G-PHY */</u></td></tr>
<tr><th id="231">231</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_AGAIN_BG_SHIFT" data-ref="_M/SSB_SPROM1_AGAIN_BG_SHIFT">SSB_SPROM1_AGAIN_BG_SHIFT</dfn>	0</u></td></tr>
<tr><th id="232">232</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_AGAIN_A" data-ref="_M/SSB_SPROM1_AGAIN_A">SSB_SPROM1_AGAIN_A</dfn>		0xFF00	/* A-PHY */</u></td></tr>
<tr><th id="233">233</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM1_AGAIN_A_SHIFT" data-ref="_M/SSB_SPROM1_AGAIN_A_SHIFT">SSB_SPROM1_AGAIN_A_SHIFT</dfn>	8</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM1_CCODE" data-ref="_M/SSB_SPROM1_CCODE">SSB_SPROM1_CCODE</dfn>		0x0076</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* SPROM Revision 2 (inherits from rev 1) */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_BFLHI" data-ref="_M/SSB_SPROM2_BFLHI">SSB_SPROM2_BFLHI</dfn>		0x0038	/* Boardflags (high 16 bits) */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_MAXP_A" data-ref="_M/SSB_SPROM2_MAXP_A">SSB_SPROM2_MAXP_A</dfn>		0x003A	/* A-PHY Max Power */</u></td></tr>
<tr><th id="239">239</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM2_MAXP_A_HI" data-ref="_M/SSB_SPROM2_MAXP_A_HI">SSB_SPROM2_MAXP_A_HI</dfn>		0x00FF	/* Max Power High */</u></td></tr>
<tr><th id="240">240</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM2_MAXP_A_LO" data-ref="_M/SSB_SPROM2_MAXP_A_LO">SSB_SPROM2_MAXP_A_LO</dfn>		0xFF00	/* Max Power Low */</u></td></tr>
<tr><th id="241">241</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM2_MAXP_A_LO_SHIFT" data-ref="_M/SSB_SPROM2_MAXP_A_LO_SHIFT">SSB_SPROM2_MAXP_A_LO_SHIFT</dfn>	8</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_PA1LOB0" data-ref="_M/SSB_SPROM2_PA1LOB0">SSB_SPROM2_PA1LOB0</dfn>		0x003C	/* A-PHY PowerAmplifier Low Settings */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_PA1LOB1" data-ref="_M/SSB_SPROM2_PA1LOB1">SSB_SPROM2_PA1LOB1</dfn>		0x003E	/* A-PHY PowerAmplifier Low Settings */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_PA1LOB2" data-ref="_M/SSB_SPROM2_PA1LOB2">SSB_SPROM2_PA1LOB2</dfn>		0x0040	/* A-PHY PowerAmplifier Low Settings */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_PA1HIB0" data-ref="_M/SSB_SPROM2_PA1HIB0">SSB_SPROM2_PA1HIB0</dfn>		0x0042	/* A-PHY PowerAmplifier High Settings */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_PA1HIB1" data-ref="_M/SSB_SPROM2_PA1HIB1">SSB_SPROM2_PA1HIB1</dfn>		0x0044	/* A-PHY PowerAmplifier High Settings */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_PA1HIB2" data-ref="_M/SSB_SPROM2_PA1HIB2">SSB_SPROM2_PA1HIB2</dfn>		0x0046	/* A-PHY PowerAmplifier High Settings */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_OPO" data-ref="_M/SSB_SPROM2_OPO">SSB_SPROM2_OPO</dfn>			0x0078	/* OFDM Power Offset from CCK Level */</u></td></tr>
<tr><th id="249">249</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM2_OPO_VALUE" data-ref="_M/SSB_SPROM2_OPO_VALUE">SSB_SPROM2_OPO_VALUE</dfn>		0x00FF</u></td></tr>
<tr><th id="250">250</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM2_OPO_UNUSED" data-ref="_M/SSB_SPROM2_OPO_UNUSED">SSB_SPROM2_OPO_UNUSED</dfn>		0xFF00</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM2_CCODE" data-ref="_M/SSB_SPROM2_CCODE">SSB_SPROM2_CCODE</dfn>		0x007C	/* Two char Country Code */</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i>/* SPROM Revision 3 (inherits most data from rev 2) */</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM3_OFDMAPO" data-ref="_M/SSB_SPROM3_OFDMAPO">SSB_SPROM3_OFDMAPO</dfn>		0x002C	/* A-PHY OFDM Mid Power Offset (4 bytes, BigEndian) */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM3_OFDMALPO" data-ref="_M/SSB_SPROM3_OFDMALPO">SSB_SPROM3_OFDMALPO</dfn>		0x0030	/* A-PHY OFDM Low Power Offset (4 bytes, BigEndian) */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM3_OFDMAHPO" data-ref="_M/SSB_SPROM3_OFDMAHPO">SSB_SPROM3_OFDMAHPO</dfn>		0x0034	/* A-PHY OFDM High Power Offset (4 bytes, BigEndian) */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM3_GPIOLDC" data-ref="_M/SSB_SPROM3_GPIOLDC">SSB_SPROM3_GPIOLDC</dfn>		0x0042	/* GPIO LED Powersave Duty Cycle (4 bytes, BigEndian) */</u></td></tr>
<tr><th id="258">258</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_GPIOLDC_OFF" data-ref="_M/SSB_SPROM3_GPIOLDC_OFF">SSB_SPROM3_GPIOLDC_OFF</dfn>		0x0000FF00	/* Off Count */</u></td></tr>
<tr><th id="259">259</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_GPIOLDC_OFF_SHIFT" data-ref="_M/SSB_SPROM3_GPIOLDC_OFF_SHIFT">SSB_SPROM3_GPIOLDC_OFF_SHIFT</dfn>	8</u></td></tr>
<tr><th id="260">260</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_GPIOLDC_ON" data-ref="_M/SSB_SPROM3_GPIOLDC_ON">SSB_SPROM3_GPIOLDC_ON</dfn>		0x00FF0000	/* On Count */</u></td></tr>
<tr><th id="261">261</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_GPIOLDC_ON_SHIFT" data-ref="_M/SSB_SPROM3_GPIOLDC_ON_SHIFT">SSB_SPROM3_GPIOLDC_ON_SHIFT</dfn>	16</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM3_IL0MAC" data-ref="_M/SSB_SPROM3_IL0MAC">SSB_SPROM3_IL0MAC</dfn>		0x004A	/* 6 bytes MAC address for 802.11b/g */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM3_CCKPO" data-ref="_M/SSB_SPROM3_CCKPO">SSB_SPROM3_CCKPO</dfn>		0x0078	/* CCK Power Offset */</u></td></tr>
<tr><th id="264">264</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_CCKPO_1M" data-ref="_M/SSB_SPROM3_CCKPO_1M">SSB_SPROM3_CCKPO_1M</dfn>		0x000F	/* 1M Rate PO */</u></td></tr>
<tr><th id="265">265</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_CCKPO_2M" data-ref="_M/SSB_SPROM3_CCKPO_2M">SSB_SPROM3_CCKPO_2M</dfn>		0x00F0	/* 2M Rate PO */</u></td></tr>
<tr><th id="266">266</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_CCKPO_2M_SHIFT" data-ref="_M/SSB_SPROM3_CCKPO_2M_SHIFT">SSB_SPROM3_CCKPO_2M_SHIFT</dfn>	4</u></td></tr>
<tr><th id="267">267</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_CCKPO_55M" data-ref="_M/SSB_SPROM3_CCKPO_55M">SSB_SPROM3_CCKPO_55M</dfn>		0x0F00	/* 5.5M Rate PO */</u></td></tr>
<tr><th id="268">268</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_CCKPO_55M_SHIFT" data-ref="_M/SSB_SPROM3_CCKPO_55M_SHIFT">SSB_SPROM3_CCKPO_55M_SHIFT</dfn>	8</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_CCKPO_11M" data-ref="_M/SSB_SPROM3_CCKPO_11M">SSB_SPROM3_CCKPO_11M</dfn>		0xF000	/* 11M Rate PO */</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_CCKPO_11M_SHIFT" data-ref="_M/SSB_SPROM3_CCKPO_11M_SHIFT">SSB_SPROM3_CCKPO_11M_SHIFT</dfn>	12</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM3_OFDMGPO" data-ref="_M/SSB_SPROM3_OFDMGPO">SSB_SPROM3_OFDMGPO</dfn>		0x107A	/* G-PHY OFDM Power Offset (4 bytes, BigEndian) */</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* SPROM Revision 4 */</i></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_BOARDREV" data-ref="_M/SSB_SPROM4_BOARDREV">SSB_SPROM4_BOARDREV</dfn>		0x0042	/* Board revision */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_BFLLO" data-ref="_M/SSB_SPROM4_BFLLO">SSB_SPROM4_BFLLO</dfn>		0x0044	/* Boardflags (low 16 bits) */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_BFLHI" data-ref="_M/SSB_SPROM4_BFLHI">SSB_SPROM4_BFLHI</dfn>		0x0046  /* Board Flags Hi */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_BFL2LO" data-ref="_M/SSB_SPROM4_BFL2LO">SSB_SPROM4_BFL2LO</dfn>		0x0048	/* Board flags 2 (low 16 bits) */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_BFL2HI" data-ref="_M/SSB_SPROM4_BFL2HI">SSB_SPROM4_BFL2HI</dfn>		0x004A	/* Board flags 2 Hi */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_IL0MAC" data-ref="_M/SSB_SPROM4_IL0MAC">SSB_SPROM4_IL0MAC</dfn>		0x004C	/* 6 byte MAC address for a/b/g/n */</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_CCODE" data-ref="_M/SSB_SPROM4_CCODE">SSB_SPROM4_CCODE</dfn>		0x0052	/* Country Code (2 bytes) */</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_GPIOA" data-ref="_M/SSB_SPROM4_GPIOA">SSB_SPROM4_GPIOA</dfn>		0x0056	/* Gen. Purpose IO # 0 and 1 */</u></td></tr>
<tr><th id="282">282</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_GPIOA_P0" data-ref="_M/SSB_SPROM4_GPIOA_P0">SSB_SPROM4_GPIOA_P0</dfn>		0x00FF	/* Pin 0 */</u></td></tr>
<tr><th id="283">283</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_GPIOA_P1" data-ref="_M/SSB_SPROM4_GPIOA_P1">SSB_SPROM4_GPIOA_P1</dfn>		0xFF00	/* Pin 1 */</u></td></tr>
<tr><th id="284">284</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_GPIOA_P1_SHIFT" data-ref="_M/SSB_SPROM4_GPIOA_P1_SHIFT">SSB_SPROM4_GPIOA_P1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_GPIOB" data-ref="_M/SSB_SPROM4_GPIOB">SSB_SPROM4_GPIOB</dfn>		0x0058	/* Gen. Purpose IO # 2 and 3 */</u></td></tr>
<tr><th id="286">286</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_GPIOB_P2" data-ref="_M/SSB_SPROM4_GPIOB_P2">SSB_SPROM4_GPIOB_P2</dfn>		0x00FF	/* Pin 2 */</u></td></tr>
<tr><th id="287">287</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_GPIOB_P3" data-ref="_M/SSB_SPROM4_GPIOB_P3">SSB_SPROM4_GPIOB_P3</dfn>		0xFF00	/* Pin 3 */</u></td></tr>
<tr><th id="288">288</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_GPIOB_P3_SHIFT" data-ref="_M/SSB_SPROM4_GPIOB_P3_SHIFT">SSB_SPROM4_GPIOB_P3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_ETHPHY" data-ref="_M/SSB_SPROM4_ETHPHY">SSB_SPROM4_ETHPHY</dfn>		0x005A	/* Ethernet PHY settings ?? */</u></td></tr>
<tr><th id="290">290</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ETHPHY_ET0A" data-ref="_M/SSB_SPROM4_ETHPHY_ET0A">SSB_SPROM4_ETHPHY_ET0A</dfn>		0x001F	/* MII Address for enet0 */</u></td></tr>
<tr><th id="291">291</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ETHPHY_ET1A" data-ref="_M/SSB_SPROM4_ETHPHY_ET1A">SSB_SPROM4_ETHPHY_ET1A</dfn>		0x03E0	/* MII Address for enet1 */</u></td></tr>
<tr><th id="292">292</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ETHPHY_ET1A_SHIFT" data-ref="_M/SSB_SPROM4_ETHPHY_ET1A_SHIFT">SSB_SPROM4_ETHPHY_ET1A_SHIFT</dfn>	5</u></td></tr>
<tr><th id="293">293</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ETHPHY_ET0M" data-ref="_M/SSB_SPROM4_ETHPHY_ET0M">SSB_SPROM4_ETHPHY_ET0M</dfn>		(1&lt;&lt;14)	/* MDIO for enet0 */</u></td></tr>
<tr><th id="294">294</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ETHPHY_ET1M" data-ref="_M/SSB_SPROM4_ETHPHY_ET1M">SSB_SPROM4_ETHPHY_ET1M</dfn>		(1&lt;&lt;15)	/* MDIO for enet1 */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_ANTAVAIL" data-ref="_M/SSB_SPROM4_ANTAVAIL">SSB_SPROM4_ANTAVAIL</dfn>		0x005C  /* Antenna available bitfields */</u></td></tr>
<tr><th id="296">296</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ANTAVAIL_BG" data-ref="_M/SSB_SPROM4_ANTAVAIL_BG">SSB_SPROM4_ANTAVAIL_BG</dfn>		0x00FF	/* B-PHY and G-PHY bitfield */</u></td></tr>
<tr><th id="297">297</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ANTAVAIL_BG_SHIFT" data-ref="_M/SSB_SPROM4_ANTAVAIL_BG_SHIFT">SSB_SPROM4_ANTAVAIL_BG_SHIFT</dfn>	0</u></td></tr>
<tr><th id="298">298</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ANTAVAIL_A" data-ref="_M/SSB_SPROM4_ANTAVAIL_A">SSB_SPROM4_ANTAVAIL_A</dfn>		0xFF00	/* A-PHY bitfield */</u></td></tr>
<tr><th id="299">299</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ANTAVAIL_A_SHIFT" data-ref="_M/SSB_SPROM4_ANTAVAIL_A_SHIFT">SSB_SPROM4_ANTAVAIL_A_SHIFT</dfn>	8</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_AGAIN01" data-ref="_M/SSB_SPROM4_AGAIN01">SSB_SPROM4_AGAIN01</dfn>		0x005E	/* Antenna Gain (in dBm Q5.2) */</u></td></tr>
<tr><th id="301">301</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN0" data-ref="_M/SSB_SPROM4_AGAIN0">SSB_SPROM4_AGAIN0</dfn>		0x00FF	/* Antenna 0 */</u></td></tr>
<tr><th id="302">302</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN0_SHIFT" data-ref="_M/SSB_SPROM4_AGAIN0_SHIFT">SSB_SPROM4_AGAIN0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="303">303</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN1" data-ref="_M/SSB_SPROM4_AGAIN1">SSB_SPROM4_AGAIN1</dfn>		0xFF00	/* Antenna 1 */</u></td></tr>
<tr><th id="304">304</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN1_SHIFT" data-ref="_M/SSB_SPROM4_AGAIN1_SHIFT">SSB_SPROM4_AGAIN1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_AGAIN23" data-ref="_M/SSB_SPROM4_AGAIN23">SSB_SPROM4_AGAIN23</dfn>		0x0060</u></td></tr>
<tr><th id="306">306</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN2" data-ref="_M/SSB_SPROM4_AGAIN2">SSB_SPROM4_AGAIN2</dfn>		0x00FF	/* Antenna 2 */</u></td></tr>
<tr><th id="307">307</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN2_SHIFT" data-ref="_M/SSB_SPROM4_AGAIN2_SHIFT">SSB_SPROM4_AGAIN2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="308">308</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN3" data-ref="_M/SSB_SPROM4_AGAIN3">SSB_SPROM4_AGAIN3</dfn>		0xFF00	/* Antenna 3 */</u></td></tr>
<tr><th id="309">309</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_AGAIN3_SHIFT" data-ref="_M/SSB_SPROM4_AGAIN3_SHIFT">SSB_SPROM4_AGAIN3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G01" data-ref="_M/SSB_SPROM4_TXPID2G01">SSB_SPROM4_TXPID2G01</dfn>		0x0062 	/* TX Power Index 2GHz */</u></td></tr>
<tr><th id="311">311</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G0" data-ref="_M/SSB_SPROM4_TXPID2G0">SSB_SPROM4_TXPID2G0</dfn>		0x00FF</u></td></tr>
<tr><th id="312">312</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G0_SHIFT" data-ref="_M/SSB_SPROM4_TXPID2G0_SHIFT">SSB_SPROM4_TXPID2G0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="313">313</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G1" data-ref="_M/SSB_SPROM4_TXPID2G1">SSB_SPROM4_TXPID2G1</dfn>		0xFF00</u></td></tr>
<tr><th id="314">314</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G1_SHIFT" data-ref="_M/SSB_SPROM4_TXPID2G1_SHIFT">SSB_SPROM4_TXPID2G1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G23" data-ref="_M/SSB_SPROM4_TXPID2G23">SSB_SPROM4_TXPID2G23</dfn>		0x0064 	/* TX Power Index 2GHz */</u></td></tr>
<tr><th id="316">316</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G2" data-ref="_M/SSB_SPROM4_TXPID2G2">SSB_SPROM4_TXPID2G2</dfn>		0x00FF</u></td></tr>
<tr><th id="317">317</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G2_SHIFT" data-ref="_M/SSB_SPROM4_TXPID2G2_SHIFT">SSB_SPROM4_TXPID2G2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="318">318</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G3" data-ref="_M/SSB_SPROM4_TXPID2G3">SSB_SPROM4_TXPID2G3</dfn>		0xFF00</u></td></tr>
<tr><th id="319">319</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID2G3_SHIFT" data-ref="_M/SSB_SPROM4_TXPID2G3_SHIFT">SSB_SPROM4_TXPID2G3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G01" data-ref="_M/SSB_SPROM4_TXPID5G01">SSB_SPROM4_TXPID5G01</dfn>		0x0066 	/* TX Power Index 5GHz middle subband */</u></td></tr>
<tr><th id="321">321</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G0" data-ref="_M/SSB_SPROM4_TXPID5G0">SSB_SPROM4_TXPID5G0</dfn>		0x00FF</u></td></tr>
<tr><th id="322">322</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G0_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5G0_SHIFT">SSB_SPROM4_TXPID5G0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="323">323</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G1" data-ref="_M/SSB_SPROM4_TXPID5G1">SSB_SPROM4_TXPID5G1</dfn>		0xFF00</u></td></tr>
<tr><th id="324">324</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G1_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5G1_SHIFT">SSB_SPROM4_TXPID5G1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G23" data-ref="_M/SSB_SPROM4_TXPID5G23">SSB_SPROM4_TXPID5G23</dfn>		0x0068 	/* TX Power Index 5GHz middle subband */</u></td></tr>
<tr><th id="326">326</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G2" data-ref="_M/SSB_SPROM4_TXPID5G2">SSB_SPROM4_TXPID5G2</dfn>		0x00FF</u></td></tr>
<tr><th id="327">327</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G2_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5G2_SHIFT">SSB_SPROM4_TXPID5G2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="328">328</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G3" data-ref="_M/SSB_SPROM4_TXPID5G3">SSB_SPROM4_TXPID5G3</dfn>		0xFF00</u></td></tr>
<tr><th id="329">329</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5G3_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5G3_SHIFT">SSB_SPROM4_TXPID5G3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL01" data-ref="_M/SSB_SPROM4_TXPID5GL01">SSB_SPROM4_TXPID5GL01</dfn>		0x006A 	/* TX Power Index 5GHz low subband */</u></td></tr>
<tr><th id="331">331</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL0" data-ref="_M/SSB_SPROM4_TXPID5GL0">SSB_SPROM4_TXPID5GL0</dfn>		0x00FF</u></td></tr>
<tr><th id="332">332</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL0_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GL0_SHIFT">SSB_SPROM4_TXPID5GL0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="333">333</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL1" data-ref="_M/SSB_SPROM4_TXPID5GL1">SSB_SPROM4_TXPID5GL1</dfn>		0xFF00</u></td></tr>
<tr><th id="334">334</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL1_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GL1_SHIFT">SSB_SPROM4_TXPID5GL1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL23" data-ref="_M/SSB_SPROM4_TXPID5GL23">SSB_SPROM4_TXPID5GL23</dfn>		0x006C 	/* TX Power Index 5GHz low subband */</u></td></tr>
<tr><th id="336">336</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL2" data-ref="_M/SSB_SPROM4_TXPID5GL2">SSB_SPROM4_TXPID5GL2</dfn>		0x00FF</u></td></tr>
<tr><th id="337">337</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL2_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GL2_SHIFT">SSB_SPROM4_TXPID5GL2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="338">338</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL3" data-ref="_M/SSB_SPROM4_TXPID5GL3">SSB_SPROM4_TXPID5GL3</dfn>		0xFF00</u></td></tr>
<tr><th id="339">339</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GL3_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GL3_SHIFT">SSB_SPROM4_TXPID5GL3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH01" data-ref="_M/SSB_SPROM4_TXPID5GH01">SSB_SPROM4_TXPID5GH01</dfn>		0x006E 	/* TX Power Index 5GHz high subband */</u></td></tr>
<tr><th id="341">341</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH0" data-ref="_M/SSB_SPROM4_TXPID5GH0">SSB_SPROM4_TXPID5GH0</dfn>		0x00FF</u></td></tr>
<tr><th id="342">342</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH0_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GH0_SHIFT">SSB_SPROM4_TXPID5GH0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="343">343</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH1" data-ref="_M/SSB_SPROM4_TXPID5GH1">SSB_SPROM4_TXPID5GH1</dfn>		0xFF00</u></td></tr>
<tr><th id="344">344</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH1_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GH1_SHIFT">SSB_SPROM4_TXPID5GH1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH23" data-ref="_M/SSB_SPROM4_TXPID5GH23">SSB_SPROM4_TXPID5GH23</dfn>		0x0070 	/* TX Power Index 5GHz high subband */</u></td></tr>
<tr><th id="346">346</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH2" data-ref="_M/SSB_SPROM4_TXPID5GH2">SSB_SPROM4_TXPID5GH2</dfn>		0x00FF</u></td></tr>
<tr><th id="347">347</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH2_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GH2_SHIFT">SSB_SPROM4_TXPID5GH2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="348">348</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH3" data-ref="_M/SSB_SPROM4_TXPID5GH3">SSB_SPROM4_TXPID5GH3</dfn>		0xFF00</u></td></tr>
<tr><th id="349">349</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_TXPID5GH3_SHIFT" data-ref="_M/SSB_SPROM4_TXPID5GH3_SHIFT">SSB_SPROM4_TXPID5GH3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><i>/* There are 4 blocks with power info sharing the same layout */</i></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PWR_INFO_CORE0" data-ref="_M/SSB_SPROM4_PWR_INFO_CORE0">SSB_SPROM4_PWR_INFO_CORE0</dfn>	0x0080</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PWR_INFO_CORE1" data-ref="_M/SSB_SPROM4_PWR_INFO_CORE1">SSB_SPROM4_PWR_INFO_CORE1</dfn>	0x00AE</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PWR_INFO_CORE2" data-ref="_M/SSB_SPROM4_PWR_INFO_CORE2">SSB_SPROM4_PWR_INFO_CORE2</dfn>	0x00DC</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PWR_INFO_CORE3" data-ref="_M/SSB_SPROM4_PWR_INFO_CORE3">SSB_SPROM4_PWR_INFO_CORE3</dfn>	0x010A</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_2G_MAXP_ITSSI" data-ref="_M/SSB_SPROM4_2G_MAXP_ITSSI">SSB_SPROM4_2G_MAXP_ITSSI</dfn>	0x00	/* 2 GHz ITSSI and 2 GHz Max Power */</u></td></tr>
<tr><th id="358">358</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_2G_MAXP" data-ref="_M/SSB_SPROM4_2G_MAXP">SSB_SPROM4_2G_MAXP</dfn>		0x00FF</u></td></tr>
<tr><th id="359">359</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_2G_ITSSI" data-ref="_M/SSB_SPROM4_2G_ITSSI">SSB_SPROM4_2G_ITSSI</dfn>		0xFF00</u></td></tr>
<tr><th id="360">360</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_2G_ITSSI_SHIFT" data-ref="_M/SSB_SPROM4_2G_ITSSI_SHIFT">SSB_SPROM4_2G_ITSSI_SHIFT</dfn>	8</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_2G_PA_0" data-ref="_M/SSB_SPROM4_2G_PA_0">SSB_SPROM4_2G_PA_0</dfn>		0x02	/* 2 GHz power amp */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_2G_PA_1" data-ref="_M/SSB_SPROM4_2G_PA_1">SSB_SPROM4_2G_PA_1</dfn>		0x04</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_2G_PA_2" data-ref="_M/SSB_SPROM4_2G_PA_2">SSB_SPROM4_2G_PA_2</dfn>		0x06</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_2G_PA_3" data-ref="_M/SSB_SPROM4_2G_PA_3">SSB_SPROM4_2G_PA_3</dfn>		0x08</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5G_MAXP_ITSSI" data-ref="_M/SSB_SPROM4_5G_MAXP_ITSSI">SSB_SPROM4_5G_MAXP_ITSSI</dfn>	0x0A	/* 5 GHz ITSSI and 5.3 GHz Max Power */</u></td></tr>
<tr><th id="366">366</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_5G_MAXP" data-ref="_M/SSB_SPROM4_5G_MAXP">SSB_SPROM4_5G_MAXP</dfn>		0x00FF</u></td></tr>
<tr><th id="367">367</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_5G_ITSSI" data-ref="_M/SSB_SPROM4_5G_ITSSI">SSB_SPROM4_5G_ITSSI</dfn>		0xFF00</u></td></tr>
<tr><th id="368">368</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_5G_ITSSI_SHIFT" data-ref="_M/SSB_SPROM4_5G_ITSSI_SHIFT">SSB_SPROM4_5G_ITSSI_SHIFT</dfn>	8</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GHL_MAXP" data-ref="_M/SSB_SPROM4_5GHL_MAXP">SSB_SPROM4_5GHL_MAXP</dfn>		0x0C	/* 5.2 GHz and 5.8 GHz Max Power */</u></td></tr>
<tr><th id="370">370</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_5GH_MAXP" data-ref="_M/SSB_SPROM4_5GH_MAXP">SSB_SPROM4_5GH_MAXP</dfn>		0x00FF</u></td></tr>
<tr><th id="371">371</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_5GL_MAXP" data-ref="_M/SSB_SPROM4_5GL_MAXP">SSB_SPROM4_5GL_MAXP</dfn>		0xFF00</u></td></tr>
<tr><th id="372">372</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_5GL_MAXP_SHIFT" data-ref="_M/SSB_SPROM4_5GL_MAXP_SHIFT">SSB_SPROM4_5GL_MAXP_SHIFT</dfn>	8</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5G_PA_0" data-ref="_M/SSB_SPROM4_5G_PA_0">SSB_SPROM4_5G_PA_0</dfn>		0x0E	/* 5.3 GHz power amp */</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5G_PA_1" data-ref="_M/SSB_SPROM4_5G_PA_1">SSB_SPROM4_5G_PA_1</dfn>		0x10</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5G_PA_2" data-ref="_M/SSB_SPROM4_5G_PA_2">SSB_SPROM4_5G_PA_2</dfn>		0x12</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5G_PA_3" data-ref="_M/SSB_SPROM4_5G_PA_3">SSB_SPROM4_5G_PA_3</dfn>		0x14</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GL_PA_0" data-ref="_M/SSB_SPROM4_5GL_PA_0">SSB_SPROM4_5GL_PA_0</dfn>		0x16	/* 5.2 GHz power amp */</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GL_PA_1" data-ref="_M/SSB_SPROM4_5GL_PA_1">SSB_SPROM4_5GL_PA_1</dfn>		0x18</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GL_PA_2" data-ref="_M/SSB_SPROM4_5GL_PA_2">SSB_SPROM4_5GL_PA_2</dfn>		0x1A</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GL_PA_3" data-ref="_M/SSB_SPROM4_5GL_PA_3">SSB_SPROM4_5GL_PA_3</dfn>		0x1C</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GH_PA_0" data-ref="_M/SSB_SPROM4_5GH_PA_0">SSB_SPROM4_5GH_PA_0</dfn>		0x1E	/* 5.8 GHz power amp */</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GH_PA_1" data-ref="_M/SSB_SPROM4_5GH_PA_1">SSB_SPROM4_5GH_PA_1</dfn>		0x20</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GH_PA_2" data-ref="_M/SSB_SPROM4_5GH_PA_2">SSB_SPROM4_5GH_PA_2</dfn>		0x22</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_5GH_PA_3" data-ref="_M/SSB_SPROM4_5GH_PA_3">SSB_SPROM4_5GH_PA_3</dfn>		0x24</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i>/* TODO: Make it deprecated */</i></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_MAXP_BG" data-ref="_M/SSB_SPROM4_MAXP_BG">SSB_SPROM4_MAXP_BG</dfn>		0x0080  /* Max Power BG in path 1 */</u></td></tr>
<tr><th id="388">388</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_MAXP_BG_MASK" data-ref="_M/SSB_SPROM4_MAXP_BG_MASK">SSB_SPROM4_MAXP_BG_MASK</dfn>	0x00FF  /* Mask for Max Power BG */</u></td></tr>
<tr><th id="389">389</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ITSSI_BG" data-ref="_M/SSB_SPROM4_ITSSI_BG">SSB_SPROM4_ITSSI_BG</dfn>		0xFF00	/* Mask for path 1 itssi_bg */</u></td></tr>
<tr><th id="390">390</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ITSSI_BG_SHIFT" data-ref="_M/SSB_SPROM4_ITSSI_BG_SHIFT">SSB_SPROM4_ITSSI_BG_SHIFT</dfn>	8</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_MAXP_A" data-ref="_M/SSB_SPROM4_MAXP_A">SSB_SPROM4_MAXP_A</dfn>		0x008A  /* Max Power A in path 1 */</u></td></tr>
<tr><th id="392">392</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_MAXP_A_MASK" data-ref="_M/SSB_SPROM4_MAXP_A_MASK">SSB_SPROM4_MAXP_A_MASK</dfn>		0x00FF  /* Mask for Max Power A */</u></td></tr>
<tr><th id="393">393</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ITSSI_A" data-ref="_M/SSB_SPROM4_ITSSI_A">SSB_SPROM4_ITSSI_A</dfn>		0xFF00	/* Mask for path 1 itssi_a */</u></td></tr>
<tr><th id="394">394</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM4_ITSSI_A_SHIFT" data-ref="_M/SSB_SPROM4_ITSSI_A_SHIFT">SSB_SPROM4_ITSSI_A_SHIFT</dfn>	8</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PA0B0" data-ref="_M/SSB_SPROM4_PA0B0">SSB_SPROM4_PA0B0</dfn>		0x0082	/* The paXbY locations are */</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PA0B1" data-ref="_M/SSB_SPROM4_PA0B1">SSB_SPROM4_PA0B1</dfn>		0x0084	/*   only guesses */</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PA0B2" data-ref="_M/SSB_SPROM4_PA0B2">SSB_SPROM4_PA0B2</dfn>		0x0086</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PA1B0" data-ref="_M/SSB_SPROM4_PA1B0">SSB_SPROM4_PA1B0</dfn>		0x008E</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PA1B1" data-ref="_M/SSB_SPROM4_PA1B1">SSB_SPROM4_PA1B1</dfn>		0x0090</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM4_PA1B2" data-ref="_M/SSB_SPROM4_PA1B2">SSB_SPROM4_PA1B2</dfn>		0x0092</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><i>/* SPROM Revision 5 (inherits most data from rev 4) */</i></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_CCODE" data-ref="_M/SSB_SPROM5_CCODE">SSB_SPROM5_CCODE</dfn>		0x0044	/* Country Code (2 bytes) */</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_BFLLO" data-ref="_M/SSB_SPROM5_BFLLO">SSB_SPROM5_BFLLO</dfn>		0x004A	/* Boardflags (low 16 bits) */</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_BFLHI" data-ref="_M/SSB_SPROM5_BFLHI">SSB_SPROM5_BFLHI</dfn>		0x004C  /* Board Flags Hi */</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_BFL2LO" data-ref="_M/SSB_SPROM5_BFL2LO">SSB_SPROM5_BFL2LO</dfn>		0x004E	/* Board flags 2 (low 16 bits) */</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_BFL2HI" data-ref="_M/SSB_SPROM5_BFL2HI">SSB_SPROM5_BFL2HI</dfn>		0x0050	/* Board flags 2 Hi */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_IL0MAC" data-ref="_M/SSB_SPROM5_IL0MAC">SSB_SPROM5_IL0MAC</dfn>		0x0052	/* 6 byte MAC address for a/b/g/n */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_GPIOA" data-ref="_M/SSB_SPROM5_GPIOA">SSB_SPROM5_GPIOA</dfn>		0x0076	/* Gen. Purpose IO # 0 and 1 */</u></td></tr>
<tr><th id="410">410</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM5_GPIOA_P0" data-ref="_M/SSB_SPROM5_GPIOA_P0">SSB_SPROM5_GPIOA_P0</dfn>		0x00FF	/* Pin 0 */</u></td></tr>
<tr><th id="411">411</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM5_GPIOA_P1" data-ref="_M/SSB_SPROM5_GPIOA_P1">SSB_SPROM5_GPIOA_P1</dfn>		0xFF00	/* Pin 1 */</u></td></tr>
<tr><th id="412">412</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM5_GPIOA_P1_SHIFT" data-ref="_M/SSB_SPROM5_GPIOA_P1_SHIFT">SSB_SPROM5_GPIOA_P1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM5_GPIOB" data-ref="_M/SSB_SPROM5_GPIOB">SSB_SPROM5_GPIOB</dfn>		0x0078	/* Gen. Purpose IO # 2 and 3 */</u></td></tr>
<tr><th id="414">414</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM5_GPIOB_P2" data-ref="_M/SSB_SPROM5_GPIOB_P2">SSB_SPROM5_GPIOB_P2</dfn>		0x00FF	/* Pin 2 */</u></td></tr>
<tr><th id="415">415</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM5_GPIOB_P3" data-ref="_M/SSB_SPROM5_GPIOB_P3">SSB_SPROM5_GPIOB_P3</dfn>		0xFF00	/* Pin 3 */</u></td></tr>
<tr><th id="416">416</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM5_GPIOB_P3_SHIFT" data-ref="_M/SSB_SPROM5_GPIOB_P3_SHIFT">SSB_SPROM5_GPIOB_P3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><i>/* SPROM Revision 8 */</i></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_BOARDREV" data-ref="_M/SSB_SPROM8_BOARDREV">SSB_SPROM8_BOARDREV</dfn>		0x0082	/* Board revision */</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_BFLLO" data-ref="_M/SSB_SPROM8_BFLLO">SSB_SPROM8_BFLLO</dfn>		0x0084	/* Board flags (bits 0-15) */</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_BFLHI" data-ref="_M/SSB_SPROM8_BFLHI">SSB_SPROM8_BFLHI</dfn>		0x0086	/* Board flags (bits 16-31) */</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_BFL2LO" data-ref="_M/SSB_SPROM8_BFL2LO">SSB_SPROM8_BFL2LO</dfn>		0x0088	/* Board flags (bits 32-47) */</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_BFL2HI" data-ref="_M/SSB_SPROM8_BFL2HI">SSB_SPROM8_BFL2HI</dfn>		0x008A	/* Board flags (bits 48-63) */</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_IL0MAC" data-ref="_M/SSB_SPROM8_IL0MAC">SSB_SPROM8_IL0MAC</dfn>		0x008C	/* 6 byte MAC address */</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_CCODE" data-ref="_M/SSB_SPROM8_CCODE">SSB_SPROM8_CCODE</dfn>		0x0092	/* 2 byte country code */</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_GPIOA" data-ref="_M/SSB_SPROM8_GPIOA">SSB_SPROM8_GPIOA</dfn>		0x0096	/*Gen. Purpose IO # 0 and 1 */</u></td></tr>
<tr><th id="427">427</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_GPIOA_P0" data-ref="_M/SSB_SPROM8_GPIOA_P0">SSB_SPROM8_GPIOA_P0</dfn>		0x00FF	/* Pin 0 */</u></td></tr>
<tr><th id="428">428</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_GPIOA_P1" data-ref="_M/SSB_SPROM8_GPIOA_P1">SSB_SPROM8_GPIOA_P1</dfn>		0xFF00	/* Pin 1 */</u></td></tr>
<tr><th id="429">429</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_GPIOA_P1_SHIFT" data-ref="_M/SSB_SPROM8_GPIOA_P1_SHIFT">SSB_SPROM8_GPIOA_P1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_GPIOB" data-ref="_M/SSB_SPROM8_GPIOB">SSB_SPROM8_GPIOB</dfn>		0x0098	/* Gen. Purpose IO # 2 and 3 */</u></td></tr>
<tr><th id="431">431</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_GPIOB_P2" data-ref="_M/SSB_SPROM8_GPIOB_P2">SSB_SPROM8_GPIOB_P2</dfn>		0x00FF	/* Pin 2 */</u></td></tr>
<tr><th id="432">432</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_GPIOB_P3" data-ref="_M/SSB_SPROM8_GPIOB_P3">SSB_SPROM8_GPIOB_P3</dfn>		0xFF00	/* Pin 3 */</u></td></tr>
<tr><th id="433">433</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_GPIOB_P3_SHIFT" data-ref="_M/SSB_SPROM8_GPIOB_P3_SHIFT">SSB_SPROM8_GPIOB_P3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_LEDDC" data-ref="_M/SSB_SPROM8_LEDDC">SSB_SPROM8_LEDDC</dfn>		0x009A</u></td></tr>
<tr><th id="435">435</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_LEDDC_ON" data-ref="_M/SSB_SPROM8_LEDDC_ON">SSB_SPROM8_LEDDC_ON</dfn>		0xFF00	/* oncount */</u></td></tr>
<tr><th id="436">436</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_LEDDC_ON_SHIFT" data-ref="_M/SSB_SPROM8_LEDDC_ON_SHIFT">SSB_SPROM8_LEDDC_ON_SHIFT</dfn>	8</u></td></tr>
<tr><th id="437">437</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_LEDDC_OFF" data-ref="_M/SSB_SPROM8_LEDDC_OFF">SSB_SPROM8_LEDDC_OFF</dfn>		0x00FF	/* offcount */</u></td></tr>
<tr><th id="438">438</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_LEDDC_OFF_SHIFT" data-ref="_M/SSB_SPROM8_LEDDC_OFF_SHIFT">SSB_SPROM8_LEDDC_OFF_SHIFT</dfn>	0</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_ANTAVAIL" data-ref="_M/SSB_SPROM8_ANTAVAIL">SSB_SPROM8_ANTAVAIL</dfn>		0x009C  /* Antenna available bitfields*/</u></td></tr>
<tr><th id="440">440</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ANTAVAIL_A" data-ref="_M/SSB_SPROM8_ANTAVAIL_A">SSB_SPROM8_ANTAVAIL_A</dfn>		0xFF00	/* A-PHY bitfield */</u></td></tr>
<tr><th id="441">441</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ANTAVAIL_A_SHIFT" data-ref="_M/SSB_SPROM8_ANTAVAIL_A_SHIFT">SSB_SPROM8_ANTAVAIL_A_SHIFT</dfn>	8</u></td></tr>
<tr><th id="442">442</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ANTAVAIL_BG" data-ref="_M/SSB_SPROM8_ANTAVAIL_BG">SSB_SPROM8_ANTAVAIL_BG</dfn>		0x00FF	/* B-PHY and G-PHY bitfield */</u></td></tr>
<tr><th id="443">443</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ANTAVAIL_BG_SHIFT" data-ref="_M/SSB_SPROM8_ANTAVAIL_BG_SHIFT">SSB_SPROM8_ANTAVAIL_BG_SHIFT</dfn>	0</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_AGAIN01" data-ref="_M/SSB_SPROM8_AGAIN01">SSB_SPROM8_AGAIN01</dfn>		0x009E	/* Antenna Gain (in dBm Q5.2) */</u></td></tr>
<tr><th id="445">445</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN0" data-ref="_M/SSB_SPROM8_AGAIN0">SSB_SPROM8_AGAIN0</dfn>		0x00FF	/* Antenna 0 */</u></td></tr>
<tr><th id="446">446</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN0_SHIFT" data-ref="_M/SSB_SPROM8_AGAIN0_SHIFT">SSB_SPROM8_AGAIN0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="447">447</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN1" data-ref="_M/SSB_SPROM8_AGAIN1">SSB_SPROM8_AGAIN1</dfn>		0xFF00	/* Antenna 1 */</u></td></tr>
<tr><th id="448">448</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN1_SHIFT" data-ref="_M/SSB_SPROM8_AGAIN1_SHIFT">SSB_SPROM8_AGAIN1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_AGAIN23" data-ref="_M/SSB_SPROM8_AGAIN23">SSB_SPROM8_AGAIN23</dfn>		0x00A0</u></td></tr>
<tr><th id="450">450</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN2" data-ref="_M/SSB_SPROM8_AGAIN2">SSB_SPROM8_AGAIN2</dfn>		0x00FF	/* Antenna 2 */</u></td></tr>
<tr><th id="451">451</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN2_SHIFT" data-ref="_M/SSB_SPROM8_AGAIN2_SHIFT">SSB_SPROM8_AGAIN2_SHIFT</dfn>	0</u></td></tr>
<tr><th id="452">452</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN3" data-ref="_M/SSB_SPROM8_AGAIN3">SSB_SPROM8_AGAIN3</dfn>		0xFF00	/* Antenna 3 */</u></td></tr>
<tr><th id="453">453</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_AGAIN3_SHIFT" data-ref="_M/SSB_SPROM8_AGAIN3_SHIFT">SSB_SPROM8_AGAIN3_SHIFT</dfn>	8</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_TXRXC" data-ref="_M/SSB_SPROM8_TXRXC">SSB_SPROM8_TXRXC</dfn>		0x00A2</u></td></tr>
<tr><th id="455">455</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TXRXC_TXCHAIN" data-ref="_M/SSB_SPROM8_TXRXC_TXCHAIN">SSB_SPROM8_TXRXC_TXCHAIN</dfn>	0x000f</u></td></tr>
<tr><th id="456">456</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TXRXC_TXCHAIN_SHIFT" data-ref="_M/SSB_SPROM8_TXRXC_TXCHAIN_SHIFT">SSB_SPROM8_TXRXC_TXCHAIN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="457">457</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TXRXC_RXCHAIN" data-ref="_M/SSB_SPROM8_TXRXC_RXCHAIN">SSB_SPROM8_TXRXC_RXCHAIN</dfn>	0x00f0</u></td></tr>
<tr><th id="458">458</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TXRXC_RXCHAIN_SHIFT" data-ref="_M/SSB_SPROM8_TXRXC_RXCHAIN_SHIFT">SSB_SPROM8_TXRXC_RXCHAIN_SHIFT</dfn>	4</u></td></tr>
<tr><th id="459">459</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TXRXC_SWITCH" data-ref="_M/SSB_SPROM8_TXRXC_SWITCH">SSB_SPROM8_TXRXC_SWITCH</dfn>	0xff00</u></td></tr>
<tr><th id="460">460</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TXRXC_SWITCH_SHIFT" data-ref="_M/SSB_SPROM8_TXRXC_SWITCH_SHIFT">SSB_SPROM8_TXRXC_SWITCH_SHIFT</dfn>	8</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_RSSIPARM2G" data-ref="_M/SSB_SPROM8_RSSIPARM2G">SSB_SPROM8_RSSIPARM2G</dfn>		0x00A4	/* RSSI params for 2GHz */</u></td></tr>
<tr><th id="462">462</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISMF2G" data-ref="_M/SSB_SPROM8_RSSISMF2G">SSB_SPROM8_RSSISMF2G</dfn>		0x000F</u></td></tr>
<tr><th id="463">463</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISMC2G" data-ref="_M/SSB_SPROM8_RSSISMC2G">SSB_SPROM8_RSSISMC2G</dfn>		0x00F0</u></td></tr>
<tr><th id="464">464</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISMC2G_SHIFT" data-ref="_M/SSB_SPROM8_RSSISMC2G_SHIFT">SSB_SPROM8_RSSISMC2G_SHIFT</dfn>	4</u></td></tr>
<tr><th id="465">465</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISAV2G" data-ref="_M/SSB_SPROM8_RSSISAV2G">SSB_SPROM8_RSSISAV2G</dfn>		0x0700</u></td></tr>
<tr><th id="466">466</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISAV2G_SHIFT" data-ref="_M/SSB_SPROM8_RSSISAV2G_SHIFT">SSB_SPROM8_RSSISAV2G_SHIFT</dfn>	8</u></td></tr>
<tr><th id="467">467</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_BXA2G" data-ref="_M/SSB_SPROM8_BXA2G">SSB_SPROM8_BXA2G</dfn>		0x1800</u></td></tr>
<tr><th id="468">468</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_BXA2G_SHIFT" data-ref="_M/SSB_SPROM8_BXA2G_SHIFT">SSB_SPROM8_BXA2G_SHIFT</dfn>		11</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_RSSIPARM5G" data-ref="_M/SSB_SPROM8_RSSIPARM5G">SSB_SPROM8_RSSIPARM5G</dfn>		0x00A6	/* RSSI params for 5GHz */</u></td></tr>
<tr><th id="470">470</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISMF5G" data-ref="_M/SSB_SPROM8_RSSISMF5G">SSB_SPROM8_RSSISMF5G</dfn>		0x000F</u></td></tr>
<tr><th id="471">471</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISMC5G" data-ref="_M/SSB_SPROM8_RSSISMC5G">SSB_SPROM8_RSSISMC5G</dfn>		0x00F0</u></td></tr>
<tr><th id="472">472</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISMC5G_SHIFT" data-ref="_M/SSB_SPROM8_RSSISMC5G_SHIFT">SSB_SPROM8_RSSISMC5G_SHIFT</dfn>	4</u></td></tr>
<tr><th id="473">473</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISAV5G" data-ref="_M/SSB_SPROM8_RSSISAV5G">SSB_SPROM8_RSSISAV5G</dfn>		0x0700</u></td></tr>
<tr><th id="474">474</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RSSISAV5G_SHIFT" data-ref="_M/SSB_SPROM8_RSSISAV5G_SHIFT">SSB_SPROM8_RSSISAV5G_SHIFT</dfn>	8</u></td></tr>
<tr><th id="475">475</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_BXA5G" data-ref="_M/SSB_SPROM8_BXA5G">SSB_SPROM8_BXA5G</dfn>		0x1800</u></td></tr>
<tr><th id="476">476</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_BXA5G_SHIFT" data-ref="_M/SSB_SPROM8_BXA5G_SHIFT">SSB_SPROM8_BXA5G_SHIFT</dfn>		11</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_TRI25G" data-ref="_M/SSB_SPROM8_TRI25G">SSB_SPROM8_TRI25G</dfn>		0x00A8	/* TX isolation 2.4&amp;5.3GHz */</u></td></tr>
<tr><th id="478">478</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TRI2G" data-ref="_M/SSB_SPROM8_TRI2G">SSB_SPROM8_TRI2G</dfn>		0x00FF	/* TX isolation 2.4GHz */</u></td></tr>
<tr><th id="479">479</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TRI5G" data-ref="_M/SSB_SPROM8_TRI5G">SSB_SPROM8_TRI5G</dfn>		0xFF00	/* TX isolation 5.3GHz */</u></td></tr>
<tr><th id="480">480</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TRI5G_SHIFT" data-ref="_M/SSB_SPROM8_TRI5G_SHIFT">SSB_SPROM8_TRI5G_SHIFT</dfn>		8</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_TRI5GHL" data-ref="_M/SSB_SPROM8_TRI5GHL">SSB_SPROM8_TRI5GHL</dfn>		0x00AA	/* TX isolation 5.2/5.8GHz */</u></td></tr>
<tr><th id="482">482</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TRI5GL" data-ref="_M/SSB_SPROM8_TRI5GL">SSB_SPROM8_TRI5GL</dfn>		0x00FF	/* TX isolation 5.2GHz */</u></td></tr>
<tr><th id="483">483</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TRI5GH" data-ref="_M/SSB_SPROM8_TRI5GH">SSB_SPROM8_TRI5GH</dfn>		0xFF00	/* TX isolation 5.8GHz */</u></td></tr>
<tr><th id="484">484</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TRI5GH_SHIFT" data-ref="_M/SSB_SPROM8_TRI5GH_SHIFT">SSB_SPROM8_TRI5GH_SHIFT</dfn>	8</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_RXPO" data-ref="_M/SSB_SPROM8_RXPO">SSB_SPROM8_RXPO</dfn>			0x00AC  /* RX power offsets */</u></td></tr>
<tr><th id="486">486</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RXPO2G" data-ref="_M/SSB_SPROM8_RXPO2G">SSB_SPROM8_RXPO2G</dfn>		0x00FF	/* 2GHz RX power offset */</u></td></tr>
<tr><th id="487">487</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RXPO2G_SHIFT" data-ref="_M/SSB_SPROM8_RXPO2G_SHIFT">SSB_SPROM8_RXPO2G_SHIFT</dfn>	0</u></td></tr>
<tr><th id="488">488</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RXPO5G" data-ref="_M/SSB_SPROM8_RXPO5G">SSB_SPROM8_RXPO5G</dfn>		0xFF00	/* 5GHz RX power offset */</u></td></tr>
<tr><th id="489">489</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RXPO5G_SHIFT" data-ref="_M/SSB_SPROM8_RXPO5G_SHIFT">SSB_SPROM8_RXPO5G_SHIFT</dfn>	8</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_FEM2G" data-ref="_M/SSB_SPROM8_FEM2G">SSB_SPROM8_FEM2G</dfn>		0x00AE</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_FEM5G" data-ref="_M/SSB_SPROM8_FEM5G">SSB_SPROM8_FEM5G</dfn>		0x00B0</u></td></tr>
<tr><th id="492">492</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_TSSIPOS" data-ref="_M/SSB_SROM8_FEM_TSSIPOS">SSB_SROM8_FEM_TSSIPOS</dfn>		0x0001</u></td></tr>
<tr><th id="493">493</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_TSSIPOS_SHIFT" data-ref="_M/SSB_SROM8_FEM_TSSIPOS_SHIFT">SSB_SROM8_FEM_TSSIPOS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="494">494</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_EXTPA_GAIN" data-ref="_M/SSB_SROM8_FEM_EXTPA_GAIN">SSB_SROM8_FEM_EXTPA_GAIN</dfn>	0x0006</u></td></tr>
<tr><th id="495">495</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_EXTPA_GAIN_SHIFT" data-ref="_M/SSB_SROM8_FEM_EXTPA_GAIN_SHIFT">SSB_SROM8_FEM_EXTPA_GAIN_SHIFT</dfn>	1</u></td></tr>
<tr><th id="496">496</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_PDET_RANGE" data-ref="_M/SSB_SROM8_FEM_PDET_RANGE">SSB_SROM8_FEM_PDET_RANGE</dfn>	0x00F8</u></td></tr>
<tr><th id="497">497</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_PDET_RANGE_SHIFT" data-ref="_M/SSB_SROM8_FEM_PDET_RANGE_SHIFT">SSB_SROM8_FEM_PDET_RANGE_SHIFT</dfn>	3</u></td></tr>
<tr><th id="498">498</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_TR_ISO" data-ref="_M/SSB_SROM8_FEM_TR_ISO">SSB_SROM8_FEM_TR_ISO</dfn>		0x0700</u></td></tr>
<tr><th id="499">499</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_TR_ISO_SHIFT" data-ref="_M/SSB_SROM8_FEM_TR_ISO_SHIFT">SSB_SROM8_FEM_TR_ISO_SHIFT</dfn>	8</u></td></tr>
<tr><th id="500">500</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_ANTSWLUT" data-ref="_M/SSB_SROM8_FEM_ANTSWLUT">SSB_SROM8_FEM_ANTSWLUT</dfn>		0xF800</u></td></tr>
<tr><th id="501">501</th><td><u>#define  <dfn class="macro" id="_M/SSB_SROM8_FEM_ANTSWLUT_SHIFT" data-ref="_M/SSB_SROM8_FEM_ANTSWLUT_SHIFT">SSB_SROM8_FEM_ANTSWLUT_SHIFT</dfn>	11</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_THERMAL" data-ref="_M/SSB_SPROM8_THERMAL">SSB_SPROM8_THERMAL</dfn>		0x00B2</u></td></tr>
<tr><th id="503">503</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_THERMAL_OFFSET" data-ref="_M/SSB_SPROM8_THERMAL_OFFSET">SSB_SPROM8_THERMAL_OFFSET</dfn>	0x00ff</u></td></tr>
<tr><th id="504">504</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_THERMAL_OFFSET_SHIFT" data-ref="_M/SSB_SPROM8_THERMAL_OFFSET_SHIFT">SSB_SPROM8_THERMAL_OFFSET_SHIFT</dfn>	0</u></td></tr>
<tr><th id="505">505</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_THERMAL_TRESH" data-ref="_M/SSB_SPROM8_THERMAL_TRESH">SSB_SPROM8_THERMAL_TRESH</dfn>	0xff00</u></td></tr>
<tr><th id="506">506</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_THERMAL_TRESH_SHIFT" data-ref="_M/SSB_SPROM8_THERMAL_TRESH_SHIFT">SSB_SPROM8_THERMAL_TRESH_SHIFT</dfn>	8</u></td></tr>
<tr><th id="507">507</th><td><i>/* Temp sense related entries */</i></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_RAWTS" data-ref="_M/SSB_SPROM8_RAWTS">SSB_SPROM8_RAWTS</dfn>		0x00B4</u></td></tr>
<tr><th id="509">509</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RAWTS_RAWTEMP" data-ref="_M/SSB_SPROM8_RAWTS_RAWTEMP">SSB_SPROM8_RAWTS_RAWTEMP</dfn>	0x01ff</u></td></tr>
<tr><th id="510">510</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RAWTS_RAWTEMP_SHIFT" data-ref="_M/SSB_SPROM8_RAWTS_RAWTEMP_SHIFT">SSB_SPROM8_RAWTS_RAWTEMP_SHIFT</dfn>	0</u></td></tr>
<tr><th id="511">511</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RAWTS_MEASPOWER" data-ref="_M/SSB_SPROM8_RAWTS_MEASPOWER">SSB_SPROM8_RAWTS_MEASPOWER</dfn>	0xfe00</u></td></tr>
<tr><th id="512">512</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_RAWTS_MEASPOWER_SHIFT" data-ref="_M/SSB_SPROM8_RAWTS_MEASPOWER_SHIFT">SSB_SPROM8_RAWTS_MEASPOWER_SHIFT</dfn>	9</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_OPT_CORRX" data-ref="_M/SSB_SPROM8_OPT_CORRX">SSB_SPROM8_OPT_CORRX</dfn>		0x00B6</u></td></tr>
<tr><th id="514">514</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_OPT_CORRX_TEMP_SLOPE" data-ref="_M/SSB_SPROM8_OPT_CORRX_TEMP_SLOPE">SSB_SPROM8_OPT_CORRX_TEMP_SLOPE</dfn>	0x00ff</u></td></tr>
<tr><th id="515">515</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_OPT_CORRX_TEMP_SLOPE_SHIFT" data-ref="_M/SSB_SPROM8_OPT_CORRX_TEMP_SLOPE_SHIFT">SSB_SPROM8_OPT_CORRX_TEMP_SLOPE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="516">516</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_OPT_CORRX_TEMPCORRX" data-ref="_M/SSB_SPROM8_OPT_CORRX_TEMPCORRX">SSB_SPROM8_OPT_CORRX_TEMPCORRX</dfn>	0xfc00</u></td></tr>
<tr><th id="517">517</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_OPT_CORRX_TEMPCORRX_SHIFT" data-ref="_M/SSB_SPROM8_OPT_CORRX_TEMPCORRX_SHIFT">SSB_SPROM8_OPT_CORRX_TEMPCORRX_SHIFT</dfn>	10</u></td></tr>
<tr><th id="518">518</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_OPT_CORRX_TEMP_OPTION" data-ref="_M/SSB_SPROM8_OPT_CORRX_TEMP_OPTION">SSB_SPROM8_OPT_CORRX_TEMP_OPTION</dfn>	0x0300</u></td></tr>
<tr><th id="519">519</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_OPT_CORRX_TEMP_OPTION_SHIFT" data-ref="_M/SSB_SPROM8_OPT_CORRX_TEMP_OPTION_SHIFT">SSB_SPROM8_OPT_CORRX_TEMP_OPTION_SHIFT</dfn>	8</u></td></tr>
<tr><th id="520">520</th><td><i>/* FOC: freiquency offset correction, HWIQ: H/W IOCAL enable, IQSWP: IQ CAL swap disable */</i></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_HWIQ_IQSWP" data-ref="_M/SSB_SPROM8_HWIQ_IQSWP">SSB_SPROM8_HWIQ_IQSWP</dfn>		0x00B8</u></td></tr>
<tr><th id="522">522</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR" data-ref="_M/SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR">SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR</dfn>	0x000f</u></td></tr>
<tr><th id="523">523</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR_SHIFT" data-ref="_M/SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR_SHIFT">SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR_SHIFT</dfn>	0</u></td></tr>
<tr><th id="524">524</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP" data-ref="_M/SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP">SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP</dfn>	0x0010</u></td></tr>
<tr><th id="525">525</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP_SHIFT" data-ref="_M/SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP_SHIFT">SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP_SHIFT</dfn>	4</u></td></tr>
<tr><th id="526">526</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL" data-ref="_M/SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL">SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL</dfn>	0x0020</u></td></tr>
<tr><th id="527">527</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL_SHIFT" data-ref="_M/SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL_SHIFT">SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL_SHIFT</dfn>	5</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_TEMPDELTA" data-ref="_M/SSB_SPROM8_TEMPDELTA">SSB_SPROM8_TEMPDELTA</dfn>		0x00BC</u></td></tr>
<tr><th id="529">529</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TEMPDELTA_PHYCAL" data-ref="_M/SSB_SPROM8_TEMPDELTA_PHYCAL">SSB_SPROM8_TEMPDELTA_PHYCAL</dfn>	0x00ff</u></td></tr>
<tr><th id="530">530</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TEMPDELTA_PHYCAL_SHIFT" data-ref="_M/SSB_SPROM8_TEMPDELTA_PHYCAL_SHIFT">SSB_SPROM8_TEMPDELTA_PHYCAL_SHIFT</dfn>	0</u></td></tr>
<tr><th id="531">531</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TEMPDELTA_PERIOD" data-ref="_M/SSB_SPROM8_TEMPDELTA_PERIOD">SSB_SPROM8_TEMPDELTA_PERIOD</dfn>	0x0f00</u></td></tr>
<tr><th id="532">532</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TEMPDELTA_PERIOD_SHIFT" data-ref="_M/SSB_SPROM8_TEMPDELTA_PERIOD_SHIFT">SSB_SPROM8_TEMPDELTA_PERIOD_SHIFT</dfn>	8</u></td></tr>
<tr><th id="533">533</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TEMPDELTA_HYSTERESIS" data-ref="_M/SSB_SPROM8_TEMPDELTA_HYSTERESIS">SSB_SPROM8_TEMPDELTA_HYSTERESIS</dfn>	0xf000</u></td></tr>
<tr><th id="534">534</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_TEMPDELTA_HYSTERESIS_SHIFT" data-ref="_M/SSB_SPROM8_TEMPDELTA_HYSTERESIS_SHIFT">SSB_SPROM8_TEMPDELTA_HYSTERESIS_SHIFT</dfn>	12</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><i>/* There are 4 blocks with power info sharing the same layout */</i></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_PWR_INFO_CORE0" data-ref="_M/SSB_SROM8_PWR_INFO_CORE0">SSB_SROM8_PWR_INFO_CORE0</dfn>	0x00C0</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_PWR_INFO_CORE1" data-ref="_M/SSB_SROM8_PWR_INFO_CORE1">SSB_SROM8_PWR_INFO_CORE1</dfn>	0x00E0</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_PWR_INFO_CORE2" data-ref="_M/SSB_SROM8_PWR_INFO_CORE2">SSB_SROM8_PWR_INFO_CORE2</dfn>	0x0100</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_PWR_INFO_CORE3" data-ref="_M/SSB_SROM8_PWR_INFO_CORE3">SSB_SROM8_PWR_INFO_CORE3</dfn>	0x0120</u></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_2G_MAXP_ITSSI" data-ref="_M/SSB_SROM8_2G_MAXP_ITSSI">SSB_SROM8_2G_MAXP_ITSSI</dfn>		0x00</u></td></tr>
<tr><th id="543">543</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_2G_MAXP" data-ref="_M/SSB_SPROM8_2G_MAXP">SSB_SPROM8_2G_MAXP</dfn>		0x00FF</u></td></tr>
<tr><th id="544">544</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_2G_ITSSI" data-ref="_M/SSB_SPROM8_2G_ITSSI">SSB_SPROM8_2G_ITSSI</dfn>		0xFF00</u></td></tr>
<tr><th id="545">545</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_2G_ITSSI_SHIFT" data-ref="_M/SSB_SPROM8_2G_ITSSI_SHIFT">SSB_SPROM8_2G_ITSSI_SHIFT</dfn>	8</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_2G_PA_0" data-ref="_M/SSB_SROM8_2G_PA_0">SSB_SROM8_2G_PA_0</dfn>		0x02	/* 2GHz power amp settings */</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_2G_PA_1" data-ref="_M/SSB_SROM8_2G_PA_1">SSB_SROM8_2G_PA_1</dfn>		0x04</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_2G_PA_2" data-ref="_M/SSB_SROM8_2G_PA_2">SSB_SROM8_2G_PA_2</dfn>		0x06</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5G_MAXP_ITSSI" data-ref="_M/SSB_SROM8_5G_MAXP_ITSSI">SSB_SROM8_5G_MAXP_ITSSI</dfn>		0x08	/* 5GHz ITSSI and 5.3GHz Max Power */</u></td></tr>
<tr><th id="550">550</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_5G_MAXP" data-ref="_M/SSB_SPROM8_5G_MAXP">SSB_SPROM8_5G_MAXP</dfn>		0x00FF</u></td></tr>
<tr><th id="551">551</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_5G_ITSSI" data-ref="_M/SSB_SPROM8_5G_ITSSI">SSB_SPROM8_5G_ITSSI</dfn>		0xFF00</u></td></tr>
<tr><th id="552">552</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_5G_ITSSI_SHIFT" data-ref="_M/SSB_SPROM8_5G_ITSSI_SHIFT">SSB_SPROM8_5G_ITSSI_SHIFT</dfn>	8</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_5GHL_MAXP" data-ref="_M/SSB_SPROM8_5GHL_MAXP">SSB_SPROM8_5GHL_MAXP</dfn>		0x0A	/* 5.2GHz and 5.8GHz Max Power */</u></td></tr>
<tr><th id="554">554</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_5GH_MAXP" data-ref="_M/SSB_SPROM8_5GH_MAXP">SSB_SPROM8_5GH_MAXP</dfn>		0x00FF</u></td></tr>
<tr><th id="555">555</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_5GL_MAXP" data-ref="_M/SSB_SPROM8_5GL_MAXP">SSB_SPROM8_5GL_MAXP</dfn>		0xFF00</u></td></tr>
<tr><th id="556">556</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_5GL_MAXP_SHIFT" data-ref="_M/SSB_SPROM8_5GL_MAXP_SHIFT">SSB_SPROM8_5GL_MAXP_SHIFT</dfn>	8</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5G_PA_0" data-ref="_M/SSB_SROM8_5G_PA_0">SSB_SROM8_5G_PA_0</dfn>		0x0C	/* 5.3GHz power amp settings */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5G_PA_1" data-ref="_M/SSB_SROM8_5G_PA_1">SSB_SROM8_5G_PA_1</dfn>		0x0E</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5G_PA_2" data-ref="_M/SSB_SROM8_5G_PA_2">SSB_SROM8_5G_PA_2</dfn>		0x10</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5GL_PA_0" data-ref="_M/SSB_SROM8_5GL_PA_0">SSB_SROM8_5GL_PA_0</dfn>		0x12	/* 5.2GHz power amp settings */</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5GL_PA_1" data-ref="_M/SSB_SROM8_5GL_PA_1">SSB_SROM8_5GL_PA_1</dfn>		0x14</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5GL_PA_2" data-ref="_M/SSB_SROM8_5GL_PA_2">SSB_SROM8_5GL_PA_2</dfn>		0x16</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5GH_PA_0" data-ref="_M/SSB_SROM8_5GH_PA_0">SSB_SROM8_5GH_PA_0</dfn>		0x18	/* 5.8GHz power amp settings */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5GH_PA_1" data-ref="_M/SSB_SROM8_5GH_PA_1">SSB_SROM8_5GH_PA_1</dfn>		0x1A</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/SSB_SROM8_5GH_PA_2" data-ref="_M/SSB_SROM8_5GH_PA_2">SSB_SROM8_5GH_PA_2</dfn>		0x1C</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><i>/* TODO: Make it deprecated */</i></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_MAXP_BG" data-ref="_M/SSB_SPROM8_MAXP_BG">SSB_SPROM8_MAXP_BG</dfn>		0x00C0  /* Max Power 2GHz in path 1 */</u></td></tr>
<tr><th id="569">569</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_MAXP_BG_MASK" data-ref="_M/SSB_SPROM8_MAXP_BG_MASK">SSB_SPROM8_MAXP_BG_MASK</dfn>	0x00FF  /* Mask for Max Power 2GHz */</u></td></tr>
<tr><th id="570">570</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ITSSI_BG" data-ref="_M/SSB_SPROM8_ITSSI_BG">SSB_SPROM8_ITSSI_BG</dfn>		0xFF00	/* Mask for path 1 itssi_bg */</u></td></tr>
<tr><th id="571">571</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ITSSI_BG_SHIFT" data-ref="_M/SSB_SPROM8_ITSSI_BG_SHIFT">SSB_SPROM8_ITSSI_BG_SHIFT</dfn>	8</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA0B0" data-ref="_M/SSB_SPROM8_PA0B0">SSB_SPROM8_PA0B0</dfn>		0x00C2	/* 2GHz power amp settings */</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA0B1" data-ref="_M/SSB_SPROM8_PA0B1">SSB_SPROM8_PA0B1</dfn>		0x00C4</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA0B2" data-ref="_M/SSB_SPROM8_PA0B2">SSB_SPROM8_PA0B2</dfn>		0x00C6</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_MAXP_A" data-ref="_M/SSB_SPROM8_MAXP_A">SSB_SPROM8_MAXP_A</dfn>		0x00C8  /* Max Power 5.3GHz */</u></td></tr>
<tr><th id="576">576</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_MAXP_A_MASK" data-ref="_M/SSB_SPROM8_MAXP_A_MASK">SSB_SPROM8_MAXP_A_MASK</dfn>		0x00FF  /* Mask for Max Power 5.3GHz */</u></td></tr>
<tr><th id="577">577</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ITSSI_A" data-ref="_M/SSB_SPROM8_ITSSI_A">SSB_SPROM8_ITSSI_A</dfn>		0xFF00	/* Mask for path 1 itssi_a */</u></td></tr>
<tr><th id="578">578</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_ITSSI_A_SHIFT" data-ref="_M/SSB_SPROM8_ITSSI_A_SHIFT">SSB_SPROM8_ITSSI_A_SHIFT</dfn>	8</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_MAXP_AHL" data-ref="_M/SSB_SPROM8_MAXP_AHL">SSB_SPROM8_MAXP_AHL</dfn>		0x00CA  /* Max Power 5.2/5.8GHz */</u></td></tr>
<tr><th id="580">580</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_MAXP_AH_MASK" data-ref="_M/SSB_SPROM8_MAXP_AH_MASK">SSB_SPROM8_MAXP_AH_MASK</dfn>	0x00FF  /* Mask for Max Power 5.8GHz */</u></td></tr>
<tr><th id="581">581</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_MAXP_AL_MASK" data-ref="_M/SSB_SPROM8_MAXP_AL_MASK">SSB_SPROM8_MAXP_AL_MASK</dfn>	0xFF00  /* Mask for Max Power 5.2GHz */</u></td></tr>
<tr><th id="582">582</th><td><u>#define  <dfn class="macro" id="_M/SSB_SPROM8_MAXP_AL_SHIFT" data-ref="_M/SSB_SPROM8_MAXP_AL_SHIFT">SSB_SPROM8_MAXP_AL_SHIFT</dfn>	8</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1B0" data-ref="_M/SSB_SPROM8_PA1B0">SSB_SPROM8_PA1B0</dfn>		0x00CC	/* 5.3GHz power amp settings */</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1B1" data-ref="_M/SSB_SPROM8_PA1B1">SSB_SPROM8_PA1B1</dfn>		0x00CE</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1B2" data-ref="_M/SSB_SPROM8_PA1B2">SSB_SPROM8_PA1B2</dfn>		0x00D0</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1LOB0" data-ref="_M/SSB_SPROM8_PA1LOB0">SSB_SPROM8_PA1LOB0</dfn>		0x00D2	/* 5.2GHz power amp settings */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1LOB1" data-ref="_M/SSB_SPROM8_PA1LOB1">SSB_SPROM8_PA1LOB1</dfn>		0x00D4</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1LOB2" data-ref="_M/SSB_SPROM8_PA1LOB2">SSB_SPROM8_PA1LOB2</dfn>		0x00D6</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1HIB0" data-ref="_M/SSB_SPROM8_PA1HIB0">SSB_SPROM8_PA1HIB0</dfn>		0x00D8	/* 5.8GHz power amp settings */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1HIB1" data-ref="_M/SSB_SPROM8_PA1HIB1">SSB_SPROM8_PA1HIB1</dfn>		0x00DA</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_PA1HIB2" data-ref="_M/SSB_SPROM8_PA1HIB2">SSB_SPROM8_PA1HIB2</dfn>		0x00DC</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_CCK2GPO" data-ref="_M/SSB_SPROM8_CCK2GPO">SSB_SPROM8_CCK2GPO</dfn>		0x0140	/* CCK power offset */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_OFDM2GPO" data-ref="_M/SSB_SPROM8_OFDM2GPO">SSB_SPROM8_OFDM2GPO</dfn>		0x0142	/* 2.4GHz OFDM power offset */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_OFDM5GPO" data-ref="_M/SSB_SPROM8_OFDM5GPO">SSB_SPROM8_OFDM5GPO</dfn>		0x0146	/* 5.3GHz OFDM power offset */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_OFDM5GLPO" data-ref="_M/SSB_SPROM8_OFDM5GLPO">SSB_SPROM8_OFDM5GLPO</dfn>		0x014A	/* 5.2GHz OFDM power offset */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_OFDM5GHPO" data-ref="_M/SSB_SPROM8_OFDM5GHPO">SSB_SPROM8_OFDM5GHPO</dfn>		0x014E	/* 5.8GHz OFDM power offset */</u></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_2G_MCSPO" data-ref="_M/SSB_SPROM8_2G_MCSPO">SSB_SPROM8_2G_MCSPO</dfn>		0x0152</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_5G_MCSPO" data-ref="_M/SSB_SPROM8_5G_MCSPO">SSB_SPROM8_5G_MCSPO</dfn>		0x0162</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_5GL_MCSPO" data-ref="_M/SSB_SPROM8_5GL_MCSPO">SSB_SPROM8_5GL_MCSPO</dfn>		0x0172</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_5GH_MCSPO" data-ref="_M/SSB_SPROM8_5GH_MCSPO">SSB_SPROM8_5GH_MCSPO</dfn>		0x0182</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_CDDPO" data-ref="_M/SSB_SPROM8_CDDPO">SSB_SPROM8_CDDPO</dfn>		0x0192</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_STBCPO" data-ref="_M/SSB_SPROM8_STBCPO">SSB_SPROM8_STBCPO</dfn>		0x0194</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_BW40PO" data-ref="_M/SSB_SPROM8_BW40PO">SSB_SPROM8_BW40PO</dfn>		0x0196</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/SSB_SPROM8_BWDUPPO" data-ref="_M/SSB_SPROM8_BWDUPPO">SSB_SPROM8_BWDUPPO</dfn>		0x0198</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i>/* Values for boardflags_lo read from SPROM */</i></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_BTCOEXIST" data-ref="_M/SSB_BFL_BTCOEXIST">SSB_BFL_BTCOEXIST</dfn>		0x0001	/* implements Bluetooth coexistance */</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_PACTRL" data-ref="_M/SSB_BFL_PACTRL">SSB_BFL_PACTRL</dfn>			0x0002	/* GPIO 9 controlling the PA */</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_AIRLINEMODE" data-ref="_M/SSB_BFL_AIRLINEMODE">SSB_BFL_AIRLINEMODE</dfn>		0x0004	/* implements GPIO 13 radio disable indication */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_RSSI" data-ref="_M/SSB_BFL_RSSI">SSB_BFL_RSSI</dfn>			0x0008	/* software calculates nrssi slope. */</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_ENETSPI" data-ref="_M/SSB_BFL_ENETSPI">SSB_BFL_ENETSPI</dfn>			0x0010	/* has ephy roboswitch spi */</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_XTAL_NOSLOW" data-ref="_M/SSB_BFL_XTAL_NOSLOW">SSB_BFL_XTAL_NOSLOW</dfn>		0x0020	/* no slow clock available */</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_CCKHIPWR" data-ref="_M/SSB_BFL_CCKHIPWR">SSB_BFL_CCKHIPWR</dfn>		0x0040	/* can do high power CCK transmission */</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_ENETADM" data-ref="_M/SSB_BFL_ENETADM">SSB_BFL_ENETADM</dfn>			0x0080	/* has ADMtek switch */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_ENETVLAN" data-ref="_M/SSB_BFL_ENETVLAN">SSB_BFL_ENETVLAN</dfn>		0x0100	/* can do vlan */</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_AFTERBURNER" data-ref="_M/SSB_BFL_AFTERBURNER">SSB_BFL_AFTERBURNER</dfn>		0x0200	/* supports Afterburner mode */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_NOPCI" data-ref="_M/SSB_BFL_NOPCI">SSB_BFL_NOPCI</dfn>			0x0400	/* board leaves PCI floating */</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_FEM" data-ref="_M/SSB_BFL_FEM">SSB_BFL_FEM</dfn>			0x0800	/* supports the Front End Module */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_EXTLNA" data-ref="_M/SSB_BFL_EXTLNA">SSB_BFL_EXTLNA</dfn>			0x1000	/* has an external LNA */</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_HGPA" data-ref="_M/SSB_BFL_HGPA">SSB_BFL_HGPA</dfn>			0x2000	/* had high gain PA */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_BTCMOD" data-ref="_M/SSB_BFL_BTCMOD">SSB_BFL_BTCMOD</dfn>			0x4000	/* BFL_BTCOEXIST is given in alternate GPIOs */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL_ALTIQ" data-ref="_M/SSB_BFL_ALTIQ">SSB_BFL_ALTIQ</dfn>			0x8000	/* alternate I/Q settings */</u></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><i>/* Values for boardflags_hi read from SPROM */</i></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/SSB_BFH_NOPA" data-ref="_M/SSB_BFH_NOPA">SSB_BFH_NOPA</dfn>			0x0001	/* has no PA */</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/SSB_BFH_RSSIINV" data-ref="_M/SSB_BFH_RSSIINV">SSB_BFH_RSSIINV</dfn>			0x0002	/* RSSI uses positive slope (not TSSI) */</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/SSB_BFH_PAREF" data-ref="_M/SSB_BFH_PAREF">SSB_BFH_PAREF</dfn>			0x0004	/* uses the PARef LDO */</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/SSB_BFH_3TSWITCH" data-ref="_M/SSB_BFH_3TSWITCH">SSB_BFH_3TSWITCH</dfn>		0x0008	/* uses a triple throw switch shared with bluetooth */</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/SSB_BFH_PHASESHIFT" data-ref="_M/SSB_BFH_PHASESHIFT">SSB_BFH_PHASESHIFT</dfn>		0x0010	/* can support phase shifter */</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/SSB_BFH_BUCKBOOST" data-ref="_M/SSB_BFH_BUCKBOOST">SSB_BFH_BUCKBOOST</dfn>		0x0020	/* has buck/booster */</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/SSB_BFH_FEM_BT" data-ref="_M/SSB_BFH_FEM_BT">SSB_BFH_FEM_BT</dfn>			0x0040	/* has FEM and switch to share antenna with bluetooth */</u></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><i>/* Values for boardflags2_lo read from SPROM */</i></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_RXBB_INT_REG_DIS" data-ref="_M/SSB_BFL2_RXBB_INT_REG_DIS">SSB_BFL2_RXBB_INT_REG_DIS</dfn>	0x0001	/* external RX BB regulator present */</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_APLL_WAR" data-ref="_M/SSB_BFL2_APLL_WAR">SSB_BFL2_APLL_WAR</dfn>		0x0002	/* alternative A-band PLL settings implemented */</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_TXPWRCTRL_EN" data-ref="_M/SSB_BFL2_TXPWRCTRL_EN">SSB_BFL2_TXPWRCTRL_EN</dfn> 		0x0004	/* permits enabling TX Power Control */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_2X4_DIV" data-ref="_M/SSB_BFL2_2X4_DIV">SSB_BFL2_2X4_DIV</dfn>		0x0008	/* 2x4 diversity switch */</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_5G_PWRGAIN" data-ref="_M/SSB_BFL2_5G_PWRGAIN">SSB_BFL2_5G_PWRGAIN</dfn>		0x0010	/* supports 5G band power gain */</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_PCIEWAR_OVR" data-ref="_M/SSB_BFL2_PCIEWAR_OVR">SSB_BFL2_PCIEWAR_OVR</dfn>		0x0020	/* overrides ASPM and Clkreq settings */</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_CAESERS_BRD" data-ref="_M/SSB_BFL2_CAESERS_BRD">SSB_BFL2_CAESERS_BRD</dfn>		0x0040	/* is Caesers board (unused) */</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_BTC3WIRE" data-ref="_M/SSB_BFL2_BTC3WIRE">SSB_BFL2_BTC3WIRE</dfn>		0x0080	/* used 3-wire bluetooth coexist */</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_SKWRKFEM_BRD" data-ref="_M/SSB_BFL2_SKWRKFEM_BRD">SSB_BFL2_SKWRKFEM_BRD</dfn>		0x0100	/* 4321mcm93 uses Skyworks FEM */</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_SPUR_WAR" data-ref="_M/SSB_BFL2_SPUR_WAR">SSB_BFL2_SPUR_WAR</dfn>		0x0200	/* has a workaround for clock-harmonic spurs */</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/SSB_BFL2_GPLL_WAR" data-ref="_M/SSB_BFL2_GPLL_WAR">SSB_BFL2_GPLL_WAR</dfn>		0x0400	/* altenative G-band PLL settings implemented */</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><i>/* Values for SSB_SPROM1_BINF_CCODE */</i></td></tr>
<tr><th id="650">650</th><td><b>enum</b> {</td></tr>
<tr><th id="651">651</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_WORLD" title='SSB_SPROM1CCODE_WORLD' data-ref="SSB_SPROM1CCODE_WORLD">SSB_SPROM1CCODE_WORLD</dfn> = <var>0</var>,</td></tr>
<tr><th id="652">652</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_THAILAND" title='SSB_SPROM1CCODE_THAILAND' data-ref="SSB_SPROM1CCODE_THAILAND">SSB_SPROM1CCODE_THAILAND</dfn>,</td></tr>
<tr><th id="653">653</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_ISRAEL" title='SSB_SPROM1CCODE_ISRAEL' data-ref="SSB_SPROM1CCODE_ISRAEL">SSB_SPROM1CCODE_ISRAEL</dfn>,</td></tr>
<tr><th id="654">654</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_JORDAN" title='SSB_SPROM1CCODE_JORDAN' data-ref="SSB_SPROM1CCODE_JORDAN">SSB_SPROM1CCODE_JORDAN</dfn>,</td></tr>
<tr><th id="655">655</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_CHINA" title='SSB_SPROM1CCODE_CHINA' data-ref="SSB_SPROM1CCODE_CHINA">SSB_SPROM1CCODE_CHINA</dfn>,</td></tr>
<tr><th id="656">656</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_JAPAN" title='SSB_SPROM1CCODE_JAPAN' data-ref="SSB_SPROM1CCODE_JAPAN">SSB_SPROM1CCODE_JAPAN</dfn>,</td></tr>
<tr><th id="657">657</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_USA_CANADA_ANZ" title='SSB_SPROM1CCODE_USA_CANADA_ANZ' data-ref="SSB_SPROM1CCODE_USA_CANADA_ANZ">SSB_SPROM1CCODE_USA_CANADA_ANZ</dfn>,</td></tr>
<tr><th id="658">658</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_EUROPE" title='SSB_SPROM1CCODE_EUROPE' data-ref="SSB_SPROM1CCODE_EUROPE">SSB_SPROM1CCODE_EUROPE</dfn>,</td></tr>
<tr><th id="659">659</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_USA_LOW" title='SSB_SPROM1CCODE_USA_LOW' data-ref="SSB_SPROM1CCODE_USA_LOW">SSB_SPROM1CCODE_USA_LOW</dfn>,</td></tr>
<tr><th id="660">660</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_JAPAN_HIGH" title='SSB_SPROM1CCODE_JAPAN_HIGH' data-ref="SSB_SPROM1CCODE_JAPAN_HIGH">SSB_SPROM1CCODE_JAPAN_HIGH</dfn>,</td></tr>
<tr><th id="661">661</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_ALL" title='SSB_SPROM1CCODE_ALL' data-ref="SSB_SPROM1CCODE_ALL">SSB_SPROM1CCODE_ALL</dfn>,</td></tr>
<tr><th id="662">662</th><td>	<dfn class="enum" id="SSB_SPROM1CCODE_NONE" title='SSB_SPROM1CCODE_NONE' data-ref="SSB_SPROM1CCODE_NONE">SSB_SPROM1CCODE_NONE</dfn>,</td></tr>
<tr><th id="663">663</th><td>};</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><i>/* Address-Match values and masks (SSB_ADMATCHxxx) */</i></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_TYPE" data-ref="_M/SSB_ADM_TYPE">SSB_ADM_TYPE</dfn>			0x00000003	/* Address type */</u></td></tr>
<tr><th id="667">667</th><td><u>#define  <dfn class="macro" id="_M/SSB_ADM_TYPE0" data-ref="_M/SSB_ADM_TYPE0">SSB_ADM_TYPE0</dfn>			0</u></td></tr>
<tr><th id="668">668</th><td><u>#define  <dfn class="macro" id="_M/SSB_ADM_TYPE1" data-ref="_M/SSB_ADM_TYPE1">SSB_ADM_TYPE1</dfn>			1</u></td></tr>
<tr><th id="669">669</th><td><u>#define  <dfn class="macro" id="_M/SSB_ADM_TYPE2" data-ref="_M/SSB_ADM_TYPE2">SSB_ADM_TYPE2</dfn>			2</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_AD64" data-ref="_M/SSB_ADM_AD64">SSB_ADM_AD64</dfn>			0x00000004</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_SZ0" data-ref="_M/SSB_ADM_SZ0">SSB_ADM_SZ0</dfn>			0x000000F8	/* Type0 size */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_SZ0_SHIFT" data-ref="_M/SSB_ADM_SZ0_SHIFT">SSB_ADM_SZ0_SHIFT</dfn>		3</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_SZ1" data-ref="_M/SSB_ADM_SZ1">SSB_ADM_SZ1</dfn>			0x000001F8	/* Type1 size */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_SZ1_SHIFT" data-ref="_M/SSB_ADM_SZ1_SHIFT">SSB_ADM_SZ1_SHIFT</dfn>		3</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_SZ2" data-ref="_M/SSB_ADM_SZ2">SSB_ADM_SZ2</dfn>			0x000001F8	/* Type2 size */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_SZ2_SHIFT" data-ref="_M/SSB_ADM_SZ2_SHIFT">SSB_ADM_SZ2_SHIFT</dfn>		3</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_EN" data-ref="_M/SSB_ADM_EN">SSB_ADM_EN</dfn>			0x00000400	/* Enable */</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_NEG" data-ref="_M/SSB_ADM_NEG">SSB_ADM_NEG</dfn>			0x00000800	/* Negative decode */</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_BASE0" data-ref="_M/SSB_ADM_BASE0">SSB_ADM_BASE0</dfn>			0xFFFFFF00	/* Type0 base address */</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_BASE0_SHIFT" data-ref="_M/SSB_ADM_BASE0_SHIFT">SSB_ADM_BASE0_SHIFT</dfn>		8</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_BASE1" data-ref="_M/SSB_ADM_BASE1">SSB_ADM_BASE1</dfn>			0xFFFFF000	/* Type1 base address for the core */</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_BASE1_SHIFT" data-ref="_M/SSB_ADM_BASE1_SHIFT">SSB_ADM_BASE1_SHIFT</dfn>		12</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_BASE2" data-ref="_M/SSB_ADM_BASE2">SSB_ADM_BASE2</dfn>			0xFFFF0000	/* Type2 base address for the core */</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/SSB_ADM_BASE2_SHIFT" data-ref="_M/SSB_ADM_BASE2_SHIFT">SSB_ADM_BASE2_SHIFT</dfn>		16</u></td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#<span data-ppcond="2">endif</span> /* LINUX_SSB_REGS_H_ */</u></td></tr>
<tr><th id="688">688</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Aug-03</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
