==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-cocoa.c_obs_key_to_virtual_key_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:22 ; elapsed = 00:04:20 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14200 ; free virtual = 43709
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:22 ; elapsed = 00:04:20 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14200 ; free virtual = 43709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:24 ; elapsed = 00:04:22 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14200 ; free virtual = 43710
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:24 ; elapsed = 00:04:22 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14200 ; free virtual = 43710
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:04:22 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14200 ; free virtual = 43710
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:24 ; elapsed = 00:04:22 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14200 ; free virtual = 43710
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'obs_key_to_virtual_key' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'obs_key_to_virtual_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.95 seconds; current allocated memory: 117.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'obs_key_to_virtual_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'obs_key_to_virtual_key/code' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'obs_key_to_virtual_key' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'obs_key_to_virtual_key'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 118.514 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:04:23 . Memory (MB): peak = 912.457 ; gain = 212.137 ; free physical = 14199 ; free virtual = 43710
INFO: [VHDL 208-304] Generating VHDL RTL for obs_key_to_virtual_key.
INFO: [VLOG 209-307] Generating Verilog RTL for obs_key_to_virtual_key.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.obs-studiolibobsobs-cocoa.c_usage_to_carbon_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.obs-studiolibobsobs-cocoa.c_usage_to_carbon_with_main.c/sol'.
