Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Nov 30 20:52:49 2020
| Host         : DESKTOP-CFTIG40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_music_timing_summary_routed.rpt -rpx Top_music_timing_summary_routed.rpx
| Design       : Top_music
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: audio_generate/firstharmonic/clockwith100f/temp_clockout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.080        0.000                      0                   55        0.262        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
sys_sound_out_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_sound_out_pin        4.080        0.000                      0                   55        0.262        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_sound_out_pin
  To Clock:  sys_sound_out_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.411ns (27.015%)  route 3.812ns (72.985%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.371    10.375    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[0]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDRE (Setup_fdre_C_R)       -0.634    14.455    audio_generate/firstharmonic/clockwith100f/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.411ns (27.015%)  route 3.812ns (72.985%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.371    10.375    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[1]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDRE (Setup_fdre_C_R)       -0.634    14.455    audio_generate/firstharmonic/clockwith100f/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.411ns (27.015%)  route 3.812ns (72.985%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.371    10.375    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[2]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDRE (Setup_fdre_C_R)       -0.634    14.455    audio_generate/firstharmonic/clockwith100f/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.411ns (27.015%)  route 3.812ns (72.985%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.371    10.375    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.510    14.851    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[3]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDRE (Setup_fdre_C_R)       -0.634    14.455    audio_generate/firstharmonic/clockwith100f/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.411ns (27.499%)  route 3.720ns (72.501%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.278    10.283    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[4]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.634    14.456    audio_generate/firstharmonic/clockwith100f/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.411ns (27.499%)  route 3.720ns (72.501%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.278    10.283    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[5]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.634    14.456    audio_generate/firstharmonic/clockwith100f/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.411ns (27.499%)  route 3.720ns (72.501%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.278    10.283    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[6]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.634    14.456    audio_generate/firstharmonic/clockwith100f/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.411ns (27.499%)  route 3.720ns (72.501%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.278    10.283    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y34          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[7]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.634    14.456    audio_generate/firstharmonic/clockwith100f/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.411ns (27.765%)  route 3.671ns (72.235%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.229    10.234    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y35          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y35          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[10]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.634    14.457    audio_generate/firstharmonic/clockwith100f/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_sound_out_pin rise@10.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.411ns (27.765%)  route 3.671ns (72.235%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.631     5.152    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           1.122     6.730    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.124     6.854 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_48/O
                         net (fo=1, routed)           1.320     8.174    audio_generate/firstharmonic/clockwith100f/count[0]_i_48_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.298 r  audio_generate/firstharmonic/clockwith100f/count[0]_i_19/O
                         net (fo=1, routed)           0.000     8.298    audio_generate/firstharmonic/clockwith100f/count[0]_i_19_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.848    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_3_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.005 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.229    10.234    audio_generate/firstharmonic/clockwith100f/clear
    SLICE_X7Y35          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y35          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[11]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.634    14.457    audio_generate/firstharmonic/clockwith100f/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  4.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  audio_generate/firstharmonic/clockwith100f/count_reg[23]/Q
                         net (fo=3, routed)           0.118     1.733    audio_generate/firstharmonic/clockwith100f/count_reg[23]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  audio_generate/firstharmonic/clockwith100f/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    audio_generate/firstharmonic/clockwith100f/count_reg[20]_i_1_n_4
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[23]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    audio_generate/firstharmonic/clockwith100f/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y35          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  audio_generate/firstharmonic/clockwith100f/count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.733    audio_generate/firstharmonic/clockwith100f/count_reg[11]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  audio_generate/firstharmonic/clockwith100f/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    audio_generate/firstharmonic/clockwith100f/count_reg[8]_i_1_n_4
    SLICE_X7Y35          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y35          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.105     1.577    audio_generate/firstharmonic/clockwith100f/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y36          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  audio_generate/firstharmonic/clockwith100f/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.733    audio_generate/firstharmonic/clockwith100f/count_reg[15]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  audio_generate/firstharmonic/clockwith100f/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    audio_generate/firstharmonic/clockwith100f/count_reg[12]_i_1_n_4
    SLICE_X7Y36          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y36          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[15]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.105     1.577    audio_generate/firstharmonic/clockwith100f/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  audio_generate/firstharmonic/clockwith100f/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.732    audio_generate/firstharmonic/clockwith100f/count_reg[3]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_2_n_4
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105     1.576    audio_generate/firstharmonic/clockwith100f/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/Q
                         net (fo=3, routed)           0.123     1.737    audio_generate/firstharmonic/clockwith100f/count_reg[19]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  audio_generate/firstharmonic/clockwith100f/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    audio_generate/firstharmonic/clockwith100f/count_reg[16]_i_1_n_4
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y37          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105     1.578    audio_generate/firstharmonic/clockwith100f/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  audio_generate/firstharmonic/clockwith100f/count_reg[20]/Q
                         net (fo=3, routed)           0.117     1.732    audio_generate/firstharmonic/clockwith100f/count_reg[20]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  audio_generate/firstharmonic/clockwith100f/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    audio_generate/firstharmonic/clockwith100f/count_reg[20]_i_1_n_7
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[20]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    audio_generate/firstharmonic/clockwith100f/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  audio_generate/firstharmonic/clockwith100f/count_reg[22]/Q
                         net (fo=3, routed)           0.122     1.737    audio_generate/firstharmonic/clockwith100f/count_reg[22]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    audio_generate/firstharmonic/clockwith100f/count_reg[20]_i_1_n_5
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y38          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[22]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    audio_generate/firstharmonic/clockwith100f/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y39          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  audio_generate/firstharmonic/clockwith100f/count_reg[26]/Q
                         net (fo=3, routed)           0.122     1.737    audio_generate/firstharmonic/clockwith100f/count_reg[26]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    audio_generate/firstharmonic/clockwith100f/count_reg[24]_i_1_n_5
    SLICE_X7Y39          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y39          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[26]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.105     1.579    audio_generate/firstharmonic/clockwith100f/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  audio_generate/firstharmonic/clockwith100f/count_reg[2]/Q
                         net (fo=3, routed)           0.122     1.734    audio_generate/firstharmonic/clockwith100f/count_reg[2]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.845    audio_generate/firstharmonic/clockwith100f/count_reg[0]_i_2_n_5
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y33          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105     1.576    audio_generate/firstharmonic/clockwith100f/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 audio_generate/firstharmonic/clockwith100f/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_generate/firstharmonic/clockwith100f/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_sound_out_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_sound_out_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_sound_out_pin rise@0.000ns - sys_sound_out_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y36          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  audio_generate/firstharmonic/clockwith100f/count_reg[14]/Q
                         net (fo=3, routed)           0.124     1.737    audio_generate/firstharmonic/clockwith100f/count_reg[14]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  audio_generate/firstharmonic/clockwith100f/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    audio_generate/firstharmonic/clockwith100f/count_reg[12]_i_1_n_5
    SLICE_X7Y36          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_sound_out_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    audio_generate/firstharmonic/clockwith100f/clock_in
    SLICE_X7Y36          FDRE                                         r  audio_generate/firstharmonic/clockwith100f/count_reg[14]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.105     1.577    audio_generate/firstharmonic/clockwith100f/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_sound_out_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y35    audio_generate/firstharmonic/clockwith100f/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y35    audio_generate/firstharmonic/clockwith100f/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    audio_generate/firstharmonic/clockwith100f/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    audio_generate/firstharmonic/clockwith100f/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    audio_generate/firstharmonic/clockwith100f/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    audio_generate/firstharmonic/clockwith100f/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    audio_generate/firstharmonic/clockwith100f/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    audio_generate/firstharmonic/clockwith100f/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    audio_generate/firstharmonic/clockwith100f/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y33    audio_generate/firstharmonic/clockwith100f/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    audio_generate/firstharmonic/clockwith100f/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    audio_generate/firstharmonic/clockwith100f/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    audio_generate/firstharmonic/clockwith100f/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y38    audio_generate/firstharmonic/clockwith100f/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y39    audio_generate/firstharmonic/clockwith100f/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y35    audio_generate/firstharmonic/clockwith100f/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y35    audio_generate/firstharmonic/clockwith100f/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y36    audio_generate/firstharmonic/clockwith100f/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    audio_generate/firstharmonic/clockwith100f/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    audio_generate/firstharmonic/clockwith100f/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    audio_generate/firstharmonic/clockwith100f/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    audio_generate/firstharmonic/clockwith100f/count_reg[7]/C



