--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/w/pwh/rh2/src/pwh_lab/rh_video_display/rh_video_display.ise
-intstyle ise -v 3 -s 4 -xml lab3 lab3.ncd -o lab3.twr lab3.pcf -ucf labkit.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_down  |    5.011(R)|   -1.271(R)|clk               |   0.000|
button_enter |    2.931(R)|   -1.231(R)|clock_65mhz       |   0.000|
button_up    |    2.453(R)|    0.130(R)|clk               |   0.000|
ram0_data<0> |   -1.344(R)|    1.616(R)|clk               |   0.000|
ram0_data<1> |   -0.102(R)|    0.374(R)|clk               |   0.000|
ram0_data<2> |   -0.096(R)|    0.368(R)|clk               |   0.000|
ram0_data<3> |   -0.044(R)|    0.316(R)|clk               |   0.000|
ram0_data<4> |   -1.004(R)|    1.276(R)|clk               |   0.000|
ram0_data<5> |   -0.411(R)|    0.683(R)|clk               |   0.000|
ram0_data<6> |    0.194(R)|    0.078(R)|clk               |   0.000|
ram0_data<7> |   -1.211(R)|    1.483(R)|clk               |   0.000|
ram0_data<8> |   -0.001(R)|    0.273(R)|clk               |   0.000|
ram0_data<9> |   -1.941(R)|    2.213(R)|clk               |   0.000|
ram0_data<10>|   -2.053(R)|    2.325(R)|clk               |   0.000|
ram0_data<11>|   -2.152(R)|    2.424(R)|clk               |   0.000|
ram0_data<12>|   -1.764(R)|    2.036(R)|clk               |   0.000|
ram0_data<13>|   -2.183(R)|    2.455(R)|clk               |   0.000|
ram0_data<14>|   -0.611(R)|    0.883(R)|clk               |   0.000|
ram0_data<15>|   -0.740(R)|    1.012(R)|clk               |   0.000|
ram0_data<16>|   -0.777(R)|    1.049(R)|clk               |   0.000|
ram0_data<17>|   -0.690(R)|    0.962(R)|clk               |   0.000|
ram0_data<18>|    0.081(R)|    0.191(R)|clk               |   0.000|
ram0_data<19>|   -0.117(R)|    0.389(R)|clk               |   0.000|
ram0_data<20>|   -1.380(R)|    1.652(R)|clk               |   0.000|
ram0_data<21>|   -0.091(R)|    0.363(R)|clk               |   0.000|
ram0_data<22>|    0.309(R)|   -0.037(R)|clk               |   0.000|
ram0_data<23>|   -0.672(R)|    0.944(R)|clk               |   0.000|
ram0_data<24>|    0.101(R)|    0.171(R)|clk               |   0.000|
ram0_data<25>|    0.305(R)|   -0.033(R)|clk               |   0.000|
ram0_data<26>|   -0.500(R)|    0.772(R)|clk               |   0.000|
ram0_data<27>|   -0.322(R)|    0.594(R)|clk               |   0.000|
ram0_data<28>|    0.370(R)|   -0.098(R)|clk               |   0.000|
ram0_data<29>|    0.407(R)|   -0.135(R)|clk               |   0.000|
ram0_data<30>|   -0.335(R)|    0.607(R)|clk               |   0.000|
ram0_data<31>|    0.259(R)|    0.013(R)|clk               |   0.000|
switch<0>    |    5.483(R)|   -2.067(R)|clk               |   0.000|
switch<1>    |   10.788(R)|   -5.599(R)|clk               |   0.000|
switch<3>    |    8.683(R)|   -2.866(R)|clk               |   0.000|
switch<4>    |    9.361(R)|   -5.335(R)|clk               |   0.000|
switch<5>    |    9.482(R)|   -5.767(R)|clk               |   0.000|
switch<6>    |    5.610(R)|   -1.957(R)|clk               |   0.000|
switch<7>    |    1.119(R)|   -0.052(R)|clk               |   0.000|
user1<0>     |    3.558(R)|   -2.776(R)|clk               |   0.000|
user1<2>     |    2.683(R)|   -2.411(R)|clk               |   0.000|
user1<3>     |    1.301(R)|   -1.029(R)|clk               |   0.000|
user1<4>     |    2.036(R)|   -1.764(R)|clk               |   0.000|
user1<5>     |    1.410(R)|   -1.138(R)|clk               |   0.000|
user1<6>     |    1.106(R)|   -0.834(R)|clk               |   0.000|
user1<7>     |    1.390(R)|   -1.118(R)|clk               |   0.000|
user1<8>     |    1.928(R)|   -1.656(R)|clk               |   0.000|
user1<9>     |    1.645(R)|   -1.373(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.378(R)|rc/ram_clock      |   0.000|
                  |   14.378(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.563(R)|rc/ram_clock      |   0.000|
                  |   12.563(F)|rc/ram_clock      |   0.000|
disp_clock        |   12.754(R)|clk               |   0.000|
led<2>            |   19.828(R)|clk               |   0.000|
                  |   18.463(R)|clock_65mhz       |   0.000|
led<3>            |   14.800(R)|clk               |   0.000|
led<4>            |   14.230(R)|clk               |   0.000|
led<5>            |   15.724(R)|clk               |   0.000|
ram0_address<0>   |   22.584(R)|clk               |   0.000|
ram0_address<1>   |   22.907(R)|clk               |   0.000|
ram0_address<2>   |   24.217(R)|clk               |   0.000|
ram0_address<3>   |   23.839(R)|clk               |   0.000|
ram0_address<4>   |   23.688(R)|clk               |   0.000|
ram0_address<5>   |   24.614(R)|clk               |   0.000|
ram0_address<6>   |   23.192(R)|clk               |   0.000|
ram0_address<7>   |   23.997(R)|clk               |   0.000|
ram0_address<8>   |   17.800(R)|clk               |   0.000|
ram0_address<9>   |   22.069(R)|clk               |   0.000|
ram0_address<10>  |   22.853(R)|clk               |   0.000|
ram0_address<11>  |   22.606(R)|clk               |   0.000|
ram0_address<12>  |   22.837(R)|clk               |   0.000|
ram0_address<13>  |   23.864(R)|clk               |   0.000|
ram0_address<14>  |   23.107(R)|clk               |   0.000|
ram0_address<15>  |   29.122(R)|clk               |   0.000|
ram0_address<16>  |   23.635(R)|clk               |   0.000|
ram0_address<17>  |   24.923(R)|clk               |   0.000|
ram0_clk          |   12.460(R)|rc/ram_clock      |   0.000|
                  |   12.460(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.068(R)|clk               |   0.000|
ram0_data<1>      |   10.973(R)|clk               |   0.000|
ram0_data<2>      |   10.968(R)|clk               |   0.000|
ram0_data<3>      |   10.979(R)|clk               |   0.000|
ram0_data<4>      |   10.970(R)|clk               |   0.000|
ram0_data<5>      |   11.166(R)|clk               |   0.000|
ram0_data<6>      |   10.937(R)|clk               |   0.000|
ram0_data<7>      |   10.599(R)|clk               |   0.000|
ram0_data<8>      |   11.677(R)|clk               |   0.000|
ram0_data<9>      |   11.948(R)|clk               |   0.000|
ram0_data<10>     |   11.373(R)|clk               |   0.000|
ram0_data<11>     |   11.960(R)|clk               |   0.000|
ram0_data<12>     |   11.334(R)|clk               |   0.000|
ram0_data<13>     |   11.375(R)|clk               |   0.000|
ram0_data<14>     |   11.337(R)|clk               |   0.000|
ram0_data<15>     |   10.772(R)|clk               |   0.000|
ram0_data<16>     |   11.234(R)|clk               |   0.000|
ram0_data<17>     |   10.532(R)|clk               |   0.000|
ram0_data<18>     |   10.646(R)|clk               |   0.000|
ram0_data<19>     |   10.150(R)|clk               |   0.000|
ram0_data<20>     |   10.172(R)|clk               |   0.000|
ram0_data<21>     |   11.298(R)|clk               |   0.000|
ram0_data<22>     |   11.316(R)|clk               |   0.000|
ram0_data<23>     |   10.686(R)|clk               |   0.000|
ram0_data<24>     |   11.193(R)|clk               |   0.000|
ram0_data<25>     |   11.330(R)|clk               |   0.000|
ram0_data<26>     |   10.479(R)|clk               |   0.000|
ram0_data<27>     |   11.010(R)|clk               |   0.000|
ram0_data<28>     |   10.592(R)|clk               |   0.000|
ram0_data<29>     |   11.154(R)|clk               |   0.000|
ram0_data<30>     |   10.900(R)|clk               |   0.000|
ram0_data<31>     |   11.310(R)|clk               |   0.000|
ram0_data<32>     |   11.174(R)|clk               |   0.000|
ram0_data<33>     |   11.161(R)|clk               |   0.000|
ram0_data<34>     |   11.172(R)|clk               |   0.000|
ram0_data<35>     |   10.113(R)|clk               |   0.000|
ram0_we_b         |   12.215(R)|clk               |   0.000|
user1<1>          |   15.461(R)|clk               |   0.000|
vga_out_blank_b   |   14.142(R)|clk               |   0.000|
vga_out_blue<0>   |   14.828(R)|clk               |   0.000|
vga_out_blue<1>   |   14.774(R)|clk               |   0.000|
vga_out_blue<2>   |   14.596(R)|clk               |   0.000|
vga_out_blue<3>   |   14.263(R)|clk               |   0.000|
vga_out_blue<4>   |   12.884(R)|clk               |   0.000|
vga_out_blue<5>   |   14.164(R)|clk               |   0.000|
vga_out_blue<6>   |   12.762(R)|clk               |   0.000|
vga_out_blue<7>   |   12.037(R)|clk               |   0.000|
vga_out_green<0>  |   13.698(R)|clk               |   0.000|
vga_out_green<1>  |   14.441(R)|clk               |   0.000|
vga_out_green<2>  |   12.423(R)|clk               |   0.000|
vga_out_green<3>  |   12.447(R)|clk               |   0.000|
vga_out_green<4>  |   14.558(R)|clk               |   0.000|
vga_out_green<5>  |   14.998(R)|clk               |   0.000|
vga_out_green<6>  |   15.578(R)|clk               |   0.000|
vga_out_green<7>  |   14.870(R)|clk               |   0.000|
vga_out_hsync     |   12.391(R)|clk               |   0.000|
vga_out_red<0>    |   14.731(R)|clk               |   0.000|
vga_out_red<1>    |   14.548(R)|clk               |   0.000|
vga_out_red<2>    |   14.822(R)|clk               |   0.000|
vga_out_red<3>    |   14.855(R)|clk               |   0.000|
vga_out_red<4>    |   14.126(R)|clk               |   0.000|
vga_out_red<5>    |   14.386(R)|clk               |   0.000|
vga_out_red<6>    |   14.143(R)|clk               |   0.000|
vga_out_red<7>    |   14.390(R)|clk               |   0.000|
vga_out_vsync     |   13.798(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   18.137|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    6.840|
---------------+-------------------+---------+


Analysis completed Sat Dec  8 20:34:05 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



