$date
	Sat Oct 05 18:39:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_dipswitch_tb $end
$var wire 12 ! second_num [11:0] $end
$var wire 12 " first_num [11:0] $end
$var reg 1 # ag $end
$var reg 1 $ bg $end
$var reg 1 % button $end
$var reg 1 & cg $end
$var reg 1 ' clk $end
$var reg 1 ( dg $end
$var reg 1 ) rst $end
$scope module uut $end
$var wire 1 # ag $end
$var wire 1 $ bg $end
$var wire 1 % button $end
$var wire 1 & cg $end
$var wire 1 ' clk $end
$var wire 1 ( dg $end
$var wire 1 ) rst $end
$var wire 4 * digit [3:0] $end
$var reg 3 + count_first [2:0] $end
$var reg 3 , count_second [2:0] $end
$var reg 12 - first_num [11:0] $end
$var reg 3 . nextstate [2:0] $end
$var reg 12 / second_num [11:0] $end
$var reg 3 0 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
1)
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#5000
1'
#10000
0'
1%
b1 *
1(
0)
#15000
b1 .
1'
#20000
0'
0%
#25000
b0 .
b1 0
1'
#30000
0'
1%
0(
b10 *
1&
#35000
b0 0
b1 +
b10 "
b10 -
1'
#40000
0'
0%
#45000
1'
#50000
0'
1%
b11 *
1(
#55000
b1 .
1'
#60000
0'
0%
#65000
b0 .
b1 0
1'
#70000
0'
1%
0(
0&
b100 *
1$
#75000
b0 0
b10 +
b100100 "
b100100 -
1'
#80000
0'
0%
#85000
1'
#90000
0'
1%
b101 *
1(
#95000
b1 .
1'
#100000
0'
0%
#105000
b0 .
b1 0
1'
#110000
0'
1%
0(
b110 *
1&
#115000
b0 0
b11 +
b1001000110 "
b1001000110 -
1'
#120000
0'
0%
#125000
1'
#130000
0'
1%
1(
b101 *
0&
#135000
b1 .
1'
#140000
0'
0%
#145000
b0 .
b1 0
1'
#150000
0'
1%
0(
b110 *
1&
#155000
b0 0
b10 .
b100 +
b10001100110 "
b10001100110 -
1'
#160000
0'
0%
#165000
b0 .
b10 0
1'
#170000
0'
#175000
b0 0
b10 .
1'
#180000
0'
