Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Dec 17 11:36:52 2023
| Host         : tom-tom running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -file util_1.rpt
| Design       : ariane_xilinx
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                           Instance                                          |                                           Module                                          |  PR Attribute  | Total PPLOCs | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+-------+--------+--------+------------+
| ariane_xilinx                                                                               |                                                                                     (top) |              - |         1672 |      76708 |      74733 |    1280 |  695 | 51892 |     81 |      2 |         27 |
|   (ariane_xilinx)                                                                           |                                                                                     (top) |              - |            - |        240 |        240 |       0 |    0 |   106 |      0 |      0 |          0 |
|   dbg_hub                                                                                   |                                                                                   dbg_hub |         Static |            - |        455 |        431 |      24 |    0 |   741 |      0 |      0 |          0 |
|     (dbg_hub)                                                                               |                                                                                   dbg_hub |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                                    |                                                                dbg_hub_xsdbm_v3_0_0_xsdbm |         Static |            - |        455 |        431 |      24 |    0 |   741 |      0 |      0 |          0 |1
|       BSCANID.u_xsdbm_id                                                                    |                                                             dbg_hub_xsdbm_v3_0_0_xsdbm_id |         Static |            - |        455 |        431 |      24 |    0 |   741 |      0 |      0 |          0 |
|         (BSCANID.u_xsdbm_id)                                                                |                                                             dbg_hub_xsdbm_v3_0_0_xsdbm_id |         Static |            - |         35 |         35 |       0 |    0 |    34 |      0 |      0 |          0 |
|         CORE_XSDB.UUT_MASTER                                                                |                                                            dbg_hub_xsdbm_v3_0_0_icon2xsdb |         Static |            - |        278 |        254 |      24 |    0 |   554 |      0 |      0 |          0 |
|           U_ICON_INTERFACE                                                                  |                                                                   dbg_hub_xsdbm_v3_0_0_if |         Static |            - |        163 |        139 |      24 |    0 |   450 |      0 |      0 |          0 |
|             (U_ICON_INTERFACE)                                                              |                                                                   dbg_hub_xsdbm_v3_0_0_if |         Static |            - |          6 |          6 |       0 |    0 |    15 |      0 |      0 |          0 |
|             U_CMD1                                                                          |                                                              dbg_hub_xsdbm_v3_0_0_ctl_reg |         Static |            - |          2 |          2 |       0 |    0 |    10 |      0 |      0 |          0 |
|             U_CMD2                                                                          |                                                             dbg_hub_xsdbm_v3_0_0_stat_reg |         Static |            - |          5 |          5 |       0 |    0 |    22 |      0 |      0 |          0 |
|             U_CMD3                                                                          |                                             dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |         Static |            - |          4 |          4 |       0 |    0 |    18 |      0 |      0 |          0 |
|             U_CMD4                                                                          |                                              dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |         Static |            - |          9 |          9 |       0 |    0 |    62 |      0 |      0 |          0 |
|             U_CMD5                                                                          |                                              dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |         Static |            - |          9 |          9 |       0 |    0 |    42 |      0 |      0 |          0 |
|             U_CMD6_RD                                                                       |                                                                dbg_hub_xsdbm_v3_0_0_rdreg |         Static |            - |         67 |         55 |      12 |    0 |   134 |      0 |      0 |          0 |
|               (U_CMD6_RD)                                                                   |                                                                dbg_hub_xsdbm_v3_0_0_rdreg |         Static |            - |          2 |          2 |       0 |    0 |    20 |      0 |      0 |          0 |
|               U_RD_FIFO                                                                     |                                                               dbg_hub_xsdbm_v3_0_0_rdfifo |         Static |            - |         65 |         53 |      12 |    0 |   114 |      0 |      0 |          0 |
|                 (U_RD_FIFO)                                                                 |                                                               dbg_hub_xsdbm_v3_0_0_rdfifo |         Static |            - |         18 |         18 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                       |                                            dbg_hub_fifo_generator_v13_1_4__parameterized0 |         Static |            - |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                                   |                                            dbg_hub_fifo_generator_v13_1_4__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |                                      dbg_hub_fifo_generator_v13_1_4_synth__parameterized0 |         Static |            - |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |                                                dbg_hub_fifo_generator_top__parameterized0 |         Static |            - |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                       grf.rf                                                                |                                            dbg_hub_fifo_generator_ramfifo__parameterized0 |         Static |            - |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |                                                                     dbg_hub_clk_x_pntrs_7 |         Static |            - |         12 |         12 |       0 |    0 |    32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                      |                                                                     dbg_hub_clk_x_pntrs_7 |         Static |            - |         10 |         10 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |                                                dbg_hub_synchronizer_ff__parameterized0_19 |         Static |            - |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |                                                dbg_hub_synchronizer_ff__parameterized0_20 |         Static |            - |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |                                                dbg_hub_synchronizer_ff__parameterized0_21 |         Static |            - |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |                                                dbg_hub_synchronizer_ff__parameterized0_22 |         Static |            - |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                          dbg_hub_rd_logic__parameterized0 |         Static |            - |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                 |                                                                           dbg_hub_rd_fwft |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           gras.rsts                                                         |                                                             dbg_hub_rd_status_flags_as_17 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           grhf.rhf                                                          |                                              dbg_hub_rd_handshaking_flags__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           rpntr                                                             |                                                                    dbg_hub_rd_bin_cntr_18 |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                          dbg_hub_wr_logic__parameterized0 |         Static |            - |          5 |          5 |       0 |    0 |    15 |      0 |      0 |          0 |
|                           gwas.wsts                                                         |                                                             dbg_hub_wr_status_flags_as_14 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           gwhf.whf                                                          |                                                           dbg_hub_wr_handshaking_flags_15 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           wpntr                                                             |                                                                    dbg_hub_wr_bin_cntr_16 |         Static |            - |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                                            dbg_hub_memory__parameterized0 |         Static |            - |         12 |          0 |      12 |    0 |    32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                           |                                                            dbg_hub_memory__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                                                           dbg_hub_dmem_13 |         Static |            - |         12 |          0 |      12 |    0 |    16 |      0 |      0 |          0 |
|                         rstblk                                                              |                                                               dbg_hub_reset_blk_ramfifo_8 |         Static |            - |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                                                               dbg_hub_reset_blk_ramfifo_8 |         Static |            - |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |                                                                 dbg_hub_synchronizer_ff_9 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |                                                                dbg_hub_synchronizer_ff_10 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |                                                                dbg_hub_synchronizer_ff_11 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |                                                                dbg_hub_synchronizer_ff_12 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             U_CMD6_WR                                                                       |                                                                dbg_hub_xsdbm_v3_0_0_wrreg |         Static |            - |         46 |         34 |      12 |    0 |   110 |      0 |      0 |          0 |
|               (U_CMD6_WR)                                                                   |                                                                dbg_hub_xsdbm_v3_0_0_wrreg |         Static |            - |          2 |          2 |       0 |    0 |    20 |      0 |      0 |          0 |
|               U_WR_FIFO                                                                     |                                                               dbg_hub_xsdbm_v3_0_0_wrfifo |         Static |            - |         44 |         32 |      12 |    0 |    90 |      0 |      0 |          0 |
|                 (U_WR_FIFO)                                                                 |                                                               dbg_hub_xsdbm_v3_0_0_wrfifo |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                       |                                                            dbg_hub_fifo_generator_v13_1_4 |         Static |            - |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                                   |                                                            dbg_hub_fifo_generator_v13_1_4 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |                                                      dbg_hub_fifo_generator_v13_1_4_synth |         Static |            - |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |                                                                dbg_hub_fifo_generator_top |         Static |            - |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                       grf.rf                                                                |                                                            dbg_hub_fifo_generator_ramfifo |         Static |            - |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                          |                                                                       dbg_hub_clk_x_pntrs |         Static |            - |         11 |         11 |       0 |    0 |    32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                      |                                                                       dbg_hub_clk_x_pntrs |         Static |            - |          9 |          9 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                              |                                                   dbg_hub_synchronizer_ff__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                              |                                                 dbg_hub_synchronizer_ff__parameterized0_4 |         Static |            - |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                              |                                                 dbg_hub_synchronizer_ff__parameterized0_5 |         Static |            - |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                              |                                                 dbg_hub_synchronizer_ff__parameterized0_6 |         Static |            - |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                                          dbg_hub_rd_logic |         Static |            - |         10 |         10 |       0 |    0 |    11 |      0 |      0 |          0 |
|                           gras.rsts                                                         |                                                                dbg_hub_rd_status_flags_as |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           grhf.rhf                                                          |                                                              dbg_hub_rd_handshaking_flags |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           rpntr                                                             |                                                                       dbg_hub_rd_bin_cntr |         Static |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                                          dbg_hub_wr_logic |         Static |            - |          5 |          5 |       0 |    0 |    15 |      0 |      0 |          0 |
|                           gwas.wsts                                                         |                                                                dbg_hub_wr_status_flags_as |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           gwhf.whf                                                          |                                                              dbg_hub_wr_handshaking_flags |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           wpntr                                                             |                                                                       dbg_hub_wr_bin_cntr |         Static |            - |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                                                            dbg_hub_memory |         Static |            - |         12 |          0 |      12 |    0 |    16 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                                                              dbg_hub_dmem |         Static |            - |         12 |          0 |      12 |    0 |    16 |      0 |      0 |          0 |
|                         rstblk                                                              |                                                                 dbg_hub_reset_blk_ramfifo |         Static |            - |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                                                                 dbg_hub_reset_blk_ramfifo |         Static |            - |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst          |                                                                   dbg_hub_synchronizer_ff |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst          |                                                                 dbg_hub_synchronizer_ff_1 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst          |                                                                 dbg_hub_synchronizer_ff_2 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst          |                                                                 dbg_hub_synchronizer_ff_3 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             U_CMD7_CTL                                                                      |                                              dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2 |         Static |            - |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|             U_CMD7_STAT                                                                     |                                           dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0_0 |         Static |            - |          4 |          4 |       0 |    0 |    18 |      0 |      0 |          0 |
|             U_STATIC_STATUS                                                                 |                                                     dbg_hub_xsdbm_v3_0_0_if_static_status |         Static |            - |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                         |                                                             dbg_hub_xsdbm_v3_0_0_addr_ctl |         Static |            - |         18 |         18 |       0 |    0 |    19 |      0 |      0 |          0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                    |                                                      dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |         Static |            - |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|           U_XSDB_BUS_CONTROLLER                                                             |                                                              dbg_hub_xsdbm_v3_0_0_bus_ctl |         Static |            - |         75 |         75 |       0 |    0 |    48 |      0 |      0 |          0 |
|             (U_XSDB_BUS_CONTROLLER)                                                         |                                                              dbg_hub_xsdbm_v3_0_0_bus_ctl |         Static |            - |         12 |         12 |       0 |    0 |    37 |      0 |      0 |          0 |
|             U_RD_ABORT_FLAG                                                                 |                                          dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |         Static |            - |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|             U_RD_REQ_FLAG                                                                   |                                                          dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|             U_TIMER                                                                         |                                                          dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |         Static |            - |         52 |         52 |       0 |    0 |     8 |      0 |      0 |          0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                     |                                                       dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |         Static |            - |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          0 |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                                 |                                                       dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |         Static |            - |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          0 |
|             U_RD_DIN_BUS_MUX                                                                |                                                          dbg_hub_ltlib_v1_0_0_generic_mux |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         CORE_XSDB.U_ICON                                                                    |                                                                 dbg_hub_xsdbm_v3_0_0_icon |         Static |            - |         17 |         17 |       0 |    0 |    28 |      0 |      0 |          0 |
|           (CORE_XSDB.U_ICON)                                                                |                                                                 dbg_hub_xsdbm_v3_0_0_icon |         Static |            - |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           U_CMD                                                                             |                                                           dbg_hub_xsdbm_v3_0_0_cmd_decode |         Static |            - |          9 |          9 |       0 |    0 |    10 |      0 |      0 |          0 |
|           U_STAT                                                                            |                                                                 dbg_hub_xsdbm_v3_0_0_stat |         Static |            - |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|           U_SYNC                                                                            |                                                                 dbg_hub_xsdbm_v3_0_0_sync |         Static |            - |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                       |                                                                dbg_hub_ltlib_v1_0_0_bscan |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                     |                                                         dbg_hub_xsdbm_v3_0_0_bscan_switch |         Static |            - |        125 |        125 |       0 |    0 |   125 |      0 |      0 |          0 |
|   i_ariane                                                                                  |                                                                                    ariane |              - |            - |      48720 |      48512 |       0 |  208 | 26526 |     68 |      0 |         27 |
|     gen_example_coprocessor.i_cvxif_coprocessor                                             |                                                                 cvxif_example_coprocessor |         Static |            - |        451 |        451 |       0 |    0 |  1076 |      0 |      0 |          0 |
|       (gen_example_coprocessor.i_cvxif_coprocessor)                                         |                                                                 cvxif_example_coprocessor |         Static |            - |         66 |         66 |       0 |    0 |     1 |      0 |      0 |          0 |
|       counter_i                                                                             |                                                                   counter__parameterized0 |         Static |            - |         37 |         37 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_counter                                                                           |                                                             delta_counter__parameterized1 |         Static |            - |         37 |         37 |       0 |    0 |     4 |      0 |      0 |          0 |
|       fifo_commit_i                                                                         |                                                                   fifo_v3__parameterized6 |         Static |            - |        348 |        348 |       0 |    0 |  1071 |      0 |      0 |          0 |
|     i_cva6                                                                                  |                                                                                      cva6 |              - |            - |      48269 |      48061 |       0 |  208 | 25450 |     68 |      0 |         27 |
|       (i_cva6)                                                                              |                                                                                      cva6 |              - |            - |        223 |        223 |       0 |    0 |     0 |      0 |      0 |          0 |
|       csr_regfile_i                                                                         |                                                                               csr_regfile |         Static |            - |       3168 |       2960 |       0 |  208 |  3561 |     32 |      0 |          0 |
|         (csr_regfile_i)                                                                     |                                                                               csr_regfile |         Static |            - |       2083 |       2083 |       0 |    0 |  1740 |      0 |      0 |          0 |
|         my_csr_ila                                                                          |                                                                                   csr_ila |         Static |            - |       1085 |        877 |       0 |  208 |  1821 |     32 |      0 |          0 |
|           (my_csr_ila)                                                                      |                                                                                   csr_ila |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           inst                                                                              |                                                                   csr_ila_ila_v6_2_12_ila |         Static |            - |       1085 |        877 |       0 |  208 |  1821 |     32 |      0 |          0 |
|             (inst)                                                                          |                                                                   csr_ila_ila_v6_2_12_ila |         Static |            - |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|             ila_core_inst                                                                   |                                                              csr_ila_ila_v6_2_12_ila_core |         Static |            - |       1084 |        876 |       0 |  208 |  1815 |     32 |      0 |          0 |
|               (ila_core_inst)                                                               |                                                              csr_ila_ila_v6_2_12_ila_core |         Static |            - |         72 |          0 |       0 |   72 |   184 |      0 |      0 |          0 |
|               ila_trace_memory_inst                                                         |                                                      csr_ila_ila_v6_2_12_ila_trace_memory |         Static |            - |         79 |         79 |       0 |    0 |     2 |     32 |      0 |          0 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                    |                                                                csr_ila_blk_mem_gen_v8_4_5 |         Static |            - |         79 |         79 |       0 |    0 |     2 |     32 |      0 |          0 |
|                   inst_blk_mem_gen                                                          |                                                          csr_ila_blk_mem_gen_v8_4_5_synth |         Static |            - |         79 |         79 |       0 |    0 |     2 |     32 |      0 |          0 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                    |                                                csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_top |         Static |            - |         79 |         79 |       0 |    0 |     2 |     32 |      0 |          0 |
|                       valid.cstr                                                            |                                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr |         Static |            - |         79 |         79 |       0 |    0 |     2 |     32 |      0 |          0 |
|                         bindec_a.bindec_inst_a                                              |                                                         csr_ila_blk_mem_gen_v8_4_5_bindec |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         bindec_b.bindec_inst_b                                              |                                                      csr_ila_blk_mem_gen_v8_4_5_bindec_46 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                         has_mux_b.B                                                         |                                csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_mux__parameterized0 |         Static |            - |         72 |         72 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ramloop[0].ram.r                                                    |                                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[10].ram.r                                                   |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized9 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[11].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized10 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized10 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[12].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized11 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized11 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[13].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized12 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[14].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized13 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized13 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[15].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized14 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized14 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[16].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized15 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized15 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[17].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized16 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized16 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[18].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized17 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized17 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[19].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized18 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized18 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[1].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[20].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized19 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized19 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[21].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized20 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized20 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[22].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized21 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized21 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[23].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized22 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized22 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[24].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized23 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized23 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[25].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized24 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized24 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[26].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized25 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized25 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[27].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized26 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized26 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[28].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized27 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized27 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[29].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized28 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized28 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[2].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[30].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized29 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized29 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[31].ram.r                                                   |                        csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized30 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                      csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized30 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[3].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[4].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[5].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[6].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[7].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized6 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[8].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized7 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                         ramloop[9].ram.r                                                    |                         csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                           prim_noinit.ram                                                   |                       csr_ila_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized8 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               u_ila_cap_ctrl                                                                |                                                   csr_ila_ila_v6_2_12_ila_cap_ctrl_legacy |         Static |            - |         70 |         23 |       0 |   47 |   157 |      0 |      0 |          0 |
|                 (u_ila_cap_ctrl)                                                            |                                                   csr_ila_ila_v6_2_12_ila_cap_ctrl_legacy |         Static |            - |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 U_CDONE                                                                     |                                              csr_ila_ltlib_v1_0_0_cfglut6__parameterized0 |         Static |            - |          3 |          1 |       0 |    2 |     1 |      0 |      0 |          0 |
|                 U_NS0                                                                       |                                                              csr_ila_ltlib_v1_0_0_cfglut7 |         Static |            - |          5 |          1 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 U_NS1                                                                       |                                                           csr_ila_ltlib_v1_0_0_cfglut7__1 |         Static |            - |          5 |          1 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 u_cap_addrgen                                                               |                                                       csr_ila_ila_v6_2_12_ila_cap_addrgen |         Static |            - |         55 |         18 |       0 |   37 |   151 |      0 |      0 |          0 |
|                   (u_cap_addrgen)                                                           |                                                       csr_ila_ila_v6_2_12_ila_cap_addrgen |         Static |            - |         14 |         13 |       0 |    1 |    83 |      0 |      0 |          0 |
|                   U_CMPRESET                                                                |                                                           csr_ila_ltlib_v1_0_0_cfglut6__1 |         Static |            - |          3 |          1 |       0 |    2 |     0 |      0 |      0 |          0 |
|                   u_cap_sample_counter                                                      |                                                csr_ila_ila_v6_2_12_ila_cap_sample_counter |         Static |            - |         16 |          3 |       0 |   13 |    27 |      0 |      0 |          0 |
|                     (u_cap_sample_counter)                                                  |                                                csr_ila_ila_v6_2_12_ila_cap_sample_counter |         Static |            - |          2 |          2 |       0 |    0 |    14 |      0 |      0 |          0 |
|                     U_SCE                                                                   |                                                           csr_ila_ltlib_v1_0_0_cfglut4__1 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     U_SCMPCE                                                                |                                                           csr_ila_ltlib_v1_0_0_cfglut5__1 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     U_SCRST                                                                 |                                                              csr_ila_ltlib_v1_0_0_cfglut6 |         Static |            - |          3 |          1 |       0 |    2 |     0 |      0 |      0 |          0 |
|                     u_scnt_cmp                                                              |                                                     csr_ila_ltlib_v1_0_0_match_nodelay__1 |         Static |            - |          9 |          0 |       0 |    9 |    13 |      0 |      0 |          0 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |                                                csr_ila_ltlib_v1_0_0_allx_typeA_nodelay_42 |         Static |            - |          9 |          0 |       0 |    9 |    13 |      0 |      0 |          0 |
|                         (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)           |                                                csr_ila_ltlib_v1_0_0_allx_typeA_nodelay_42 |         Static |            - |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|                         DUT                                                                 |                                         csr_ila_ltlib_v1_0_0_all_typeA__parameterized3_43 |         Static |            - |          9 |          0 |       0 |    9 |     0 |      0 |      0 |          0 |
|                           (DUT)                                                             |                                         csr_ila_ltlib_v1_0_0_all_typeA__parameterized3_43 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized1_44 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized2_45 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   u_cap_window_counter                                                      |                                                csr_ila_ila_v6_2_12_ila_cap_window_counter |         Static |            - |         23 |          2 |       0 |   21 |    41 |      0 |      0 |          0 |
|                     (u_cap_window_counter)                                                  |                                                csr_ila_ila_v6_2_12_ila_cap_window_counter |         Static |            - |          2 |          2 |       0 |    0 |    15 |      0 |      0 |          0 |
|                     U_WCE                                                                   |                                                              csr_ila_ltlib_v1_0_0_cfglut4 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     U_WHCMPCE                                                               |                                                              csr_ila_ltlib_v1_0_0_cfglut5 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     U_WLCMPCE                                                               |                                                           csr_ila_ltlib_v1_0_0_cfglut5__2 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     u_wcnt_hcmp                                                             |                                                        csr_ila_ltlib_v1_0_0_match_nodelay |         Static |            - |          9 |          0 |       0 |    9 |    13 |      0 |      0 |          0 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |                                                   csr_ila_ltlib_v1_0_0_allx_typeA_nodelay |         Static |            - |          9 |          0 |       0 |    9 |    13 |      0 |      0 |          0 |
|                         (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)           |                                                   csr_ila_ltlib_v1_0_0_allx_typeA_nodelay |         Static |            - |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|                         DUT                                                                 |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized3 |         Static |            - |          9 |          0 |       0 |    9 |     0 |      0 |      0 |          0 |
|                           (DUT)                                                             |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized3 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |                                      csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized1 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |                                      csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized2 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                     u_wcnt_lcmp                                                             |                                                     csr_ila_ltlib_v1_0_0_match_nodelay__2 |         Static |            - |          9 |          0 |       0 |    9 |    13 |      0 |      0 |          0 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |                                                csr_ila_ltlib_v1_0_0_allx_typeA_nodelay_38 |         Static |            - |          9 |          0 |       0 |    9 |    13 |      0 |      0 |          0 |
|                         (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)           |                                                csr_ila_ltlib_v1_0_0_allx_typeA_nodelay_38 |         Static |            - |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|                         DUT                                                                 |                                         csr_ila_ltlib_v1_0_0_all_typeA__parameterized3_39 |         Static |            - |          9 |          0 |       0 |    9 |     0 |      0 |      0 |          0 |
|                           (DUT)                                                             |                                         csr_ila_ltlib_v1_0_0_all_typeA__parameterized3_39 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized1_40 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized2_41 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|               u_ila_regs                                                                    |                                                          csr_ila_ila_v6_2_12_ila_register |         Static |            - |        618 |        617 |       0 |    1 |   969 |      0 |      0 |          0 |
|                 (u_ila_regs)                                                                |                                                          csr_ila_ila_v6_2_12_ila_register |         Static |            - |        281 |        280 |       0 |    1 |   162 |      0 |      0 |          0 |
|                 MU_SRL[0].mu_srl_reg                                                        |                                                              csr_ila_xsdbs_v1_0_2_reg_p2s |         Static |            - |         32 |         32 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 MU_SRL[1].mu_srl_reg                                                        |                                              csr_ila_xsdbs_v1_0_2_reg_p2s__parameterized0 |         Static |            - |         32 |         32 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 MU_SRL[2].mu_srl_reg                                                        |                                              csr_ila_xsdbs_v1_0_2_reg_p2s__parameterized1 |         Static |            - |         32 |         32 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 MU_SRL[3].mu_srl_reg                                                        |                                              csr_ila_xsdbs_v1_0_2_reg_p2s__parameterized2 |         Static |            - |         32 |         32 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 MU_SRL[4].mu_srl_reg                                                        |                                              csr_ila_xsdbs_v1_0_2_reg_p2s__parameterized3 |         Static |            - |         32 |         32 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 TC_SRL[0].tc_srl_reg                                                        |                                              csr_ila_xsdbs_v1_0_2_reg_p2s__parameterized4 |         Static |            - |         32 |         32 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 U_XSDB_SLAVE                                                                |                                                                csr_ila_xsdbs_v1_0_2_xsdbs |         Static |            - |         76 |         76 |       0 |    0 |   213 |      0 |      0 |          0 |
|                 reg_15                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized34 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_34 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_16                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized35 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_33 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_17                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized36 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_32 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_18                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized37 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_31 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_19                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized38 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_30 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_1a                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized39 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                           csr_ila_xsdbs_v1_0_2_reg_ctl__parameterized1_29 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_6                                                                       |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized19 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_37 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_7                                                                       |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized20 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                              csr_ila_xsdbs_v1_0_2_reg_ctl__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_8                                                                       |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized21 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |                                                          csr_ila_xsdbs_v1_0_2_reg_stat_36 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 reg_80                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized40 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                           csr_ila_xsdbs_v1_0_2_reg_ctl__parameterized1_28 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_81                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized41 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_27 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_82                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized42 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                              csr_ila_xsdbs_v1_0_2_reg_ctl__parameterized1 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_83                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized43 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_26 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_84                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized44 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_25 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_85                                                                      |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized45 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                           csr_ila_xsdbs_v1_0_2_reg_ctl_24 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_887                                                                     |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized47 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |                                                          csr_ila_xsdbs_v1_0_2_reg_stat_23 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 reg_88d                                                                     |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized49 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |                                                          csr_ila_xsdbs_v1_0_2_reg_stat_22 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 reg_890                                                                     |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized52 |         Static |            - |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   (reg_890)                                                                 |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized52 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |                                                          csr_ila_xsdbs_v1_0_2_reg_stat_21 |         Static |            - |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_9                                                                       |                                                 csr_ila_xsdbs_v1_0_2_reg__parameterized22 |         Static |            - |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |                                                          csr_ila_xsdbs_v1_0_2_reg_stat_35 |         Static |            - |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 reg_srl_fff                                                                 |                                              csr_ila_xsdbs_v1_0_2_reg_p2s__parameterized5 |         Static |            - |         32 |         32 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 reg_stream_ffd                                                              |                                                           csr_ila_xsdbs_v1_0_2_reg_stream |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   I_EN_CTL_EQ1.U_CTL                                                        |                                                              csr_ila_xsdbs_v1_0_2_reg_ctl |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 reg_stream_ffe                                                              |                                           csr_ila_xsdbs_v1_0_2_reg_stream__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   (reg_stream_ffe)                                                          |                                           csr_ila_xsdbs_v1_0_2_reg_stream__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   I_EN_STAT_EQ1.U_STAT                                                      |                                                             csr_ila_xsdbs_v1_0_2_reg_stat |         Static |            - |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|               u_ila_reset_ctrl                                                              |                                                        csr_ila_ila_v6_2_12_ila_reset_ctrl |         Static |            - |          9 |          9 |       0 |    0 |    34 |      0 |      0 |          0 |
|                 (u_ila_reset_ctrl)                                                          |                                                        csr_ila_ila_v6_2_12_ila_reset_ctrl |         Static |            - |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 arm_detection_inst                                                          |                                                csr_ila_ltlib_v1_0_0_rising_edge_detection |         Static |            - |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                  |                                                   csr_ila_ltlib_v1_0_0_async_edge_xfer__2 |         Static |            - |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                 |                                                   csr_ila_ltlib_v1_0_0_async_edge_xfer__3 |         Static |            - |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                 |                                                   csr_ila_ltlib_v1_0_0_async_edge_xfer__1 |         Static |            - |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                |                                                      csr_ila_ltlib_v1_0_0_async_edge_xfer |         Static |            - |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 halt_detection_inst                                                         |                                             csr_ila_ltlib_v1_0_0_rising_edge_detection__1 |         Static |            - |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|               u_trig                                                                        |                                                           csr_ila_ila_v6_2_12_ila_trigger |         Static |            - |        158 |         72 |       0 |   86 |   300 |      0 |      0 |          0 |
|                 (u_trig)                                                                    |                                                           csr_ila_ila_v6_2_12_ila_trigger |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                              |                                                                csr_ila_ltlib_v1_0_0_match |         Static |            - |          5 |          0 |       0 |    5 |     7 |      0 |      0 |          0 |
|                   (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                          |                                                                csr_ila_ltlib_v1_0_0_match |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |                                                           csr_ila_ltlib_v1_0_0_allx_typeA |         Static |            - |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)               |                                                           csr_ila_ltlib_v1_0_0_allx_typeA |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     DUT                                                                     |                                                         csr_ila_ltlib_v1_0_0_all_typeA_19 |         Static |            - |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                       (DUT)                                                                 |                                                         csr_ila_ltlib_v1_0_0_all_typeA_19 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |                                                   csr_ila_ltlib_v1_0_0_all_typeA_slice_20 |         Static |            - |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 U_TM                                                                        |                                                        csr_ila_ila_v6_2_12_ila_trig_match |         Static |            - |        152 |         71 |       0 |   81 |   292 |      0 |      0 |          0 |
|                   (U_TM)                                                                    |                                                        csr_ila_ila_v6_2_12_ila_trig_match |         Static |            - |         71 |         71 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                   |                                                csr_ila_ltlib_v1_0_0_match__parameterized0 |         Static |            - |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|                     (N_DDR_MODE.G_NMU[0].U_M)                                               |                                                csr_ila_ltlib_v1_0_0_match__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized0 |         Static |            - |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)             |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                       DUT                                                                   |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized0 |         Static |            - |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                         (DUT)                                                               |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized0 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_17 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |                                                   csr_ila_ltlib_v1_0_0_all_typeA_slice_18 |         Static |            - |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                   |                                                csr_ila_ltlib_v1_0_0_match__parameterized1 |         Static |            - |         33 |          0 |       0 |   33 |   130 |      0 |      0 |          0 |
|                     (N_DDR_MODE.G_NMU[1].U_M)                                               |                                                csr_ila_ltlib_v1_0_0_match__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized1 |         Static |            - |         33 |          0 |       0 |   33 |   129 |      0 |      0 |          0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)             |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|                       DUT                                                                   |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized1 |         Static |            - |         33 |          0 |       0 |   33 |     1 |      0 |      0 |          0 |
|                         (DUT)                                                               |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized1 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |                                    csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_9 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_10 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_11 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_12 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                        |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_13 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                        |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_14 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                        |                                   csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_15 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                        |                                                   csr_ila_ltlib_v1_0_0_all_typeA_slice_16 |         Static |            - |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                   |                                                csr_ila_ltlib_v1_0_0_match__parameterized2 |         Static |            - |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|                     (N_DDR_MODE.G_NMU[2].U_M)                                               |                                                csr_ila_ltlib_v1_0_0_match__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized2 |         Static |            - |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)             |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       DUT                                                                   |                                                            csr_ila_ltlib_v1_0_0_all_typeA |         Static |            - |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                         (DUT)                                                               |                                                            csr_ila_ltlib_v1_0_0_all_typeA |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |                                                    csr_ila_ltlib_v1_0_0_all_typeA_slice_8 |         Static |            - |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                   |                                             csr_ila_ltlib_v1_0_0_match__parameterized3__1 |         Static |            - |         17 |          0 |       0 |   17 |    66 |      0 |      0 |          0 |
|                     (N_DDR_MODE.G_NMU[3].U_M)                                               |                                             csr_ila_ltlib_v1_0_0_match__parameterized3__1 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |                                         csr_ila_ltlib_v1_0_0_allx_typeA__parameterized3_2 |         Static |            - |         17 |          0 |       0 |   17 |    65 |      0 |      0 |          0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)             |                                         csr_ila_ltlib_v1_0_0_allx_typeA__parameterized3_2 |         Static |            - |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                       DUT                                                                   |                                          csr_ila_ltlib_v1_0_0_all_typeA__parameterized2_3 |         Static |            - |         17 |          0 |       0 |   17 |     1 |      0 |      0 |          0 |
|                         (DUT)                                                               |                                          csr_ila_ltlib_v1_0_0_all_typeA__parameterized2_3 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |                                    csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_4 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |                                    csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_5 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |                                    csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_6 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |                                                    csr_ila_ltlib_v1_0_0_all_typeA_slice_7 |         Static |            - |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                   |                                                csr_ila_ltlib_v1_0_0_match__parameterized3 |         Static |            - |         17 |          0 |       0 |   17 |    66 |      0 |      0 |          0 |
|                     (N_DDR_MODE.G_NMU[4].U_M)                                               |                                                csr_ila_ltlib_v1_0_0_match__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized3 |         Static |            - |         17 |          0 |       0 |   17 |    65 |      0 |      0 |          0 |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)             |                                           csr_ila_ltlib_v1_0_0_allx_typeA__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                       DUT                                                                   |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized2 |         Static |            - |         17 |          0 |       0 |   17 |     1 |      0 |      0 |          0 |
|                         (DUT)                                                               |                                            csr_ila_ltlib_v1_0_0_all_typeA__parameterized2 |         Static |            - |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |                                      csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |                                    csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_0 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                        |                                    csr_ila_ltlib_v1_0_0_all_typeA_slice__parameterized0_1 |         Static |            - |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                        |                                                      csr_ila_ltlib_v1_0_0_all_typeA_slice |         Static |            - |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|               xsdb_memory_read_inst                                                         |                                                        csr_ila_ltlib_v1_0_0_generic_memrd |         Static |            - |         79 |         77 |       0 |    2 |   169 |      0 |      0 |          0 |
|       ex_stage_i                                                                            |                                                                                  ex_stage |         Static |            - |      17268 |      17268 |       0 |    0 |  7860 |      0 |      0 |         27 |
|         (ex_stage_i)                                                                        |                                                                                  ex_stage |         Static |            - |          4 |          4 |       0 |    0 |    81 |      0 |      0 |          0 |
|         alu_i                                                                               |                                                                                       alu |         Static |            - |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_bitmanip.i_cpop_count                                                         |                                                                  popcount__parameterized0 |         Static |            - |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|         branch_unit_i                                                                       |                                                                               branch_unit |         Static |            - |        381 |        381 |       0 |    0 |     0 |      0 |      0 |          0 |
|         csr_buffer_i                                                                        |                                                                                csr_buffer |         Static |            - |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|         fpu_gen.fpu_i                                                                       |                                                                                  fpu_wrap |         Static |            - |       7752 |       7752 |       0 |    0 |  2211 |      0 |      0 |         11 |
|           (fpu_gen.fpu_i)                                                                   |                                                                                  fpu_wrap |         Static |            - |          4 |          4 |       0 |    0 |   214 |      0 |      0 |          0 |
|           fpu_gen.i_fpnew_bulk                                                              |                                                                                 fpnew_top |         Static |            - |       7748 |       7748 |       0 |    0 |  1997 |      0 |      0 |         11 |
|             gen_operation_groups[0].i_opgroup_block                                         |                                                                       fpnew_opgroup_block |         Static |            - |       3514 |       3514 |       0 |    0 |  1023 |      0 |      0 |         11 |
|               (gen_operation_groups[0].i_opgroup_block)                                     |                                                                       fpnew_opgroup_block |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                              |                                                                   fpnew_opgroup_fmt_slice |         Static |            - |       1193 |       1193 |       0 |    0 |   241 |      0 |      0 |          2 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                            |                                                                                 fpnew_fma |         Static |            - |       1193 |       1193 |       0 |    0 |   241 |      0 |      0 |          2 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                              |                                                   fpnew_opgroup_fmt_slice__parameterized0 |         Static |            - |       2296 |       2296 |       0 |    0 |   781 |      0 |      0 |          9 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                            |                                                                 fpnew_fma__parameterized0 |         Static |            - |       2296 |       2296 |       0 |    0 |   781 |      0 |      0 |          9 |
|               i_arbiter                                                                     |                                                           rr_arb_tree__parameterized5_427 |         Static |            - |         26 |         26 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[1].i_opgroup_block                                         |                                                       fpnew_opgroup_block__parameterized0 |         Static |            - |       2097 |       2097 |       0 |    0 |   539 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                             |                                                              fpnew_opgroup_multifmt_slice |         Static |            - |       2092 |       2092 |       0 |    0 |   539 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi            |                                                                       fpnew_divsqrt_multi |         Static |            - |       2092 |       2092 |       0 |    0 |   539 |      0 |      0 |          0 |
|                   (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi)        |                                                                       fpnew_divsqrt_multi |         Static |            - |         63 |         63 |       0 |    0 |   229 |      0 |      0 |          0 |
|                   i_divsqrt_lei                                                             |                                                                          div_sqrt_top_mvp |         Static |            - |       2029 |       2029 |       0 |    0 |   310 |      0 |      0 |          0 |
|                     fpu_norm_U0                                                             |                                                                         norm_div_sqrt_mvp |         Static |            - |        126 |        126 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     nrbd_nrsc_U0                                                            |                                                                             nrbd_nrsc_mvp |         Static |            - |       1248 |       1248 |       0 |    0 |   168 |      0 |      0 |          0 |
|                       control_U0                                                            |                                                                               control_mvp |         Static |            - |       1248 |       1248 |       0 |    0 |   168 |      0 |      0 |          0 |
|                     preprocess_U0                                                           |                                                                            preprocess_mvp |         Static |            - |        660 |        660 |       0 |    0 |   142 |      0 |      0 |          0 |
|               i_arbiter                                                                     |                                                           rr_arb_tree__parameterized5_426 |         Static |            - |          6 |          6 |       0 |    0 |     0 |      0 |      0 |          0 |
|             gen_operation_groups[2].i_opgroup_block                                         |                                                       fpnew_opgroup_block__parameterized1 |         Static |            - |        419 |        419 |       0 |    0 |   221 |      0 |      0 |          0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                              |                                                   fpnew_opgroup_fmt_slice__parameterized1 |         Static |            - |        143 |        143 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                        |                                                                             fpnew_noncomp |         Static |            - |        143 |        143 |       0 |    0 |    79 |      0 |      0 |          0 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                              |                                                   fpnew_opgroup_fmt_slice__parameterized2 |         Static |            - |        276 |        276 |       0 |    0 |   141 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                        |                                                             fpnew_noncomp__parameterized0 |         Static |            - |        276 |        276 |       0 |    0 |   141 |      0 |      0 |          0 |
|               i_arbiter                                                                     |                                                               rr_arb_tree__parameterized5 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             gen_operation_groups[3].i_opgroup_block                                         |                                                       fpnew_opgroup_block__parameterized2 |         Static |            - |       1439 |       1439 |       0 |    0 |   212 |      0 |      0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                             |                                              fpnew_opgroup_multifmt_slice__parameterized0 |         Static |            - |       1439 |       1439 |       0 |    0 |   212 |      0 |      0 |          0 |
|                 (gen_merged_slice.i_multifmt_slice)                                         |                                              fpnew_opgroup_multifmt_slice__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi               |                                                                          fpnew_cast_multi |         Static |            - |       1438 |       1438 |       0 |    0 |   212 |      0 |      0 |          0 |
|             i_arbiter                                                                       |                                                               rr_arb_tree__parameterized6 |         Static |            - |        285 |        285 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_cvxif.cvxif_fu_i                                                                |                                                                                  cvxif_fu |         Static |            - |        423 |        423 |       0 |    0 |    36 |      0 |      0 |          0 |
|         i_mult                                                                              |                                                                                      mult |         Static |            - |        706 |        706 |       0 |    0 |   388 |      0 |      0 |         16 |
|           (i_mult)                                                                          |                                                                                      mult |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_div                                                                             |                                                                                    serdiv |         Static |            - |        304 |        304 |       0 |    0 |   209 |      0 |      0 |          0 |
|           i_multiplier                                                                      |                                                                                multiplier |         Static |            - |        402 |        402 |       0 |    0 |   178 |      0 |      0 |         16 |
|         lsu_i                                                                               |                                                                           load_store_unit |         Static |            - |       7998 |       7998 |       0 |    0 |  5131 |      0 |      0 |          0 |
|           gen_mmu_sv39.i_cva6_mmu                                                           |                                                                                       mmu |         Static |            - |       4990 |       4990 |       0 |    0 |  3384 |      0 |      0 |          0 |
|             (gen_mmu_sv39.i_cva6_mmu)                                                       |                                                                                       mmu |         Static |            - |         40 |         40 |       0 |    0 |   184 |      0 |      0 |          0 |
|             i_dtlb                                                                          |                                                                                       tlb |         Static |            - |       1118 |       1118 |       0 |    0 |  1519 |      0 |      0 |          0 |
|             i_itlb                                                                          |                                                                                   tlb_423 |         Static |            - |       1821 |       1821 |       0 |    0 |  1487 |      0 |      0 |          0 |
|             i_pmp_data                                                                      |                                                                                       pmp |         Static |            - |        805 |        805 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_pmp_if                                                                        |                                                                                   pmp_424 |         Static |            - |        277 |        277 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_ptw                                                                           |                                                                                       ptw |         Static |            - |       1047 |       1047 |       0 |    0 |   194 |      0 |      0 |          0 |
|               (i_ptw)                                                                       |                                                                                       ptw |         Static |            - |        238 |        238 |       0 |    0 |   194 |      0 |      0 |          0 |
|               i_pmp_ptw                                                                     |                                                                                   pmp_425 |         Static |            - |        821 |        821 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_load_unit                                                                       |                                                                                 load_unit |         Static |            - |         94 |         94 |       0 |    0 |    23 |      0 |      0 |          0 |
|           i_pipe_reg_load                                                                   |                                                                                 shift_reg |         Static |            - |       1237 |       1237 |       0 |    0 |   137 |      0 |      0 |          0 |
|           i_store_unit                                                                      |                                                                                store_unit |         Static |            - |        945 |        945 |       0 |    0 |  1275 |      0 |      0 |          0 |
|             (i_store_unit)                                                                  |                                                                                store_unit |         Static |            - |        264 |        264 |       0 |    0 |    83 |      0 |      0 |          0 |
|             i_amo_buffer                                                                    |                                                                                amo_buffer |         Static |            - |          4 |          4 |       0 |    0 |   128 |      0 |      0 |          0 |
|               i_amo_fifo                                                                    |                                                                   fifo_v3__parameterized9 |         Static |            - |          4 |          4 |       0 |    0 |   128 |      0 |      0 |          0 |
|             store_buffer_i                                                                  |                                                                              store_buffer |         Static |            - |        678 |        678 |       0 |    0 |  1064 |      0 |      0 |          0 |
|           lsu_bypass_i                                                                      |                                                                                lsu_bypass |         Static |            - |        734 |        734 |       0 |    0 |   312 |      0 |      0 |          0 |
|       gen_perf_counter.perf_counters_i                                                      |                                                                             perf_counters |         Static |            - |        811 |        811 |       0 |    0 |   414 |      0 |      0 |          0 |
|       i_cache_subsystem                                                                     |                                                                        wt_cache_subsystem |              - |            - |       7872 |       7872 |       0 |    0 |  2531 |     36 |      0 |          0 |
|         (i_cache_subsystem)                                                                 |                                                                        wt_cache_subsystem |              - |            - |         55 |         55 |       0 |    0 |    17 |      0 |      0 |          0 |
|         dcache                                                                              |                                                                                 wt_dcache | Reconfigurable |         1672 |       5544 |       5544 |       0 |    0 |  1650 |     24 |      0 |          0 |
|           (dcache)                                                                          |                                                                                 wt_dcache | Reconfigurable |            - |        856 |        856 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_rd_ports[0].i_wt_dcache_ctrl                                                  |                                                                            wt_dcache_ctrl | Reconfigurable |            - |        124 |        124 |       0 |    0 |    71 |      0 |      0 |          0 |
|           gen_rd_ports[1].i_wt_dcache_ctrl                                                  |                                                                          wt_dcache_ctrl_0 | Reconfigurable |            - |        145 |        145 |       0 |    0 |    71 |      0 |      0 |          0 |
|           i_wt_dcache_mem                                                                   |                                                                             wt_dcache_mem | Reconfigurable |            - |        496 |        496 |       0 |    0 |    15 |     24 |      0 |          0 |
|             (i_wt_dcache_mem)                                                               |                                                                             wt_dcache_mem | Reconfigurable |            - |         45 |         45 |       0 |    0 |    13 |      0 |      0 |          0 |
|             gen_data_banks[0].i_data_sram                                                   |                                                                            wt_dcache_sram | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      8 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_39 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_54 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[1].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_40 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_53 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[2].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_41 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_52 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[3].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_42 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_51 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[4].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_43 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_50 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[5].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_44 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_49 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[6].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_45 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_48 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[7].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_46 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_47 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[1].i_data_sram                                                   |                                                                          wt_dcache_sram_1 | Reconfigurable |            - |        321 |        321 |       0 |    0 |     0 |      8 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_23 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_38 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[1].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_24 | Reconfigurable |            - |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_37 | Reconfigurable |            - |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[2].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_25 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_36 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[3].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_26 | Reconfigurable |            - |        128 |        128 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_35 | Reconfigurable |            - |        128 |        128 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[4].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_27 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_34 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[5].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_28 | Reconfigurable |            - |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_33 | Reconfigurable |            - |         64 |         64 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[6].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_29 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_32 | Reconfigurable |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[7].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_30 | Reconfigurable |            - |         65 |         65 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_31 | Reconfigurable |            - |         65 |         65 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[0].i_tag_sram                                                     |                                                            wt_dcache_sram__parameterized0 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_21 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_22 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[1].i_tag_sram                                                     |                                                          wt_dcache_sram__parameterized0_2 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_19 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_20 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[2].i_tag_sram                                                     |                                                          wt_dcache_sram__parameterized0_3 | Reconfigurable |            - |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_17 | Reconfigurable |            - |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_18 | Reconfigurable |            - |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[3].i_tag_sram                                                     |                                                          wt_dcache_sram__parameterized0_4 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_15 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_16 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[4].i_tag_sram                                                     |                                                          wt_dcache_sram__parameterized0_5 | Reconfigurable |            - |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_13 | Reconfigurable |            - |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_14 | Reconfigurable |            - |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[5].i_tag_sram                                                     |                                                          wt_dcache_sram__parameterized0_6 | Reconfigurable |            - |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                              wt_dcache_tc_sram_wrapper_11 | Reconfigurable |            - |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_12 | Reconfigurable |            - |         16 |         16 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[6].i_tag_sram                                                     |                                                          wt_dcache_sram__parameterized0_7 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                               wt_dcache_tc_sram_wrapper_9 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                              wt_dcache_SyncSpRamBeNx64_10 | Reconfigurable |            - |         15 |         15 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[7].i_tag_sram                                                     |                                                          wt_dcache_sram__parameterized0_8 | Reconfigurable |            - |         18 |         18 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                  |                                                                 wt_dcache_tc_sram_wrapper | Reconfigurable |            - |         18 |         18 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                                       |                                                                 wt_dcache_SyncSpRamBeNx64 | Reconfigurable |            - |         18 |         18 |       0 |    0 |     0 |      1 |      0 |          0 |
|             i_rr_arb_tree                                                                   |                                                     wt_dcache_rr_arb_tree__parameterized2 | Reconfigurable |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_wt_dcache_missunit                                                              |                                                                        wt_dcache_missunit | Reconfigurable |            - |       1239 |       1239 |       0 |    0 |   139 |      0 |      0 |          0 |
|             (i_wt_dcache_missunit)                                                          |                                                                        wt_dcache_missunit | Reconfigurable |            - |       1160 |       1160 |       0 |    0 |    83 |      0 |      0 |          0 |
|             i_exp_backoff                                                                   |                                                                     wt_dcache_exp_backoff | Reconfigurable |            - |         73 |         73 |       0 |    0 |    48 |      0 |      0 |          0 |
|             i_lfsr_inv                                                                      |                                                                            wt_dcache_lfsr | Reconfigurable |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_wt_dcache_wbuffer                                                               |                                                                         wt_dcache_wbuffer | Reconfigurable |            - |       2696 |       2696 |       0 |    0 |  1354 |      0 |      0 |          0 |
|             (i_wt_dcache_wbuffer)                                                           |                                                                         wt_dcache_wbuffer | Reconfigurable |            - |       1062 |       1062 |       0 |    0 |  1317 |      0 |      0 |          0 |
|             i_clean_rr                                                                      |                                                     wt_dcache_rr_arb_tree__parameterized1 | Reconfigurable |            - |        207 |        207 |       0 |    0 |     3 |      0 |      0 |          0 |
|             i_dirty_rr                                                                      |                                                     wt_dcache_rr_arb_tree__parameterized0 | Reconfigurable |            - |        980 |        980 |       0 |    0 |    12 |      0 |      0 |          0 |
|             i_rtrn_id_fifo                                                                  |                                                                         wt_dcache_fifo_v3 | Reconfigurable |            - |        455 |        455 |       0 |    0 |    15 |      0 |      0 |          0 |
|             i_tx_id_rr                                                                      |                                                                     wt_dcache_rr_arb_tree | Reconfigurable |            - |         15 |         15 |       0 |    0 |     7 |      0 |      0 |          0 |
|         i_adapter                                                                           |                                                                            wt_axi_adapter |         Static |            - |        961 |        961 |       0 |    0 |   728 |      0 |      0 |          0 |
|           (i_adapter)                                                                       |                                                                            wt_axi_adapter |         Static |            - |         52 |         52 |       0 |    0 |   289 |      0 |      0 |          0 |
|           i_axi_shim                                                                        |                                                                                  axi_shim |         Static |            - |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_b_fifo                                                                          |                                                                  fifo_v3__parameterized13 |         Static |            - |         25 |         25 |       0 |    0 |    15 |      0 |      0 |          0 |
|           i_dcache_data_fifo                                                                |                                                                  fifo_v3__parameterized11 |         Static |            - |        472 |        472 |       0 |    0 |   267 |      0 |      0 |          0 |
|           i_icache_data_fifo                                                                |                                                                  fifo_v3__parameterized10 |         Static |            - |        359 |        359 |       0 |    0 |   118 |      0 |      0 |          0 |
|           i_rd_dcache_id                                                                    |                                                                  fifo_v3__parameterized12 |         Static |            - |         15 |         15 |       0 |    0 |    15 |      0 |      0 |          0 |
|           i_rd_icache_id                                                                    |                                                              fifo_v3__parameterized12_421 |         Static |            - |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|           i_rr_arb_tree                                                                     |                                                               rr_arb_tree__parameterized7 |         Static |            - |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_wr_dcache_id                                                                    |                                                              fifo_v3__parameterized12_422 |         Static |            - |         16 |         16 |       0 |    0 |    15 |      0 |      0 |          0 |
|         i_cva6_icache                                                                       |                                                                               cva6_icache |         Static |            - |        477 |        477 |       0 |    0 |   136 |     12 |      0 |          0 |
|           (i_cva6_icache)                                                                   |                                                                               cva6_icache |         Static |            - |        174 |        174 |       0 |    0 |   128 |      0 |      0 |          0 |
|           gen_sram[0].data_sram                                                             |                                                                      sram__parameterized0 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_417 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_420 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_418 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_419 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[0].tag_sram                                                              |                                                                                      sram |         Static |            - |         61 |         61 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_415 |         Static |            - |         61 |         61 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_416 |         Static |            - |         61 |         61 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].data_sram                                                             |                                                                  sram__parameterized0_393 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_411 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_414 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_412 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_413 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].tag_sram                                                              |                                                                                  sram_394 |         Static |            - |         48 |         48 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_409 |         Static |            - |         48 |         48 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_410 |         Static |            - |         48 |         48 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[2].data_sram                                                             |                                                                  sram__parameterized0_395 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_405 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_408 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_406 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_407 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[2].tag_sram                                                              |                                                                                  sram_396 |         Static |            - |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_403 |         Static |            - |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_404 |         Static |            - |         17 |         17 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[3].data_sram                                                             |                                                                  sram__parameterized0_397 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_399 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_402 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                    |                                                                       tc_sram_wrapper_400 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                       SyncSpRamBeNx64_401 |         Static |            - |         33 |         33 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[3].tag_sram                                                              |                                                                                  sram_398 |         Static |            - |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                    |                                                                           tc_sram_wrapper |         Static |            - |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                                         |                                                                           SyncSpRamBeNx64 |         Static |            - |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|           i_lfsr                                                                            |                                                                                      lfsr |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_dfx_decoupler                                                                     |                                                                             dfx_decoupler |         Static |            - |        836 |        836 |       0 |    0 |     0 |      0 |      0 |          0 |
|           U0                                                                                |                                                               dfx_decoupler_dfx_decoupler |         Static |            - |        836 |        836 |       0 |    0 |     0 |      0 |      0 |          0 |
|       i_frontend                                                                            |                                                                                  frontend |         Static |            - |       2897 |       2897 |       0 |    0 |  4076 |      0 |      0 |          0 |
|         (i_frontend)                                                                        |                                                                                  frontend |         Static |            - |         17 |         17 |       0 |    0 |   245 |      0 |      0 |          0 |
|         i_bht                                                                               |                                                                                       bht |         Static |            - |        197 |        197 |       0 |    0 |   384 |      0 |      0 |          0 |
|         i_btb                                                                               |                                                                                       btb |         Static |            - |        600 |        600 |       0 |    0 |  2080 |      0 |      0 |          0 |
|         i_instr_queue                                                                       |                                                                               instr_queue |         Static |            - |       1114 |       1114 |       0 |    0 |  1153 |      0 |      0 |          0 |
|           (i_instr_queue)                                                                   |                                                                               instr_queue |         Static |            - |          4 |          4 |       0 |    0 |    68 |      0 |      0 |          0 |
|           gen_instr_fifo[0].i_fifo_instr_data                                               |                                                                   fifo_v3__parameterized7 |         Static |            - |        882 |        882 |       0 |    0 |   411 |      0 |      0 |          0 |
|           gen_instr_fifo[1].i_fifo_instr_data                                               |                                                               fifo_v3__parameterized7_392 |         Static |            - |        154 |        154 |       0 |    0 |   411 |      0 |      0 |          0 |
|           i_fifo_address                                                                    |                                                                   fifo_v3__parameterized8 |         Static |            - |         75 |         75 |       0 |    0 |   263 |      0 |      0 |          0 |
|         i_instr_realign                                                                     |                                                                             instr_realign |         Static |            - |        941 |        941 |       0 |    0 |    84 |      0 |      0 |          0 |
|         i_ras                                                                               |                                                                                       ras |         Static |            - |         33 |         33 |       0 |    0 |   130 |      0 |      0 |          0 |
|       id_stage_i                                                                            |                                                                                  id_stage |         Static |            - |        410 |        410 |       0 |    0 |   290 |      0 |      0 |          0 |
|       issue_stage_i                                                                         |                                                                               issue_stage |         Static |            - |      15665 |      15665 |       0 |    0 |  6718 |      0 |      0 |          0 |
|         i_issue_read_operands                                                               |                                                                       issue_read_operands |         Static |            - |       9324 |       9324 |       0 |    0 |  4423 |      0 |      0 |          0 |
|           (i_issue_read_operands)                                                           |                                                                       issue_read_operands |         Static |            - |       6212 |       6212 |       0 |    0 |   391 |      0 |      0 |          0 |
|           float_regfile_gen.gen_asic_fp_regfile.i_ariane_fp_regfile                         |                                                            ariane_regfile__parameterized0 |         Static |            - |       1798 |       1798 |       0 |    0 |  2048 |      0 |      0 |          0 |
|           gen_asic_regfile.i_ariane_regfile                                                 |                                                                            ariane_regfile |         Static |            - |       1314 |       1314 |       0 |    0 |  1984 |      0 |      0 |          0 |
|         i_scoreboard                                                                        |                                                                                scoreboard |         Static |            - |       6341 |       6341 |       0 |    0 |  2295 |      0 |      0 |          0 |
|           (i_scoreboard)                                                                    |                                                                                scoreboard |         Static |            - |       5333 |       5333 |       0 |    0 |  2295 |      0 |      0 |          0 |
|           gen_sel_clobbers[0].i_sel_fpr_clobbers                                            |                                                               rr_arb_tree__parameterized3 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[10].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_330 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[10].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_331 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[11].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_332 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[11].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_333 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[12].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_334 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[12].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_335 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[13].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_336 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[13].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_337 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[14].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_338 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[14].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_339 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[15].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_340 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[15].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_341 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[16].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_342 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[16].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_343 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[17].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_344 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[17].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_345 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[18].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_346 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[18].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_347 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[19].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_348 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[19].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_349 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[1].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_350 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[1].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_351 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[20].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_352 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[20].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_353 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[21].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_354 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[21].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_355 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[22].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_356 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[22].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_357 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[23].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_358 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[23].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_359 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[24].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_360 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[24].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_361 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[25].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_362 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[25].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_363 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[26].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_364 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[26].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_365 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[27].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_366 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[27].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_367 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[28].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_368 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[28].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_369 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[29].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_370 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[29].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_371 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[2].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_372 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[2].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_373 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[30].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_374 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[30].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_375 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[31].i_sel_fpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_376 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[31].i_sel_gpr_clobbers                                           |                                                           rr_arb_tree__parameterized3_377 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[3].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_378 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[3].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_379 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[4].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_380 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[4].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_381 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[5].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_382 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[5].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_383 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[6].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_384 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[6].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_385 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[7].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_386 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[7].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_387 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[8].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_388 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[8].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_389 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[9].i_sel_fpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_390 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|           gen_sel_clobbers[9].i_sel_gpr_clobbers                                            |                                                           rr_arb_tree__parameterized3_391 |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|   i_ariane_peripherals                                                                      |                                                                        ariane_peripherals |         Static |            - |       4656 |       4553 |      96 |    7 |  5452 |     10 |      2 |          0 |
|     (i_ariane_peripherals)                                                                  |                                                                        ariane_peripherals |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_ethernet.eth_rgmii                                                                  |                                                                               framing_top |         Static |            - |        603 |        588 |       8 |    7 |   434 |     10 |      0 |          0 |
|       (gen_ethernet.eth_rgmii)                                                              |                                                                               framing_top |         Static |            - |        119 |        111 |       8 |    0 |   178 |      0 |      0 |          0 |
|       RAMB16_inst_rx                                                                        |                                                                            dualmem_widen8 |         Static |            - |         83 |         83 |       0 |    0 |     2 |      8 |      0 |          0 |
|       RAMB16_inst_tx                                                                        |                                                                             dualmem_widen |         Static |            - |         76 |         76 |       0 |    0 |     0 |      2 |      0 |          0 |
|       rgmii_soc1                                                                            |                                                                                 rgmii_soc |         Static |            - |        326 |        319 |       0 |    7 |   254 |      0 |      0 |          0 |
|         (rgmii_soc1)                                                                        |                                                                                 rgmii_soc |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         core_inst                                                                           |                                                                                rgmii_core |         Static |            - |        326 |        319 |       0 |    7 |   254 |      0 |      0 |          0 |
|           eth_mac_inst                                                                      |                                                                     eth_mac_1g_rgmii_fifo |         Static |            - |        326 |        319 |       0 |    7 |   254 |      0 |      0 |          0 |
|             eth_mac_1g_rgmii_inst                                                           |                                                                          eth_mac_1g_rgmii |         Static |            - |        326 |        319 |       0 |    7 |   254 |      0 |      0 |          0 |
|               (eth_mac_1g_rgmii_inst)                                                       |                                                                          eth_mac_1g_rgmii |         Static |            - |         15 |         13 |       0 |    2 |    19 |      0 |      0 |          0 |
|               eth_mac_1g_inst                                                               |                                                                                eth_mac_1g |         Static |            - |        291 |        286 |       0 |    5 |   218 |      0 |      0 |          0 |
|                 axis_gmii_rx_inst                                                           |                                                                              axis_gmii_rx |         Static |            - |        156 |        151 |       0 |    5 |   103 |      0 |      0 |          0 |
|                 axis_gmii_tx_inst                                                           |                                                                              axis_gmii_tx |         Static |            - |        135 |        135 |       0 |    0 |   115 |      0 |      0 |          0 |
|               rgmii_phy_if_inst                                                             |                                                                              rgmii_phy_if |         Static |            - |         22 |         22 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 (rgmii_phy_if_inst)                                                         |                                                                              rgmii_phy_if |         Static |            - |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 clk_oddr_inst                                                               |                                                                                      oddr |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 data_oddr_inst                                                              |                                                                      oddr__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rx_ssio_ddr_inst                                                            |                                                                               ssio_ddr_in |         Static |            - |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   (rx_ssio_ddr_inst)                                                        |                                                                               ssio_ddr_in |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   data_iddr_inst                                                            |                                                                                      iddr |         Static |            - |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|     gen_ethernet.i_axi2rom                                                                  |                                                                   axi2mem__parameterized1 |         Static |            - |        117 |        117 |       0 |    0 |    50 |      0 |      0 |          0 |
|     gen_gpio.i_xlnx_axi_dwidth_converter_gpio                                               |                                                                 xlnx_axi_dwidth_converter |         Static |            - |        419 |        375 |      44 |    0 |   462 |      0 |      0 |          0 |
|       inst                                                                                  |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_top |         Static |            - |        419 |        375 |      44 |    0 |   462 |      0 |      0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |                      xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_axi_downsizer |         Static |            - |        419 |        375 |      44 |    0 |   462 |      0 |      0 |          0 |
|           USE_READ.read_addr_inst                                                           |        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0 |         Static |            - |        164 |        146 |      18 |    0 |   166 |      0 |      0 |          0 |
|             (USE_READ.read_addr_inst)                                                       |        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0 |         Static |            - |         67 |         67 |       0 |    0 |    78 |      0 |      0 |          0 |
|             cmd_queue                                                                       |                 xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0 |         Static |            - |        102 |         84 |      18 |    0 |    88 |      0 |      0 |          0 |
|               inst                                                                          |                  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0 |         Static |            - |        102 |         84 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 (inst)                                                                      |                  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0 |         Static |            - |         58 |         58 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                               |                          xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |                    xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |                              xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       grf.rf                                                                |                          xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                      xlnx_axi_dwidth_converter_rd_logic_7 |         Static |            - |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                 |                                                      xlnx_axi_dwidth_converter_rd_fwft_13 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                         |                                           xlnx_axi_dwidth_converter_rd_status_flags_ss_14 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                             |                                                  xlnx_axi_dwidth_converter_rd_bin_cntr_15 |         Static |            - |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                      xlnx_axi_dwidth_converter_wr_logic_8 |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                         |                                           xlnx_axi_dwidth_converter_wr_status_flags_ss_11 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                             |                                                  xlnx_axi_dwidth_converter_wr_bin_cntr_12 |         Static |            - |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                        xlnx_axi_dwidth_converter_memory__parameterized0_9 |         Static |            - |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                           |                                        xlnx_axi_dwidth_converter_memory__parameterized0_9 |         Static |            - |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                         xlnx_axi_dwidth_converter_dmem__parameterized0_10 |         Static |            - |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                         rstblk                                                              |                                               xlnx_axi_dwidth_converter_reset_blk_ramfifo |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                                               xlnx_axi_dwidth_converter_reset_blk_ramfifo |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |                                               xlnx_axi_dwidth_converter_xpm_cdc_async_rst |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_READ.read_data_inst                                                           |                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_r_downsizer |         Static |            - |         36 |         36 |       0 |    0 |    64 |      0 |      0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                               |                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_b_downsizer |         Static |            - |         15 |         15 |       0 |    0 |    11 |      0 |      0 |          0 |
|           USE_WRITE.write_addr_inst                                                         |                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer |         Static |            - |        183 |        157 |      26 |    0 |   209 |      0 |      0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                     |                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer |         Static |            - |         61 |         61 |       0 |    0 |    77 |      0 |      0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                       |                                 xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo |         Static |            - |         43 |         35 |       8 |    0 |    46 |      0 |      0 |          0 |
|               inst                                                                          |                                  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen |         Static |            - |         43 |         35 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 (inst)                                                                      |                                  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen |         Static |            - |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                               |                                          xlnx_axi_dwidth_converter_fifo_generator_v13_2_7 |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |                                    xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |                                              xlnx_axi_dwidth_converter_fifo_generator_top |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       grf.rf                                                                |                                          xlnx_axi_dwidth_converter_fifo_generator_ramfifo |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                      xlnx_axi_dwidth_converter_rd_logic_0 |         Static |            - |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                 |                                                       xlnx_axi_dwidth_converter_rd_fwft_4 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                         |                                            xlnx_axi_dwidth_converter_rd_status_flags_ss_5 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                             |                                                   xlnx_axi_dwidth_converter_rd_bin_cntr_6 |         Static |            - |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                      xlnx_axi_dwidth_converter_wr_logic_1 |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                         |                                            xlnx_axi_dwidth_converter_wr_status_flags_ss_2 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                             |                                                   xlnx_axi_dwidth_converter_wr_bin_cntr_3 |         Static |            - |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                                          xlnx_axi_dwidth_converter_memory |         Static |            - |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                           |                                                          xlnx_axi_dwidth_converter_memory |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                                            xlnx_axi_dwidth_converter_dmem |         Static |            - |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                         rstblk                                                              |                                    xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                                    xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |                                            xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             cmd_queue                                                                       |      xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0__xdcDup__1 |         Static |            - |         81 |         63 |      18 |    0 |    86 |      0 |      0 |          0 |
|               inst                                                                          |       xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1 |         Static |            - |         81 |         63 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 (inst)                                                                      |       xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1 |         Static |            - |         38 |         38 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                               |               xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |         xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |                   xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       grf.rf                                                                |               xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                        xlnx_axi_dwidth_converter_rd_logic |         Static |            - |          8 |          8 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                 |                                                         xlnx_axi_dwidth_converter_rd_fwft |         Static |            - |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                         |                                              xlnx_axi_dwidth_converter_rd_status_flags_ss |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                             |                                                     xlnx_axi_dwidth_converter_rd_bin_cntr |         Static |            - |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                        xlnx_axi_dwidth_converter_wr_logic |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                         |                                              xlnx_axi_dwidth_converter_wr_status_flags_ss |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                             |                                                     xlnx_axi_dwidth_converter_wr_bin_cntr |         Static |            - |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                          xlnx_axi_dwidth_converter_memory__parameterized0 |         Static |            - |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                           |                                          xlnx_axi_dwidth_converter_memory__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                            xlnx_axi_dwidth_converter_dmem__parameterized0 |         Static |            - |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                         rstblk                                                              |                                    xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                                    xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |                                            xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_WRITE.write_data_inst                                                         |                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_w_downsizer |         Static |            - |         22 |         22 |       0 |    0 |    12 |      0 |      0 |          0 |
|     gen_gpio.i_xlnx_axi_gpio                                                                |                                                                             xlnx_axi_gpio |         Static |            - |         72 |         72 |       0 |    0 |   176 |      0 |      0 |          0 |
|       U0                                                                                    |                                                                    xlnx_axi_gpio_axi_gpio |         Static |            - |         72 |         72 |       0 |    0 |   176 |      0 |      0 |          0 |
|         (U0)                                                                                |                                                                    xlnx_axi_gpio_axi_gpio |         Static |            - |          0 |          0 |       0 |    0 |    11 |      0 |      0 |          0 |
|         AXI_LITE_IPIF_I                                                                     |                                                               xlnx_axi_gpio_axi_lite_ipif |         Static |            - |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|           I_SLAVE_ATTACHMENT                                                                |                                                            xlnx_axi_gpio_slave_attachment |         Static |            - |         52 |         52 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (I_SLAVE_ATTACHMENT)                                                            |                                                            xlnx_axi_gpio_slave_attachment |         Static |            - |         27 |         27 |       0 |    0 |    29 |      0 |      0 |          0 |
|             I_DECODER                                                                       |                                                             xlnx_axi_gpio_address_decoder |         Static |            - |         25 |         25 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gpio_core_1                                                                         |                                                                   xlnx_axi_gpio_GPIO_Core |         Static |            - |         20 |         20 |       0 |    0 |   130 |      0 |      0 |          0 |
|           (gpio_core_1)                                                                     |                                                                   xlnx_axi_gpio_GPIO_Core |         Static |            - |         20 |         20 |       0 |    0 |    66 |      0 |      0 |          0 |
|           Dual.INPUT_DOUBLE_REGS4                                                           |                                                                    xlnx_axi_gpio_cdc_sync |         Static |            - |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|           Dual.INPUT_DOUBLE_REGS5                                                           |                                                                  xlnx_axi_gpio_cdc_sync_0 |         Static |            - |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|     gen_spi.i_xlnx_axi_dwidth_converter_spi                                                 |                                                             xlnx_axi_dwidth_converter_HD2 |         Static |            - |        429 |        385 |      44 |    0 |   447 |      0 |      0 |          0 |
|       inst                                                                                  |                            xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_top_HD3 |         Static |            - |        429 |        385 |      44 |    0 |   447 |      0 |      0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                               |                  xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_axi_downsizer_HD4 |         Static |            - |        429 |        385 |      44 |    0 |   447 |      0 |      0 |          0 |
|           USE_READ.read_addr_inst                                                           |    xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0_HD5 |         Static |            - |        174 |        156 |      18 |    0 |   173 |      0 |      0 |          0 |
|             (USE_READ.read_addr_inst)                                                       |    xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0_HD5 |         Static |            - |         72 |         72 |       0 |    0 |    85 |      0 |      0 |          0 |
|             cmd_queue                                                                       |             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0_HD6 |         Static |            - |        106 |         88 |      18 |    0 |    88 |      0 |      0 |          0 |
|               inst                                                                          |              xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0_HD7 |         Static |            - |        106 |         88 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 (inst)                                                                      |              xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0_HD7 |         Static |            - |         62 |         62 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                               |                      xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0_HD8 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |                xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0_HD9 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |                         xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0_HD10 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       grf.rf                                                                |                     xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0_HD11 |         Static |            - |         44 |         26 |      18 |    0 |    88 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                 xlnx_axi_dwidth_converter_rd_logic_7_HD12 |         Static |            - |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                 |                                                 xlnx_axi_dwidth_converter_rd_fwft_13_HD13 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                         |                                      xlnx_axi_dwidth_converter_rd_status_flags_ss_14_HD14 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                             |                                             xlnx_axi_dwidth_converter_rd_bin_cntr_15_HD15 |         Static |            - |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                 xlnx_axi_dwidth_converter_wr_logic_8_HD16 |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                         |                                      xlnx_axi_dwidth_converter_wr_status_flags_ss_11_HD17 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                             |                                             xlnx_axi_dwidth_converter_wr_bin_cntr_12_HD18 |         Static |            - |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                   xlnx_axi_dwidth_converter_memory__parameterized0_9_HD19 |         Static |            - |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                           |                                   xlnx_axi_dwidth_converter_memory__parameterized0_9_HD19 |         Static |            - |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                    xlnx_axi_dwidth_converter_dmem__parameterized0_10_HD20 |         Static |            - |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                         rstblk                                                              |                                          xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD21 |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                                          xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD21 |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |                                          xlnx_axi_dwidth_converter_xpm_cdc_async_rst_HD22 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_READ.read_data_inst                                                           |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_r_downsizer_HD23 |         Static |            - |         29 |         29 |       0 |    0 |    35 |      0 |      0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                               |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_b_downsizer_HD24 |         Static |            - |         15 |         15 |       0 |    0 |    11 |      0 |      0 |          0 |
|           USE_WRITE.write_addr_inst                                                         |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer_HD25 |         Static |            - |        188 |        162 |      26 |    0 |   216 |      0 |      0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                     |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer_HD25 |         Static |            - |         66 |         66 |       0 |    0 |    84 |      0 |      0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                       |                            xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo_HD26 |         Static |            - |         43 |         35 |       8 |    0 |    46 |      0 |      0 |          0 |
|               inst                                                                          |                             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen_HD27 |         Static |            - |         43 |         35 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 (inst)                                                                      |                             xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen_HD27 |         Static |            - |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                               |                                     xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_HD28 |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |                               xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth_HD29 |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |                                         xlnx_axi_dwidth_converter_fifo_generator_top_HD30 |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       grf.rf                                                                |                                     xlnx_axi_dwidth_converter_fifo_generator_ramfifo_HD31 |         Static |            - |         34 |         26 |       8 |    0 |    46 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                 xlnx_axi_dwidth_converter_rd_logic_0_HD32 |         Static |            - |          9 |          9 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                 |                                                  xlnx_axi_dwidth_converter_rd_fwft_4_HD33 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                         |                                       xlnx_axi_dwidth_converter_rd_status_flags_ss_5_HD34 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                             |                                              xlnx_axi_dwidth_converter_rd_bin_cntr_6_HD35 |         Static |            - |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                 xlnx_axi_dwidth_converter_wr_logic_1_HD36 |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                         |                                       xlnx_axi_dwidth_converter_wr_status_flags_ss_2_HD37 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                             |                                              xlnx_axi_dwidth_converter_wr_bin_cntr_3_HD38 |         Static |            - |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                                     xlnx_axi_dwidth_converter_memory_HD39 |         Static |            - |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                           |                                                     xlnx_axi_dwidth_converter_memory_HD39 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                                       xlnx_axi_dwidth_converter_dmem_HD40 |         Static |            - |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                         rstblk                                                              |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD41 |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD41 |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3_HD42 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             cmd_queue                                                                       | xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0__xdcDup__1_HD43 |         Static |            - |         82 |         64 |      18 |    0 |    86 |      0 |      0 |          0 |
|               inst                                                                          |  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1_HD44 |         Static |            - |         82 |         64 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 (inst)                                                                      |  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1_HD44 |         Static |            - |         39 |         39 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 fifo_gen_inst                                                               |          xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0__xdcDup__1_HD45 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                             |    xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1_HD46 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                            |              xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1_HD47 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       grf.rf                                                                |          xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1_HD48 |         Static |            - |         43 |         25 |      18 |    0 |    86 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                            |                                                   xlnx_axi_dwidth_converter_rd_logic_HD49 |         Static |            - |          8 |          8 |       0 |    0 |    20 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                                 |                                                    xlnx_axi_dwidth_converter_rd_fwft_HD50 |         Static |            - |          5 |          5 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           grss.rsts                                                         |                                         xlnx_axi_dwidth_converter_rd_status_flags_ss_HD51 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           rpntr                                                             |                                                xlnx_axi_dwidth_converter_rd_bin_cntr_HD52 |         Static |            - |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                            |                                                   xlnx_axi_dwidth_converter_wr_logic_HD53 |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           gwss.wsts                                                         |                                         xlnx_axi_dwidth_converter_wr_status_flags_ss_HD54 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           wpntr                                                             |                                                xlnx_axi_dwidth_converter_wr_bin_cntr_HD55 |         Static |            - |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                               |                                     xlnx_axi_dwidth_converter_memory__parameterized0_HD56 |         Static |            - |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                           |                                     xlnx_axi_dwidth_converter_memory__parameterized0_HD56 |         Static |            - |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                     |                                       xlnx_axi_dwidth_converter_dmem__parameterized0_HD57 |         Static |            - |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                         rstblk                                                              |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD58 |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           (rstblk)                                                          |                               xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD58 |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4_HD59 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           USE_WRITE.write_data_inst                                                         |                   xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_w_downsizer_HD60 |         Static |            - |         25 |         25 |       0 |    0 |    12 |      0 |      0 |          0 |
|     gen_spi.i_xlnx_axi_quad_spi                                                             |                                                                         xlnx_axi_quad_spi |         Static |            - |        553 |        553 |       0 |    0 |   667 |      0 |      2 |          0 |
|       U0                                                                                    |                                                            xlnx_axi_quad_spi_axi_quad_spi |         Static |            - |        553 |        553 |       0 |    0 |   667 |      0 |      2 |          0 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                       |                                                        xlnx_axi_quad_spi_axi_quad_spi_top |         Static |            - |        553 |        553 |       0 |    0 |   667 |      0 |      2 |          0 |
|           (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                                                   |                                                        xlnx_axi_quad_spi_axi_quad_spi_top |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I                                        |                                                     xlnx_axi_quad_spi_qspi_core_interface |         Static |            - |        407 |        407 |       0 |    0 |   594 |      0 |      2 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I)                                    |                                                     xlnx_axi_quad_spi_qspi_core_interface |         Static |            - |         14 |         14 |       0 |    0 |    37 |      0 |      0 |          0 |
|             CONTROL_REG_I                                                                   |                                                          xlnx_axi_quad_spi_qspi_cntrl_reg |         Static |            - |          2 |          2 |       0 |    0 |    10 |      0 |      0 |          0 |
|             FIFO_EXISTS.CLK_CROSS_I                                                         |                                                   xlnx_axi_quad_spi_cross_clk_sync_fifo_1 |         Static |            - |         18 |         18 |       0 |    0 |    36 |      0 |      0 |          0 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                    |                                                      xlnx_axi_quad_spi_qspi_fifo_ifmodule |         Static |            - |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                    |                                                                xlnx_axi_quad_spi_cdc_sync |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                   |                                                              xlnx_axi_quad_spi_cdc_sync_0 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.RX_FIFO_II                                                          |                                                          xlnx_axi_quad_spi_xpm_fifo_async |         Static |            - |        135 |        135 |       0 |    0 |   204 |      0 |      1 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                          |                                                           xlnx_axi_quad_spi_xpm_fifo_base |         Static |            - |        135 |        135 |       0 |    0 |   204 |      0 |      1 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                      |                                                           xlnx_axi_quad_spi_xpm_fifo_base |         Static |            - |          5 |          5 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 gaf_wptr_p3.wrpp3_inst                                                      |                                                      xlnx_axi_quad_spi_xpm_counter_updn_5 |         Static |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                               |                                                         xlnx_axi_quad_spi_xpm_cdc_gray__2 |         Static |            - |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                   |                                                      xlnx_axi_quad_spi_xpm_fifo_reg_vec_6 |         Static |            - |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                   |                                                      xlnx_axi_quad_spi_xpm_fifo_reg_vec_8 |         Static |            - |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                                |                                      xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0_9 |         Static |            - |          6 |          6 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                            |                                         xlnx_axi_quad_spi_xpm_cdc_gray__parameterized0__1 |         Static |            - |         12 |         12 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                               |                                                         xlnx_axi_quad_spi_xpm_cdc_gray__1 |         Static |            - |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 gen_fwft.rdpp1_inst                                                         |                                     xlnx_axi_quad_spi_xpm_counter_updn__parameterized1_10 |         Static |            - |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                             |                                                      xlnx_axi_quad_spi_xpm_memory_base__1 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                 rdp_inst                                                                    |                                     xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_11 |         Static |            - |         16 |         16 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 rdpp1_inst                                                                  |                                     xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_12 |         Static |            - |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 rst_d1_inst                                                                 |                                                     xlnx_axi_quad_spi_xpm_fifo_reg_bit_13 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 wrp_inst                                                                    |                                     xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_14 |         Static |            - |          8 |          8 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 wrpp1_inst                                                                  |                                     xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_15 |         Static |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 wrpp2_inst                                                                  |                                     xlnx_axi_quad_spi_xpm_counter_updn__parameterized0_16 |         Static |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 xpm_fifo_rst_inst                                                           |                                                 xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         Static |            - |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                   (xpm_fifo_rst_inst)                                                       |                                                 xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         Static |            - |         17 |         17 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                   |                                                     xlnx_axi_quad_spi_xpm_cdc_sync_rst__5 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                   |                                                     xlnx_axi_quad_spi_xpm_cdc_sync_rst__4 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                |                                                               xlnx_axi_quad_spi_counter_f |         Static |            - |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|             FIFO_EXISTS.TX_FIFO_II                                                          |                                                           xlnx_axi_quad_spi_async_fifo_fg |         Static |            - |        159 |        159 |       0 |    0 |   185 |      0 |      1 |          0 |
|               (FIFO_EXISTS.TX_FIFO_II)                                                      |                                                           xlnx_axi_quad_spi_async_fifo_fg |         Static |            - |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          0 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                         |                                          xlnx_axi_quad_spi_xpm_fifo_async__parameterized1 |         Static |            - |        143 |        143 |       0 |    0 |   185 |      0 |      1 |          0 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                        |                                           xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |         Static |            - |        143 |        143 |       0 |    0 |   185 |      0 |      1 |          0 |
|                   (gnuram_async_fifo.xpm_fifo_base_inst)                                    |                                           xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |    15 |      0 |      0 |          0 |
|                   gaf_wptr_p3.wrpp3_inst                                                    |                                                        xlnx_axi_quad_spi_xpm_counter_updn |         Static |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                          |                                            xlnx_axi_quad_spi_xpm_cdc_gray__parameterized1 |         Static |            - |         13 |         13 |       0 |    0 |    27 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                             |                                                            xlnx_axi_quad_spi_xpm_cdc_gray |         Static |            - |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg                                                 |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec |         Static |            - |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                              |                                        xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wpr_gray_reg                                                 |                                                      xlnx_axi_quad_spi_xpm_fifo_reg_vec_1 |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                             |                                                         xlnx_axi_quad_spi_xpm_cdc_gray__3 |         Static |            - |         11 |         11 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   gen_fwft.rdpp1_inst                                                       |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized1 |         Static |            - |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                           |                                                         xlnx_axi_quad_spi_xpm_memory_base |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|                   rdp_inst                                                                  |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized2 |         Static |            - |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   rdpp1_inst                                                                |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized3 |         Static |            - |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   rst_d1_inst                                                               |                                                        xlnx_axi_quad_spi_xpm_fifo_reg_bit |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   wrp_inst                                                                  |                                      xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_3 |         Static |            - |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|                   wrpp1_inst                                                                |                                      xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_4 |         Static |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   wrpp2_inst                                                                |                                        xlnx_axi_quad_spi_xpm_counter_updn__parameterized0 |         Static |            - |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   xpm_fifo_rst_inst                                                         |                                                            xlnx_axi_quad_spi_xpm_fifo_rst |         Static |            - |         16 |         16 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     (xpm_fifo_rst_inst)                                                     |                                                            xlnx_axi_quad_spi_xpm_fifo_rst |         Static |            - |         16 |         16 |       0 |    0 |    13 |      0 |      0 |          0 |
|                     gen_rst_ic.rrst_wr_inst                                                 |                                                        xlnx_axi_quad_spi_xpm_cdc_sync_rst |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_rst_ic.wrst_rd_inst                                                 |                                                     xlnx_axi_quad_spi_xpm_cdc_sync_rst__6 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             INTERRUPT_CONTROL_I                                                             |                                                       xlnx_axi_quad_spi_interrupt_control |         Static |            - |         12 |         12 |       0 |    0 |    23 |      0 |      0 |          0 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                 |                                                      xlnx_axi_quad_spi_qspi_mode_0_module |         Static |            - |         42 |         42 |       0 |    0 |    60 |      0 |      0 |          0 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                     |                                                       xlnx_axi_quad_spi_reset_sync_module |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             SOFT_RESET_I                                                                    |                                                              xlnx_axi_quad_spi_soft_reset |         Static |            - |         10 |         10 |       0 |    0 |    19 |      0 |      0 |          0 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                    |                                               xlnx_axi_quad_spi_qspi_status_slave_sel_reg |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I                                      |                                                  xlnx_axi_quad_spi_axi_qspi_enhanced_mode |         Static |            - |        147 |        147 |       0 |    0 |    73 |      0 |      0 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I)                                  |                                                  xlnx_axi_quad_spi_axi_qspi_enhanced_mode |         Static |            - |         50 |         50 |       0 |    0 |    40 |      0 |      0 |          0 |
|             I_DECODER                                                                       |                                                    xlnx_axi_quad_spi_qspi_address_decoder |         Static |            - |         98 |         98 |       0 |    0 |    33 |      0 |      0 |          0 |
|     gen_timer.i_axi2apb_64_32_timer                                                         |                                                                             axi2apb_64_32 |         Static |            - |        370 |        370 |       0 |    0 |   464 |      0 |      0 |          0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                                     |                                                                             axi2apb_64_32 |         Static |            - |         17 |         17 |       0 |    0 |    92 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                     |                                                                         axi_ar_buffer_305 |         Static |            - |        125 |        125 |       0 |    0 |    42 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                                      axi_single_slice_326 |         Static |            - |        125 |        125 |       0 |    0 |    42 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                                  fifo_327 |         Static |            - |        125 |        125 |       0 |    0 |    42 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized1_328 |         Static |            - |        125 |        125 |       0 |    0 |    42 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized14_329 |         Static |            - |        125 |        125 |       0 |    0 |    42 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                     |                                                                         axi_aw_buffer_306 |         Static |            - |         23 |         23 |       0 |    0 |    28 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                                      axi_single_slice_322 |         Static |            - |         23 |         23 |       0 |    0 |    28 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                                  fifo_323 |         Static |            - |         23 |         23 |       0 |    0 |    28 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized1_324 |         Static |            - |         23 |         23 |       0 |    0 |    28 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized14_325 |         Static |            - |         23 |         23 |       0 |    0 |    28 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                      |                                                                          axi_b_buffer_307 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                      axi_single_slice__parameterized1_318 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                  fifo__parameterized1_319 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized3_320 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized16_321 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                      |                                                                          axi_r_buffer_308 |         Static |            - |        116 |        116 |       0 |    0 |   142 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                      axi_single_slice__parameterized0_314 |         Static |            - |        116 |        116 |       0 |    0 |   142 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                  fifo__parameterized0_315 |         Static |            - |        116 |        116 |       0 |    0 |   142 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized2_316 |         Static |            - |        116 |        116 |       0 |    0 |   142 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized15_317 |         Static |            - |        116 |        116 |       0 |    0 |   142 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                      |                                                                          axi_w_buffer_309 |         Static |            - |         77 |         77 |       0 |    0 |   148 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                      axi_single_slice__parameterized0_310 |         Static |            - |         77 |         77 |       0 |    0 |   148 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                  fifo__parameterized0_311 |         Static |            - |         77 |         77 |       0 |    0 |   148 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized2_312 |         Static |            - |         77 |         77 |       0 |    0 |   148 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized15_313 |         Static |            - |         77 |         77 |       0 |    0 |   148 |      0 |      0 |          0 |
|     gen_timer.i_timer                                                                       |                                                                                 apb_timer |         Static |            - |        246 |        246 |       0 |    0 |   256 |      0 |      0 |          0 |
|       TIMER_GEN[0].timer_i                                                                  |                                                                                     timer |         Static |            - |        123 |        123 |       0 |    0 |   128 |      0 |      0 |          0 |
|       TIMER_GEN[1].timer_i                                                                  |                                                                                 timer_304 |         Static |            - |        123 |        123 |       0 |    0 |   128 |      0 |      0 |          0 |
|     gen_uart.i_apb_uart                                                                     |                                                                                  apb_uart |         Static |            - |        744 |        744 |       0 |    0 |  1478 |      0 |      0 |          0 |
|       (gen_uart.i_apb_uart)                                                                 |                                                                                  apb_uart |         Static |            - |         20 |         20 |       0 |    0 |   102 |      0 |      0 |          0 |
|       UART_BG16                                                                             |                                                                              uart_baudgen |         Static |            - |         15 |         15 |       0 |    0 |    17 |      0 |      0 |          0 |
|       UART_BG2                                                                              |                                                                            slib_clock_div |         Static |            - |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_BIDET                                                                            |                                                                          slib_edge_detect |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_CTS                                                                           |                                                                      slib_edge_detect_293 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DCD                                                                           |                                                                      slib_edge_detect_294 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DSR                                                                           |                                                                      slib_edge_detect_295 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_RI                                                                            |                                                                      slib_edge_detect_296 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_FEDET                                                                            |                                                                      slib_edge_detect_297 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IF_CTS                                                                           |                                                                         slib_input_filter |         Static |            - |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DCD                                                                           |                                                                     slib_input_filter_298 |         Static |            - |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DSR                                                                           |                                                                     slib_input_filter_299 |         Static |            - |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_RI                                                                            |                                                                     slib_input_filter_300 |         Static |            - |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IIC                                                                              |                                                                            uart_interrupt |         Static |            - |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_IIC_THRE_ED                                                                      |                                                                      slib_edge_detect_301 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IS_SIN                                                                           |                                                                           slib_input_sync |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       UART_PEDET                                                                            |                                                                      slib_edge_detect_302 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RCLK                                                                             |                                                                      slib_edge_detect_303 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RX                                                                               |                                                                             uart_receiver |         Static |            - |         50 |         50 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (UART_RX)                                                                           |                                                                             uart_receiver |         Static |            - |         13 |         13 |       0 |    0 |    21 |      0 |      0 |          0 |
|         RX_BRC                                                                              |                                                                              slib_counter |         Static |            - |         13 |         13 |       0 |    0 |     5 |      0 |      0 |          0 |
|         RX_IFSB                                                                             |                                                         slib_input_filter__parameterized2 |         Static |            - |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|         RX_MVF                                                                              |                                                                            slib_mv_filter |         Static |            - |         16 |         16 |       0 |    0 |     6 |      0 |      0 |          0 |
|       UART_RXFF                                                                             |                                                                 slib_fifo__parameterized1 |         Static |            - |        356 |        356 |       0 |    0 |   736 |      0 |      0 |          0 |
|       UART_TX                                                                               |                                                                          uart_transmitter |         Static |            - |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|       UART_TXFF                                                                             |                                                                                 slib_fifo |         Static |            - |        257 |        257 |       0 |    0 |   540 |      0 |      0 |          0 |
|     i_axi2apb_64_32_plic                                                                    |                                                                         axi2apb_64_32_257 |         Static |            - |        787 |        787 |       0 |    0 |   616 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_plic)                                                                |                                                                         axi2apb_64_32_257 |         Static |            - |         17 |         17 |       0 |    0 |   144 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                     |                                                                         axi_ar_buffer_268 |         Static |            - |        489 |        489 |       0 |    0 |    96 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                                      axi_single_slice_289 |         Static |            - |        489 |        489 |       0 |    0 |    96 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                                  fifo_290 |         Static |            - |        489 |        489 |       0 |    0 |    96 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized1_291 |         Static |            - |        489 |        489 |       0 |    0 |    96 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized14_292 |         Static |            - |        489 |        489 |       0 |    0 |    96 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                     |                                                                         axi_aw_buffer_269 |         Static |            - |        106 |        106 |       0 |    0 |    82 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                                      axi_single_slice_285 |         Static |            - |        106 |        106 |       0 |    0 |    82 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                                  fifo_286 |         Static |            - |        106 |        106 |       0 |    0 |    82 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized1_287 |         Static |            - |        106 |        106 |       0 |    0 |    82 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized14_288 |         Static |            - |        106 |        106 |       0 |    0 |    82 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                      |                                                                          axi_b_buffer_270 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                      axi_single_slice__parameterized1_281 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                  fifo__parameterized1_282 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized3_283 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized16_284 |         Static |            - |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                      |                                                                          axi_r_buffer_271 |         Static |            - |        115 |        115 |       0 |    0 |   138 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                      axi_single_slice__parameterized0_277 |         Static |            - |        115 |        115 |       0 |    0 |   138 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                  fifo__parameterized0_278 |         Static |            - |        115 |        115 |       0 |    0 |   138 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized2_279 |         Static |            - |        115 |        115 |       0 |    0 |   138 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized15_280 |         Static |            - |        115 |        115 |       0 |    0 |   138 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                      |                                                                          axi_w_buffer_272 |         Static |            - |         49 |         49 |       0 |    0 |   144 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                      axi_single_slice__parameterized0_273 |         Static |            - |         49 |         49 |       0 |    0 |   144 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                  fifo__parameterized0_274 |         Static |            - |         49 |         49 |       0 |    0 |   144 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized2_275 |         Static |            - |         49 |         49 |       0 |    0 |   144 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized15_276 |         Static |            - |         49 |         49 |       0 |    0 |   144 |      0 |      0 |          0 |
|     i_axi2apb_64_32_uart                                                                    |                                                                         axi2apb_64_32_258 |         Static |            - |        196 |        196 |       0 |    0 |   224 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_uart)                                                                |                                                                         axi2apb_64_32_258 |         Static |            - |         17 |         17 |       0 |    0 |    44 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                                     |                                                                             axi_ar_buffer |         Static |            - |         71 |         71 |       0 |    0 |    42 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                                      axi_single_slice_264 |         Static |            - |         71 |         71 |       0 |    0 |    42 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                                  fifo_265 |         Static |            - |         71 |         71 |       0 |    0 |    42 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized1_266 |         Static |            - |         71 |         71 |       0 |    0 |    42 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized14_267 |         Static |            - |         71 |         71 |       0 |    0 |    42 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                                     |                                                                             axi_aw_buffer |         Static |            - |         22 |         22 |       0 |    0 |    28 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                                          axi_single_slice |         Static |            - |         22 |         22 |       0 |    0 |    28 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                                      fifo |         Static |            - |         22 |         22 |       0 |    0 |    28 |      0 |      0 |          0 |
|             impl                                                                            |                                                                   fifo_v2__parameterized1 |         Static |            - |         22 |         22 |       0 |    0 |    28 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                                  fifo_v3__parameterized14 |         Static |            - |         22 |         22 |       0 |    0 |    28 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                                      |                                                                              axi_b_buffer |         Static |            - |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                          axi_single_slice__parameterized1 |         Static |            - |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                      fifo__parameterized1 |         Static |            - |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|             impl                                                                            |                                                                   fifo_v2__parameterized3 |         Static |            - |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                                  fifo_v3__parameterized16 |         Static |            - |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                                      |                                                                              axi_r_buffer |         Static |            - |         45 |         45 |       0 |    0 |    46 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                      axi_single_slice__parameterized0_260 |         Static |            - |         45 |         45 |       0 |    0 |    46 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                  fifo__parameterized0_261 |         Static |            - |         45 |         45 |       0 |    0 |    46 |      0 |      0 |          0 |
|             impl                                                                            |                                                               fifo_v2__parameterized2_262 |         Static |            - |         45 |         45 |       0 |    0 |    46 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                              fifo_v3__parameterized15_263 |         Static |            - |         45 |         45 |       0 |    0 |    46 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                                      |                                                                              axi_w_buffer |         Static |            - |         27 |         27 |       0 |    0 |    52 |      0 |      0 |          0 |
|         i_axi_single_slice                                                                  |                                                          axi_single_slice__parameterized0 |         Static |            - |         27 |         27 |       0 |    0 |    52 |      0 |      0 |          0 |
|           i_fifo                                                                            |                                                                      fifo__parameterized0 |         Static |            - |         27 |         27 |       0 |    0 |    52 |      0 |      0 |          0 |
|             impl                                                                            |                                                                   fifo_v2__parameterized2 |         Static |            - |         27 |         27 |       0 |    0 |    52 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                                  fifo_v3__parameterized15 |         Static |            - |         27 |         27 |       0 |    0 |    52 |      0 |      0 |          0 |
|     i_plic                                                                                  |                                                                                  plic_top |         Static |            - |        123 |        123 |       0 |    0 |   178 |      0 |      0 |          0 |
|       (i_plic)                                                                              |                                                                                  plic_top |         Static |            - |         24 |         24 |       0 |    0 |   156 |      0 |      0 |          0 |
|       gen_target[0].i_target                                                                |                                                                            rv_plic_target |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_target[1].i_target                                                                |                                                                        rv_plic_target_259 |         Static |            - |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|       i_rv_plic_gateway                                                                     |                                                                           rv_plic_gateway |         Static |            - |         84 |         84 |       0 |    0 |    14 |      0 |      0 |          0 |
|   i_axi2rom                                                                                 |                                                                   axi2mem__parameterized0 |         Static |            - |         74 |         74 |       0 |    0 |    44 |      0 |      0 |          0 |
|   i_axi_dwidth_converter_dfx                                                                |                                                                  axi_dwidth_converter_dfx |         Static |            - |        186 |        162 |       0 |   24 |   241 |      0 |      0 |          0 |
|     inst                                                                                    |                                 axi_dwidth_converter_dfx_axi_dwidth_converter_v2_1_27_top |         Static |            - |        186 |        162 |       0 |   24 |   241 |      0 |      0 |          0 |
|       gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |                         axi_dwidth_converter_dfx_axi_dwidth_converter_v2_1_27_axi_upsizer |         Static |            - |        186 |        162 |       0 |   24 |   241 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |                    axi_dwidth_converter_dfx_axi_register_slice_v2_1_27_axi_register_slice |         Static |            - |         36 |         36 |       0 |    0 |   134 |      0 |      0 |          0 |
|           r.r_pipe                                                                          |   axi_dwidth_converter_dfx_axi_register_slice_v2_1_27_axic_register_slice__parameterized2 |         Static |            - |         36 |         36 |       0 |    0 |   134 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |                           axi_dwidth_converter_dfx_axi_dwidth_converter_v2_1_27_r_upsizer |         Static |            - |         57 |         57 |       0 |    0 |    18 |      0 |      0 |          0 |
|         USE_READ.read_addr_inst                                                             |                           axi_dwidth_converter_dfx_axi_dwidth_converter_v2_1_27_a_upsizer |         Static |            - |         61 |         37 |       0 |   24 |    41 |      0 |      0 |          0 |
|           (USE_READ.read_addr_inst)                                                         |                           axi_dwidth_converter_dfx_axi_dwidth_converter_v2_1_27_a_upsizer |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                                           |           axi_dwidth_converter_dfx_generic_baseblocks_v2_1_0_command_fifo__parameterized0 |         Static |            - |         52 |         28 |       0 |   24 |    32 |      0 |      0 |          0 |
|           gen_id_queue.id_queue                                                             |                           axi_dwidth_converter_dfx_generic_baseblocks_v2_1_0_command_fifo |         Static |            - |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         si_register_slice_inst                                                              |    axi_dwidth_converter_dfx_axi_register_slice_v2_1_27_axi_register_slice__parameterized0 |         Static |            - |         36 |         36 |       0 |    0 |    48 |      0 |      0 |          0 |
|           ar.ar_pipe                                                                        |   axi_dwidth_converter_dfx_axi_register_slice_v2_1_27_axic_register_slice__parameterized6 |         Static |            - |         36 |         36 |       0 |    0 |    48 |      0 |      0 |          0 |
|   i_axi_riscv_atomics                                                                       |                                                                    axi_riscv_atomics_wrap |         Static |            - |       2655 |       2655 |       0 |    0 |  1407 |      0 |      0 |          0 |
|     i_atomics                                                                               |                                                                         axi_riscv_atomics |         Static |            - |       2655 |       2655 |       0 |    0 |  1407 |      0 |      0 |          0 |
|       i_amos                                                                                |                                                                            axi_riscv_amos |         Static |            - |       1888 |       1888 |       0 |    0 |   309 |      0 |      0 |          0 |
|       i_lrsc                                                                                |                                                                            axi_riscv_lrsc |         Static |            - |        775 |        775 |       0 |    0 |  1098 |      0 |      0 |          0 |
|         (i_lrsc)                                                                            |                                                                            axi_riscv_lrsc |         Static |            - |         30 |         30 |       0 |    0 |    74 |      0 |      0 |          0 |
|         i_art                                                                               |                                                                               axi_res_tbl |         Static |            - |        745 |        745 |       0 |    0 |  1024 |      0 |      0 |          0 |
|   i_axi_xbar                                                                                |                                                                             axi_xbar_intf |         Static |            - |       7341 |       7341 |       0 |    0 |  5507 |      0 |      0 |          0 |
|     i_xbar                                                                                  |                                                                                  axi_xbar |         Static |            - |       7341 |       7341 |       0 |    0 |  5507 |      0 |      0 |          0 |
|       (i_xbar)                                                                              |                                                                                  axi_xbar |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_mst_port_mux[0].i_axi_mux                                                         |                                                                                   axi_mux |         Static |            - |        481 |        481 |       0 |    0 |   654 |      0 |      0 |          0 |
|         (gen_mst_port_mux[0].i_axi_mux)                                                     |                                                                                   axi_mux |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_244 |         Static |            - |         48 |         48 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_245 |         Static |            - |         66 |         66 |       0 |    0 |   166 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_256 |         Static |            - |         66 |         66 |       0 |    0 |   166 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_246 |         Static |            - |         11 |         11 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_247 |         Static |            - |        182 |        182 |       0 |    0 |   160 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_255 |         Static |            - |        182 |        182 |       0 |    0 |   160 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_248 |         Static |            - |         12 |         12 |       0 |    0 |    18 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_254 |         Static |            - |         12 |         12 |       0 |    0 |    18 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_249 |         Static |            - |        110 |        110 |       0 |    0 |   146 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_253 |         Static |            - |        110 |        110 |       0 |    0 |   146 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_250 |         Static |            - |         13 |         13 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_251 |         Static |            - |         39 |         39 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_252 |         Static |            - |         39 |         39 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[1].i_axi_mux                                                         |                                                                                 axi_mux_0 |         Static |            - |        167 |        167 |       0 |    0 |   278 |      0 |      0 |          0 |
|         (gen_mst_port_mux[1].i_axi_mux)                                                     |                                                                                 axi_mux_0 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_231 |         Static |            - |         22 |         22 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_232 |         Static |            - |         16 |         16 |       0 |    0 |    46 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_243 |         Static |            - |         16 |         16 |       0 |    0 |    46 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_233 |         Static |            - |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_234 |         Static |            - |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_242 |         Static |            - |         10 |         10 |       0 |    0 |    32 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_235 |         Static |            - |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_241 |         Static |            - |         10 |         10 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_236 |         Static |            - |         75 |         75 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_240 |         Static |            - |         75 |         75 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_237 |         Static |            - |         13 |         13 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_238 |         Static |            - |         11 |         11 |       0 |    0 |    34 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_239 |         Static |            - |         11 |         11 |       0 |    0 |    34 |      0 |      0 |          0 |
|       gen_mst_port_mux[2].i_axi_mux                                                         |                                                                                 axi_mux_1 |         Static |            - |        234 |        234 |       0 |    0 |   410 |      0 |      0 |          0 |
|         (gen_mst_port_mux[2].i_axi_mux)                                                     |                                                                                 axi_mux_1 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_218 |         Static |            - |         27 |         27 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_219 |         Static |            - |         28 |         28 |       0 |    0 |    56 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_230 |         Static |            - |         28 |         28 |       0 |    0 |    56 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_220 |         Static |            - |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_221 |         Static |            - |         18 |         18 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_229 |         Static |            - |         18 |         18 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_222 |         Static |            - |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_228 |         Static |            - |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_223 |         Static |            - |         76 |         76 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_227 |         Static |            - |         76 |         76 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_224 |         Static |            - |         13 |         13 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_225 |         Static |            - |         54 |         54 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_226 |         Static |            - |         54 |         54 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[3].i_axi_mux                                                         |                                                                                 axi_mux_2 |         Static |            - |        147 |        147 |       0 |    0 |   212 |      0 |      0 |          0 |
|         (gen_mst_port_mux[3].i_axi_mux)                                                     |                                                                                 axi_mux_2 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_205 |         Static |            - |         21 |         21 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_206 |         Static |            - |         15 |         15 |       0 |    0 |    44 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_217 |         Static |            - |         15 |         15 |       0 |    0 |    44 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_207 |         Static |            - |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_208 |         Static |            - |         10 |         10 |       0 |    0 |    30 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_216 |         Static |            - |         10 |         10 |       0 |    0 |    30 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_209 |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_215 |         Static |            - |         12 |         12 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_210 |         Static |            - |         53 |         53 |       0 |    0 |    56 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_214 |         Static |            - |         53 |         53 |       0 |    0 |    56 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_211 |         Static |            - |         14 |         14 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_212 |         Static |            - |         16 |         16 |       0 |    0 |    54 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_213 |         Static |            - |         16 |         16 |       0 |    0 |    54 |      0 |      0 |          0 |
|       gen_mst_port_mux[4].i_axi_mux                                                         |                                                                                 axi_mux_3 |         Static |            - |        216 |        216 |       0 |    0 |   378 |      0 |      0 |          0 |
|         (gen_mst_port_mux[4].i_axi_mux)                                                     |                                                                                 axi_mux_3 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_192 |         Static |            - |         17 |         17 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_193 |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_204 |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_194 |         Static |            - |         13 |         13 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_195 |         Static |            - |          8 |          8 |       0 |    0 |    26 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_203 |         Static |            - |          8 |          8 |       0 |    0 |    26 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_196 |         Static |            - |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_202 |         Static |            - |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_197 |         Static |            - |         39 |         39 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_201 |         Static |            - |         39 |         39 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_198 |         Static |            - |         83 |         83 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_199 |         Static |            - |         38 |         38 |       0 |    0 |   146 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_200 |         Static |            - |         38 |         38 |       0 |    0 |   146 |      0 |      0 |          0 |
|       gen_mst_port_mux[5].i_axi_mux                                                         |                                                                                 axi_mux_4 |         Static |            - |        138 |        138 |       0 |    0 |   186 |      0 |      0 |          0 |
|         (gen_mst_port_mux[5].i_axi_mux)                                                     |                                                                                 axi_mux_4 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_179 |         Static |            - |         15 |         15 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_180 |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_191 |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_181 |         Static |            - |         13 |         13 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_182 |         Static |            - |          8 |          8 |       0 |    0 |    26 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_190 |         Static |            - |          8 |          8 |       0 |    0 |    26 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_183 |         Static |            - |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_189 |         Static |            - |          7 |          7 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_184 |         Static |            - |         34 |         34 |       0 |    0 |    44 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_188 |         Static |            - |         34 |         34 |       0 |    0 |    44 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_185 |         Static |            - |         35 |         35 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_186 |         Static |            - |         14 |         14 |       0 |    0 |    50 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_187 |         Static |            - |         14 |         14 |       0 |    0 |    50 |      0 |      0 |          0 |
|       gen_mst_port_mux[6].i_axi_mux                                                         |                                                                                 axi_mux_5 |         Static |            - |        301 |        301 |       0 |    0 |   478 |      0 |      0 |          0 |
|         (gen_mst_port_mux[6].i_axi_mux)                                                     |                                                                                 axi_mux_5 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_166 |         Static |            - |         44 |         44 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_167 |         Static |            - |         26 |         26 |       0 |    0 |    94 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_178 |         Static |            - |         26 |         26 |       0 |    0 |    94 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_168 |         Static |            - |         40 |         40 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_169 |         Static |            - |         21 |         21 |       0 |    0 |    80 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_177 |         Static |            - |         21 |         21 |       0 |    0 |    80 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_170 |         Static |            - |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_176 |         Static |            - |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_171 |         Static |            - |         46 |         46 |       0 |    0 |   136 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_175 |         Static |            - |         46 |         46 |       0 |    0 |   136 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_172 |         Static |            - |         81 |         81 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_173 |         Static |            - |         37 |         37 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_174 |         Static |            - |         37 |         37 |       0 |    0 |   142 |      0 |      0 |          0 |
|       gen_mst_port_mux[7].i_axi_mux                                                         |                                                                                 axi_mux_6 |         Static |            - |        176 |        176 |       0 |    0 |   380 |      0 |      0 |          0 |
|         (gen_mst_port_mux[7].i_axi_mux)                                                     |                                                                                 axi_mux_6 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_153 |         Static |            - |         25 |         25 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_154 |         Static |            - |         16 |         16 |       0 |    0 |    42 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_165 |         Static |            - |         16 |         16 |       0 |    0 |    42 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_155 |         Static |            - |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_156 |         Static |            - |         24 |         24 |       0 |    0 |    42 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_164 |         Static |            - |         24 |         24 |       0 |    0 |    42 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_157 |         Static |            - |         10 |         10 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_163 |         Static |            - |         10 |         10 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_158 |         Static |            - |         51 |         51 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_162 |         Static |            - |         51 |         51 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_159 |         Static |            - |         13 |         13 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_160 |         Static |            - |         35 |         35 |       0 |    0 |   130 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_161 |         Static |            - |         35 |         35 |       0 |    0 |   130 |      0 |      0 |          0 |
|       gen_mst_port_mux[8].i_axi_mux                                                         |                                                                                 axi_mux_7 |         Static |            - |        208 |        208 |       0 |    0 |   250 |      0 |      0 |          0 |
|         (gen_mst_port_mux[8].i_axi_mux)                                                     |                                                                                 axi_mux_7 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                           rr_arb_tree__parameterized2_140 |         Static |            - |         21 |         21 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                        spill_register__parameterized6_141 |         Static |            - |         35 |         35 |       0 |    0 |    48 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized6_152 |         Static |            - |         35 |         35 |       0 |    0 |    48 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                           rr_arb_tree__parameterized1_142 |         Static |            - |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                        spill_register__parameterized4_143 |         Static |            - |         14 |         14 |       0 |    0 |    32 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized4_151 |         Static |            - |         14 |         14 |       0 |    0 |    32 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                        spill_register__parameterized5_144 |         Static |            - |         20 |         20 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized5_150 |         Static |            - |         20 |         20 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                        spill_register__parameterized7_145 |         Static |            - |         93 |         93 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized7_149 |         Static |            - |         93 |         93 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                               fifo_v3__parameterized4_146 |         Static |            - |         15 |         15 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_147 |         Static |            - |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_148 |         Static |            - |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_mst_port_mux[9].i_axi_mux                                                         |                                                                                 axi_mux_8 |         Static |            - |        246 |        246 |       0 |    0 |   406 |      0 |      0 |          0 |
|         (gen_mst_port_mux[9].i_axi_mux)                                                     |                                                                                 axi_mux_8 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                                |                                                               rr_arb_tree__parameterized2 |         Static |            - |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                                              |                                                            spill_register__parameterized6 |         Static |            - |         27 |         27 |       0 |    0 |    54 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized6 |         Static |            - |         27 |         27 |       0 |    0 |    54 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                                |                                                               rr_arb_tree__parameterized1 |         Static |            - |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                                              |                                                            spill_register__parameterized4 |         Static |            - |         24 |         24 |       0 |    0 |    38 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized4 |         Static |            - |         24 |         24 |       0 |    0 |    38 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                                               |                                                            spill_register__parameterized5 |         Static |            - |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized5 |         Static |            - |          8 |          8 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                                               |                                                            spill_register__parameterized7 |         Static |            - |         42 |         42 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized7 |         Static |            - |         42 |         42 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                                    |                                                                   fifo_v3__parameterized4 |         Static |            - |         13 |         13 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                                               |                                                        spill_register__parameterized0_138 |         Static |            - |        107 |        107 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_139 |         Static |            - |        107 |        107 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                                 |                                                                               addr_decode |         Static |            - |        486 |        486 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                                 |                                                                             addr_decode_9 |         Static |            - |        487 |        487 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_demux                                                     |                                                                                 axi_demux |         Static |            - |        949 |        949 |       0 |    0 |   715 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                                 |                                                                                 axi_demux |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                         |                                                                  axi_demux_id_counters_91 |         Static |            - |         25 |         25 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                     |                                                                  axi_demux_id_counters_91 |         Static |            - |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                   |                                                                         delta_counter_122 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                  |                                                                         delta_counter_123 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                  |                                                                         delta_counter_124 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                  |                                                                         delta_counter_125 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                  |                                                                         delta_counter_126 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                  |                                                                         delta_counter_127 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                  |                                                                         delta_counter_128 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                   |                                                                         delta_counter_129 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                   |                                                                         delta_counter_130 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                   |                                                                         delta_counter_131 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                   |                                                                         delta_counter_132 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                   |                                                                         delta_counter_133 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                   |                                                                         delta_counter_134 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                   |                                                                         delta_counter_135 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                   |                                                                         delta_counter_136 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                   |                                                                         delta_counter_137 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                         |                                                                  axi_demux_id_counters_92 |         Static |            - |         27 |         27 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                     |                                                                  axi_demux_id_counters_92 |         Static |            - |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                   |                                                                         delta_counter_106 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                  |                                                                         delta_counter_107 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                  |                                                                         delta_counter_108 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                  |                                                                         delta_counter_109 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                  |                                                                         delta_counter_110 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                  |                                                                         delta_counter_111 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                  |                                                                         delta_counter_112 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                   |                                                                         delta_counter_113 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                   |                                                                         delta_counter_114 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                   |                                                                         delta_counter_115 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                   |                                                                         delta_counter_116 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                   |                                                                         delta_counter_117 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                   |                                                                         delta_counter_118 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                   |                                                                         delta_counter_119 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                   |                                                                         delta_counter_120 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                   |                                                                         delta_counter_121 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                                            |                                                         spill_register__parameterized2_93 |         Static |            - |         81 |         81 |       0 |    0 |   134 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized2_105 |         Static |            - |         81 |         81 |       0 |    0 |   134 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                                            |                                                                         spill_register_94 |         Static |            - |        152 |        152 |       0 |    0 |   147 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                              spill_register_flushable_104 |         Static |            - |        152 |        152 |       0 |    0 |   147 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                                   |                                                                            rr_arb_tree_95 |         Static |            - |         66 |         66 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                                             |                                                         spill_register__parameterized1_96 |         Static |            - |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized1_103 |         Static |            - |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                                   |                                                            rr_arb_tree__parameterized0_97 |         Static |            - |        256 |        256 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                                             |                                                         spill_register__parameterized3_98 |         Static |            - |        130 |        130 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized3_102 |         Static |            - |        130 |        130 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                                  |                                                                                fifo_v3_99 |         Static |            - |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                                             |                                                        spill_register__parameterized0_100 |         Static |            - |        180 |        180 |       0 |    0 |   150 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                              spill_register_flushable__parameterized0_101 |         Static |            - |        180 |        180 |       0 |    0 |   150 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_err_slv                                                   |                                                                               axi_err_slv |         Static |            - |        114 |        114 |       0 |    0 |    72 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_err_slv)                                               |                                                                               axi_err_slv |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                                       |                                                                        axi_atop_filter_82 |         Static |            - |         55 |         55 |       0 |    0 |    21 |      0 |      0 |          0 |
|           (i_atop_filter)                                                                   |                                                                        axi_atop_filter_82 |         Static |            - |         40 |         40 |       0 |    0 |    19 |      0 |      0 |          0 |
|           r_resp_cmd                                                                        |                                                                        stream_register_88 |         Static |            - |         16 |         16 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                                          |                                                                                fifo_v2_89 |         Static |            - |         16 |         16 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                                fifo_v3__parameterized0_90 |         Static |            - |         16 |         16 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                                            |                                                                fifo_v3__parameterized2_83 |         Static |            - |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_counter                                                                         |                                                                                counter_84 |         Static |            - |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                                         |                                                          delta_counter__parameterized0_87 |         Static |            - |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                                            |                                                                fifo_v3__parameterized3_85 |         Static |            - |         22 |         22 |       0 |    0 |    19 |      0 |      0 |          0 |
|         i_w_fifo                                                                            |                                                                fifo_v3__parameterized1_86 |         Static |            - |         17 |         17 |       0 |    0 |    15 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                                 |                                                                            addr_decode_10 |         Static |            - |       1101 |       1101 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                                 |                                                                            addr_decode_11 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_demux                                                     |                                                                              axi_demux_12 |         Static |            - |        980 |        980 |       0 |    0 |   675 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                                 |                                                                              axi_demux_12 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                         |                                                                  axi_demux_id_counters_40 |         Static |            - |         18 |         18 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                     |                                                                  axi_demux_id_counters_40 |         Static |            - |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                   |                                                                          delta_counter_66 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                  |                                                                          delta_counter_67 |         Static |            - |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                  |                                                                          delta_counter_68 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                  |                                                                          delta_counter_69 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                  |                                                                          delta_counter_70 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                  |                                                                          delta_counter_71 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                  |                                                                          delta_counter_72 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                   |                                                                          delta_counter_73 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                   |                                                                          delta_counter_74 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                   |                                                                          delta_counter_75 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                   |                                                                          delta_counter_76 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                   |                                                                          delta_counter_77 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                   |                                                                          delta_counter_78 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                   |                                                                          delta_counter_79 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                   |                                                                          delta_counter_80 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                   |                                                                          delta_counter_81 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                         |                                                                  axi_demux_id_counters_41 |         Static |            - |         24 |         24 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                     |                                                                  axi_demux_id_counters_41 |         Static |            - |         13 |         13 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                   |                                                                          delta_counter_50 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                  |                                                                          delta_counter_51 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                  |                                                                          delta_counter_52 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                  |                                                                          delta_counter_53 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                  |                                                                          delta_counter_54 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                  |                                                                          delta_counter_55 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                  |                                                                          delta_counter_56 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                   |                                                                          delta_counter_57 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                   |                                                                          delta_counter_58 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                   |                                                                          delta_counter_59 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                   |                                                                          delta_counter_60 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                   |                                                                          delta_counter_61 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                   |                                                                          delta_counter_62 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                   |                                                                          delta_counter_63 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                   |                                                                          delta_counter_64 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                   |                                                                          delta_counter_65 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                                            |                                                         spill_register__parameterized2_42 |         Static |            - |         85 |         85 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                               spill_register_flushable__parameterized2_49 |         Static |            - |         85 |         85 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                                            |                                                                            spill_register |         Static |            - |        158 |        158 |       0 |    0 |   143 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                                  spill_register_flushable |         Static |            - |        158 |        158 |       0 |    0 |   143 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                                   |                                                                            rr_arb_tree_43 |         Static |            - |         86 |         86 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                                             |                                                         spill_register__parameterized1_44 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                               spill_register_flushable__parameterized1_48 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                                   |                                                            rr_arb_tree__parameterized0_45 |         Static |            - |        293 |        293 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                                             |                                                         spill_register__parameterized3_46 |         Static |            - |         70 |         70 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                               spill_register_flushable__parameterized3_47 |         Static |            - |         70 |         70 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                                  |                                                                                   fifo_v3 |         Static |            - |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                                             |                                                            spill_register__parameterized0 |         Static |            - |        236 |        236 |       0 |    0 |   150 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized0 |         Static |            - |        236 |        236 |       0 |    0 |   150 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_err_slv                                                   |                                                                            axi_err_slv_13 |         Static |            - |         57 |         57 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_err_slv)                                               |                                                                            axi_err_slv_13 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                                       |                                                                        axi_atop_filter_32 |         Static |            - |         36 |         36 |       0 |    0 |    19 |      0 |      0 |          0 |
|           (i_atop_filter)                                                                   |                                                                        axi_atop_filter_32 |         Static |            - |         25 |         25 |       0 |    0 |    17 |      0 |      0 |          0 |
|           r_resp_cmd                                                                        |                                                                        stream_register_37 |         Static |            - |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                                          |                                                                                fifo_v2_38 |         Static |            - |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                                fifo_v3__parameterized0_39 |         Static |            - |         11 |         11 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                                            |                                                                fifo_v3__parameterized2_33 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_r_counter                                                                         |                                                                                counter_34 |         Static |            - |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                                         |                                                          delta_counter__parameterized0_36 |         Static |            - |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                                            |                                                                fifo_v3__parameterized3_35 |         Static |            - |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|         i_w_fifo                                                                            |                                                                   fifo_v3__parameterized1 |         Static |            - |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|       gen_slv_port_demux[2].i_axi_ar_decode                                                 |                                                                            addr_decode_14 |         Static |            - |        252 |        252 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[2].i_axi_demux                                                     |                                                                              axi_demux_15 |         Static |            - |        581 |        581 |       0 |    0 |   308 |      0 |      0 |          0 |
|         (gen_slv_port_demux[2].i_axi_demux)                                                 |                                                                              axi_demux_15 |         Static |            - |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                         |                                                                     axi_demux_id_counters |         Static |            - |         13 |         13 |       0 |    0 |    40 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                     |                                                                     axi_demux_id_counters |         Static |            - |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                   |                                                                             delta_counter |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                  |                                                                          delta_counter_17 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                  |                                                                          delta_counter_18 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                  |                                                                          delta_counter_19 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                  |                                                                          delta_counter_20 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                  |                                                                          delta_counter_21 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                  |                                                                          delta_counter_22 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                   |                                                                          delta_counter_23 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                   |                                                                          delta_counter_24 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                   |                                                                          delta_counter_25 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                   |                                                                          delta_counter_26 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                   |                                                                          delta_counter_27 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                   |                                                                          delta_counter_28 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                   |                                                                          delta_counter_29 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                   |                                                                          delta_counter_30 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                   |                                                                          delta_counter_31 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                                            |                                                            spill_register__parameterized2 |         Static |            - |        146 |        146 |       0 |    0 |   103 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized2 |         Static |            - |        146 |        146 |       0 |    0 |   103 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                                   |                                                                               rr_arb_tree |         Static |            - |         51 |         51 |       0 |    0 |    14 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                                             |                                                            spill_register__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized1 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                                   |                                                               rr_arb_tree__parameterized0 |         Static |            - |        334 |        334 |       0 |    0 |    14 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                                             |                                                            spill_register__parameterized3 |         Static |            - |         35 |         35 |       0 |    0 |   134 |      0 |      0 |          0 |
|           spill_register_flushable_i                                                        |                                                  spill_register_flushable__parameterized3 |         Static |            - |         35 |         35 |       0 |    0 |   134 |      0 |      0 |          0 |
|       gen_slv_port_demux[2].i_axi_err_slv                                                   |                                                                            axi_err_slv_16 |         Static |            - |         61 |         61 |       0 |    0 |    69 |      0 |      0 |          0 |
|         (gen_slv_port_demux[2].i_axi_err_slv)                                               |                                                                            axi_err_slv_16 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                                       |                                                                           axi_atop_filter |         Static |            - |         24 |         24 |       0 |    0 |    15 |      0 |      0 |          0 |
|           (i_atop_filter)                                                                   |                                                                           axi_atop_filter |         Static |            - |         14 |         14 |       0 |    0 |    13 |      0 |      0 |          0 |
|           r_resp_cmd                                                                        |                                                                           stream_register |         Static |            - |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                                          |                                                                                   fifo_v2 |         Static |            - |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                                     |                                                                   fifo_v3__parameterized0 |         Static |            - |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                                            |                                                                   fifo_v3__parameterized2 |         Static |            - |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_r_counter                                                                         |                                                                                   counter |         Static |            - |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                                         |                                                             delta_counter__parameterized0 |         Static |            - |         12 |         12 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                                            |                                                                   fifo_v3__parameterized3 |         Static |            - |         22 |         22 |       0 |    0 |    43 |      0 |      0 |          0 |
|   i_bootrom                                                                                 |                                                                                bootrom_64 |         Static |            - |         65 |         65 |       0 |    0 |    10 |      2 |      0 |          0 |
|   i_clint                                                                                   |                                                                                     clint |         Static |            - |        179 |        179 |       0 |    0 |   154 |      0 |      0 |          0 |
|     (i_clint)                                                                               |                                                                                     clint |         Static |            - |         32 |         32 |       0 |    0 |   129 |      0 |      0 |          0 |
|     axi_lite_interface_i                                                                    |                                                                        axi_lite_interface |         Static |            - |        147 |        147 |       0 |    0 |    22 |      0 |      0 |          0 |
|     i_sync_edge                                                                             |                                                                          clint_sync_wedge |         Static |            - |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       (i_sync_edge)                                                                         |                                                                          clint_sync_wedge |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       i_sync                                                                                |                                                                                clint_sync |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_ddr                                                                                     |                                                                           xlnx_mig_7_ddr3 |         Static |            - |       9873 |       8659 |     852 |  362 |  8549 |      1 |      0 |          0 |
|     (i_ddr)                                                                                 |                                                                           xlnx_mig_7_ddr3 |         Static |            - |         58 |          0 |      58 |    0 |     0 |      0 |      0 |          0 |
|     u_xlnx_mig_7_ddr3_mig                                                                   |                                                                       xlnx_mig_7_ddr3_mig |         Static |            - |       9815 |       8659 |     794 |  362 |  8549 |      1 |      0 |          0 |
|       temp_mon_enabled.u_tempmon                                                            |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_tempmon |         Static |            - |         38 |         38 |       0 |    0 |   122 |      0 |      0 |          0 |
|       u_ddr3_clk_ibuf                                                                       |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_clk_ibuf |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       u_ddr3_infrastructure                                                                 |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_infrastructure |         Static |            - |         21 |         21 |       0 |    0 |    65 |      0 |      0 |          0 |
|       u_iodelay_ctrl                                                                        |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_iodelay_ctrl |         Static |            - |          1 |          1 |       0 |    0 |    28 |      0 |      0 |          0 |
|       u_memc_ui_top_axi                                                                     |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_memc_ui_top_axi |         Static |            - |       9757 |       8601 |     794 |  362 |  8334 |      1 |      0 |          0 |
|         (u_memc_ui_top_axi)                                                                 |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_memc_ui_top_axi |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         mem_intfc0                                                                          |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_mem_intfc |         Static |            - |       6627 |       6189 |     418 |   20 |  4779 |      1 |      0 |          0 |
|           ddr_phy_top0                                                                      |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_top |         Static |            - |       5986 |       5557 |     410 |   19 |  4224 |      1 |      0 |          0 |
|             u_ddr_calib_top                                                                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_calib_top |         Static |            - |       4717 |       4701 |       0 |   16 |  3569 |      1 |      0 |          0 |
|               (u_ddr_calib_top)                                                             |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_calib_top |         Static |            - |         63 |         62 |       0 |    1 |    39 |      0 |      0 |          0 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                   |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_prbs_rdlvl |         Static |            - |        962 |        962 |       0 |    0 |   730 |      1 |      0 |          0 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                             |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_rdlvl |         Static |            - |        573 |        573 |       0 |    0 |   908 |      0 |      0 |          0 |
|               ddr_phy_tempmon_0                                                             |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_tempmon |         Static |            - |        262 |        262 |       0 |    0 |   229 |      0 |      0 |          0 |
|               dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                   |                                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_dqs_found_cal |         Static |            - |        173 |        172 |       0 |    1 |   132 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                     |                                xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay |         Static |            - |         37 |         36 |       0 |    1 |    26 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                                 |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_wrlvl |         Static |            - |        357 |        356 |       0 |    1 |   255 |      0 |      0 |          0 |
|               oclk_calib.u_ddr_phy_oclkdelay_cal                                            |                                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_oclkdelay_cal |         Static |            - |        790 |        788 |       0 |    2 |   522 |      0 |      0 |          0 |
|                 u_ocd_cntlr                                                                 |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_cntlr |         Static |            - |         34 |         34 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 u_ocd_data                                                                  |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_data |         Static |            - |         27 |         27 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 u_ocd_edge                                                                  |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_edge |         Static |            - |         42 |         42 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 u_ocd_lim                                                                   |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_lim |         Static |            - |        204 |        204 |       0 |    0 |    98 |      0 |      0 |          0 |
|                 u_ocd_mux                                                                   |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_mux |         Static |            - |         14 |         14 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 u_ocd_po_cntlr                                                              |                                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_po_cntlr |         Static |            - |        151 |        151 |       0 |    0 |    94 |      0 |      0 |          0 |
|                 u_ocd_samp                                                                  |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_ocd_samp |         Static |            - |         79 |         79 |       0 |    0 |    48 |      0 |      0 |          0 |
|                 u_poc                                                                       |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_poc_top |         Static |            - |        246 |        244 |       0 |    2 |   162 |      0 |      0 |          0 |
|                   u_edge_center                                                             |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store |         Static |            - |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_edge_left                                                               |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store_97 |         Static |            - |         32 |         32 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_edge_right                                                              |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_poc_edge_store_98 |         Static |            - |         16 |         16 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   u_poc_meta                                                                |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_poc_meta |         Static |            - |         82 |         80 |       0 |    2 |    63 |      0 |      0 |          0 |
|                   u_poc_tap_base                                                            |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_poc_tap_base |         Static |            - |        108 |        108 |       0 |    0 |    63 |      0 |      0 |          0 |
|               u_ddr_phy_init                                                                |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_init |         Static |            - |       1197 |       1192 |       0 |    5 |   388 |      0 |      0 |          0 |
|               u_ddr_phy_wrcal                                                               |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_wrcal |         Static |            - |        175 |        170 |       0 |    5 |   307 |      0 |      0 |          0 |
|               u_ddr_prbs_gen                                                                |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_prbs_gen |         Static |            - |        140 |        140 |       0 |    0 |    33 |      0 |      0 |          0 |
|             u_ddr_mc_phy_wrapper                                                            |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |         Static |            - |       1272 |        859 |     410 |    3 |   655 |      0 |      0 |          0 |
|               (u_ddr_mc_phy_wrapper)                                                        |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |         Static |            - |         50 |         50 |       0 |    0 |    55 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_81 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_82 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_poc_pd_83 |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               u_ddr_mc_phy                                                                  |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy |         Static |            - |       1221 |        808 |     410 |    3 |   592 |      0 |      0 |          0 |
|                 (u_ddr_mc_phy)                                                              |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_mc_phy |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                           |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes |         Static |            - |       1104 |        728 |     374 |    2 |   485 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_0.u_ddr_phy_4lanes)                                       |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes |         Static |            - |         11 |         10 |       0 |    1 |    20 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                           |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane |         Static |            - |        458 |        366 |      92 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                       |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane |         Static |            - |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io |         Static |            - |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                           |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_95 |         Static |            - |        383 |        339 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_96 |         Static |            - |         74 |         26 |      48 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                           |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |         Static |            - |        220 |        126 |      94 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                       |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |         Static |            - |         15 |         15 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0_92 |         Static |            - |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                           |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_93 |         Static |            - |        127 |         83 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_94 |         Static |            - |         77 |         27 |      50 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                           |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |         Static |            - |        205 |        111 |      94 |    0 |   116 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                       |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                     xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0_89 |         Static |            - |          1 |          1 |       0 |    0 |     9 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                           |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo_90 |         Static |            - |        128 |         84 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_91 |         Static |            - |         76 |         26 |      50 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                           |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |         Static |            - |        212 |        117 |      94 |    1 |   117 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                       |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |         Static |            - |          1 |          1 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0 |         Static |            - |          2 |          1 |       0 |    1 |    10 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                           |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_if_post_fifo |         Static |            - |        132 |         88 |      44 |    0 |    14 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_88 |         Static |            - |         77 |         27 |      50 |    0 |    24 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                                           |                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes__parameterized0 |         Static |            - |        114 |         77 |      36 |    1 |    91 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_1.u_ddr_phy_4lanes)                                       |                           xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_phy_4lanes__parameterized0 |         Static |            - |         10 |          9 |       0 |    1 |    14 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                           |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized3 |         Static |            - |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                       |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_87 |         Static |            - |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                           |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized4 |         Static |            - |         22 |         22 |       0 |    0 |    20 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                       |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized4 |         Static |            - |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized2 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_86 |         Static |            - |         13 |         13 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                           |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized5 |         Static |            - |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                       |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized5 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized3 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_85 |         Static |            - |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                           |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized6 |         Static |            - |         54 |         18 |      36 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                       |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized6 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                       |                        xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized4 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                       |                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 |         Static |            - |         53 |         17 |      36 |    0 |    19 |      0 |      0 |          0 |
|           mc0                                                                               |                                                       xlnx_mig_7_ddr3_mig_7series_v4_2_mc |         Static |            - |        647 |        638 |       8 |    1 |   555 |      0 |      0 |          0 |
|             (mc0)                                                                           |                                                       xlnx_mig_7_ddr3_mig_7series_v4_2_mc |         Static |            - |        103 |        103 |       0 |    0 |    83 |      0 |      0 |          0 |
|             bank_mach0                                                                      |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_bank_mach |         Static |            - |        464 |        464 |       0 |    0 |   377 |      0 |      0 |          0 |
|               arb_mux0                                                                      |                                                  xlnx_mig_7_ddr3_mig_7series_v4_2_arb_mux |         Static |            - |        165 |        165 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 arb_row_col0                                                                |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_arb_row_col |         Static |            - |        165 |        165 |       0 |    0 |    32 |      0 |      0 |          0 |
|                   (arb_row_col0)                                                            |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_arb_row_col |         Static |            - |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   col_arb0                                                                  |                          xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1 |         Static |            - |         60 |         60 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   pre_4_1_1T_arb.pre_arb0                                                   |                       xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_79 |         Static |            - |         49 |         49 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   row_arb0                                                                  |                       xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_80 |         Static |            - |         53 |         53 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 arb_select0                                                                 |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_arb_select |         Static |            - |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               bank_cntrl[0].bank0                                                           |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl |         Static |            - |         70 |         70 |       0 |    0 |    81 |      0 |      0 |          0 |
|                 bank_compare0                                                               |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_78 |         Static |            - |          7 |          7 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                 |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue |         Static |            - |         36 |         36 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                 |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state |         Static |            - |         27 |         27 |       0 |    0 |    27 |      0 |      0 |          0 |
|               bank_cntrl[1].bank0                                                           |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized0 |         Static |            - |         69 |         69 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 bank_compare0                                                               |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_77 |         Static |            - |         16 |         16 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                 |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized0 |         Static |            - |         28 |         28 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                 |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized0 |         Static |            - |         25 |         25 |       0 |    0 |    25 |      0 |      0 |          0 |
|               bank_cntrl[2].bank0                                                           |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized1 |         Static |            - |         69 |         69 |       0 |    0 |    80 |      0 |      0 |          0 |
|                 bank_compare0                                                               |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare_76 |         Static |            - |         17 |         17 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                 |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized1 |         Static |            - |         29 |         29 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                 |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized1 |         Static |            - |         23 |         23 |       0 |    0 |    26 |      0 |      0 |          0 |
|               bank_cntrl[3].bank0                                                           |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_cntrl__parameterized2 |         Static |            - |         68 |         68 |       0 |    0 |    79 |      0 |      0 |          0 |
|                 bank_compare0                                                               |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_bank_compare |         Static |            - |         15 |         15 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 bank_queue0                                                                 |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_queue__parameterized2 |         Static |            - |         28 |         28 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                                 |                               xlnx_mig_7_ddr3_mig_7series_v4_2_bank_state__parameterized2 |         Static |            - |         25 |         25 |       0 |    0 |    25 |      0 |      0 |          0 |
|               bank_common0                                                                  |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_bank_common |         Static |            - |         23 |         23 |       0 |    0 |    22 |      0 |      0 |          0 |
|             col_mach0                                                                       |                                                 xlnx_mig_7_ddr3_mig_7series_v4_2_col_mach |         Static |            - |         23 |         15 |       8 |    0 |    25 |      0 |      0 |          0 |
|             rank_mach0                                                                      |                                                xlnx_mig_7_ddr3_mig_7series_v4_2_rank_mach |         Static |            - |         62 |         61 |       0 |    1 |    70 |      0 |      0 |          0 |
|               rank_cntrl[0].rank_cntrl0                                                     |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_rank_cntrl |         Static |            - |         10 |          9 |       0 |    1 |    16 |      0 |      0 |          0 |
|               rank_common0                                                                  |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_rank_common |         Static |            - |         52 |         52 |       0 |    0 |    54 |      0 |      0 |          0 |
|                 (rank_common0)                                                              |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_rank_common |         Static |            - |         44 |         44 |       0 |    0 |    48 |      0 |      0 |          0 |
|                 maintenance_request.maint_arb0                                              |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_round_robin_arb |         Static |            - |          8 |          8 |       0 |    0 |     6 |      0 |      0 |          0 |
|         u_axi_mc                                                                            |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc |         Static |            - |       2516 |       2174 |       0 |  342 |  2585 |      0 |      0 |          0 |
|           (u_axi_mc)                                                                        |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc |         Static |            - |          0 |          0 |       0 |    0 |    14 |      0 |      0 |          0 |
|           USE_UPSIZER.upsizer_d2                                                            |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_upsizer |         Static |            - |       1747 |       1672 |       0 |   75 |  1736 |      0 |      0 |          0 |
|             USE_READ.read_addr_inst                                                         |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         Static |            - |        170 |        133 |       0 |   37 |    98 |      0 |      0 |          0 |
|               (USE_READ.read_addr_inst)                                                     |                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         Static |            - |         59 |         59 |       0 |    0 |    47 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                          |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo_62 |         Static |            - |        111 |         74 |       0 |   37 |    46 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                      |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo_62 |         Static |            - |        101 |         64 |       0 |   37 |    45 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                         |                                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_or_69 |         Static |            - |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                    |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_70 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                    |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_71 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_72 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_73 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_74 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                       |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_75 |         Static |            - |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_63 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_64 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_65 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_66 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_67 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                             |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_68 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_READ.read_data_inst                                                         |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_r_upsizer |         Static |            - |        164 |        164 |       0 |    0 |   285 |      0 |      0 |          0 |
|               (USE_READ.read_data_inst)                                                     |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_r_upsizer |         Static |            - |        152 |        152 |       0 |    0 |   284 |      0 |      0 |          0 |
|               USE_FPGA_CTRL.cmd_ready_inst                                                  |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_37 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                             |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_38 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                          |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or_39 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                   |                                    xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_40 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_57 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_58 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_59 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_60 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[4].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_61 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                             |             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_41 |         Static |            - |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_53 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_54 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_55 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_56 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                   |                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static_42 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_50 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_51 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_52 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                          |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_43 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                          |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_44 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                      |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_45 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                    |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_46 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                               |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or_47 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                           |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_48 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                         |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_49 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_addr_inst                                                       |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer |         Static |            - |        179 |        141 |       0 |   38 |    99 |      0 |      0 |          0 |
|               (USE_WRITE.write_addr_inst)                                                   |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_a_upsizer |         Static |            - |         50 |         50 |       0 |    0 |    47 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                          |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo |         Static |            - |        129 |         91 |       0 |   38 |    47 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                      |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_command_fifo |         Static |            - |        119 |         81 |       0 |   38 |    46 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                         |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_or |         Static |            - |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                    |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_31 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                    |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_32 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_33 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_34 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_35 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                       |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_36 |         Static |            - |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_25 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_26 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_27 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_28 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                         |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and_29 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                             |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_30 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_data_inst                                                       |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_w_upsizer |         Static |            - |        694 |        694 |       0 |    0 |   599 |      0 |      0 |          0 |
|               (USE_WRITE.write_data_inst)                                                   |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_w_upsizer |         Static |            - |        382 |        382 |       0 |    0 |   598 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                   |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_20 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_21 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_22 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_23 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[4].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_24 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                             |                xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0 |         Static |            - |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_16 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_17 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_18 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_19 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_word_inst                                             |                                            xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst2                                             |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_1 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst3                                             |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_2 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                          |                                      xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_latch_and |         Static |            - |         17 |         17 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.last_word_inst_2                                      |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_3 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                   |                                xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_comparator_sel_static |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_13 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_14 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                                   |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_15 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                      |                                             xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_or |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                          |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_4 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                     |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_5 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                      |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_6 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                     |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_7 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                    |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_8 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                          |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_9 |         Static |            - |        289 |        289 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                           |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_10 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                          |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_11 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                         |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_carry_and_12 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             mi_register_slice_inst                                                          |                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |         Static |            - |        401 |        401 |       0 |    0 |   542 |      0 |      0 |          0 |
|               (mi_register_slice_inst)                                                      |                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               r_pipe                                                                        |                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice__parameterized5 |         Static |            - |        400 |        400 |       0 |    0 |   541 |      0 |      0 |          0 |
|             si_register_slice_inst                                                          |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice |         Static |            - |        144 |        144 |       0 |    0 |   113 |      0 |      0 |          0 |
|               (si_register_slice_inst)                                                      |                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axi_register_slice |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ar_pipe                                                                       |                                  xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice |         Static |            - |         64 |         64 |       0 |    0 |    55 |      0 |      0 |          0 |
|               aw_pipe                                                                       |                                xlnx_mig_7_ddr3_mig_7series_v4_2_ddr_axic_register_slice_0 |         Static |            - |         80 |         80 |       0 |    0 |    57 |      0 |      0 |          0 |
|           axi_mc_ar_channel_0                                                               |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_ar_channel |         Static |            - |         69 |         69 |       0 |    0 |    91 |      0 |      0 |          0 |
|             (axi_mc_ar_channel_0)                                                           |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_ar_channel |         Static |            - |          0 |          0 |       0 |    0 |    48 |      0 |      0 |          0 |
|             ar_cmd_fsm_0                                                                    |                                           xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_fsm |         Static |            - |         67 |         67 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                         |                    xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 |         Static |            - |          2 |          2 |       0 |    0 |    42 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                             |                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                             |                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 |         Static |            - |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_aw_channel_0                                                               |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_aw_channel |         Static |            - |         76 |         76 |       0 |    0 |    89 |      0 |      0 |          0 |
|             (axi_mc_aw_channel_0)                                                           |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_aw_channel |         Static |            - |          0 |          0 |       0 |    0 |    46 |      0 |      0 |          0 |
|             aw_cmd_fsm_0                                                                    |                                        xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wr_cmd_fsm |         Static |            - |         70 |         70 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                         |                                    xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_translator |         Static |            - |          6 |          6 |       0 |    0 |    42 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                             |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_incr_cmd |         Static |            - |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                             |                                          xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_wrap_cmd |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_b_channel_0                                                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_b_channel |         Static |            - |         11 |          7 |       0 |    4 |    11 |      0 |      0 |          0 |
|             (axi_mc_b_channel_0)                                                            |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_b_channel |         Static |            - |          0 |          0 |       0 |    0 |     7 |      0 |      0 |          0 |
|             bid_fifo_0                                                                      |                                              xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo |         Static |            - |         11 |          7 |       0 |    4 |     4 |      0 |      0 |          0 |
|           axi_mc_cmd_arbiter_0                                                              |                                       xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_cmd_arbiter |         Static |            - |         26 |         26 |       0 |    0 |    31 |      0 |      0 |          0 |
|           axi_mc_r_channel_0                                                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_r_channel |         Static |            - |        295 |         32 |       0 |  263 |    34 |      0 |      0 |          0 |
|             (axi_mc_r_channel_0)                                                            |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_r_channel |         Static |            - |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|             rd_data_fifo_0                                                                  |                              xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized0 |         Static |            - |        271 |         15 |       0 |  256 |    12 |      0 |      0 |          0 |
|             transaction_fifo_0                                                              |                              xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized1 |         Static |            - |         24 |         17 |       0 |    7 |     6 |      0 |      0 |          0 |
|           axi_mc_w_channel_0                                                                |                                         xlnx_mig_7_ddr3_mig_7series_v4_2_axi_mc_w_channel |         Static |            - |        292 |        292 |       0 |    0 |   579 |      0 |      0 |          0 |
|         u_ui_top                                                                            |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ui_top |         Static |            - |        615 |        239 |     376 |    0 |   968 |      0 |      0 |          0 |
|           ui_cmd0                                                                           |                                                   xlnx_mig_7_ddr3_mig_7series_v4_2_ui_cmd |         Static |            - |         31 |         31 |       0 |    0 |    56 |      0 |      0 |          0 |
|           ui_rd_data0                                                                       |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ui_rd_data |         Static |            - |        201 |         25 |     176 |    0 |   291 |      0 |      0 |          0 |
|           ui_wr_data0                                                                       |                                               xlnx_mig_7_ddr3_mig_7series_v4_2_ui_wr_data |         Static |            - |        383 |        183 |     200 |    0 |   621 |      0 |      0 |          0 |
|   i_dfx_controller                                                                          |                                                                          dfx_controller_0 |         Static |            - |        900 |        700 |     106 |   94 |   985 |      0 |      0 |          0 |
|     (i_dfx_controller)                                                                      |                                                                          dfx_controller_0 |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     U0                                                                                      |                                          dfx_controller_0_dfx_controller_dfx_controller_0 |         Static |            - |        900 |        700 |     106 |   94 |   985 |      0 |      0 |          0 |
|       i_cp0                                                                                 |                                                 dfx_controller_dfx_controller_0_icap_if_0 |         Static |            - |        206 |        178 |      28 |    0 |   240 |      0 |      0 |          0 |
|         (i_cp0)                                                                             |                                                 dfx_controller_dfx_controller_0_icap_if_0 |         Static |            - |         92 |         92 |       0 |    0 |    46 |      0 |      0 |          0 |
|         blk_id_fifo.xpm_fifo_sync_inst                                                      |                                                            dfx_controller_0_xpm_fifo_sync |         Static |            - |         28 |         24 |       4 |    0 |    29 |      0 |      0 |          0 |
|           xpm_fifo_base_inst                                                                |                                            dfx_controller_0_xpm_fifo_base__parameterized0 |         Static |            - |         28 |         24 |       4 |    0 |    29 |      0 |      0 |          0 |
|             (xpm_fifo_base_inst)                                                            |                                            dfx_controller_0_xpm_fifo_base__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|             gen_sdpram.xpm_memory_base_inst                                                 |                                          dfx_controller_0_xpm_memory_base__parameterized0 |         Static |            - |          5 |          1 |       4 |    0 |     2 |      0 |      0 |          0 |
|             rdp_inst                                                                        |                                         dfx_controller_0_xpm_counter_updn__parameterized3 |         Static |            - |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|             rdpp1_inst                                                                      |                                         dfx_controller_0_xpm_counter_updn__parameterized4 |         Static |            - |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|             rst_d1_inst                                                                     |                                                         dfx_controller_0_xpm_fifo_reg_bit |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             wrp_inst                                                                        |                                       dfx_controller_0_xpm_counter_updn__parameterized3_2 |         Static |            - |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|             wrpp1_inst                                                                      |                                       dfx_controller_0_xpm_counter_updn__parameterized4_3 |         Static |            - |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|             xpm_fifo_rst_inst                                                               |                                             dfx_controller_0_xpm_fifo_rst__parameterized0 |         Static |            - |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|         i_bs_fifo                                                                           |                                                           dfx_controller_0_xpm_fifo_async |         Static |            - |         80 |         56 |      24 |    0 |   133 |      0 |      0 |          0 |
|           gnuram_async_fifo.xpm_fifo_base_inst                                              |                                                            dfx_controller_0_xpm_fifo_base |         Static |            - |         80 |         56 |      24 |    0 |   133 |      0 |      0 |          0 |
|             (gnuram_async_fifo.xpm_fifo_base_inst)                                          |                                                            dfx_controller_0_xpm_fifo_base |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             gen_cdc_pntr.rd_pntr_cdc_inst                                                   |                                                             dfx_controller_0_xpm_cdc_gray |         Static |            - |          6 |          6 |       0 |    0 |    35 |      0 |      0 |          0 |
|             gen_cdc_pntr.rpw_gray_reg                                                       |                                                         dfx_controller_0_xpm_fifo_reg_vec |         Static |            - |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             gen_cdc_pntr.wpr_gray_reg                                                       |                                                       dfx_controller_0_xpm_fifo_reg_vec_4 |         Static |            - |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             gen_cdc_pntr.wr_pntr_cdc_inst                                                   |                                                          dfx_controller_0_xpm_cdc_gray__2 |         Static |            - |          6 |          6 |       0 |    0 |    35 |      0 |      0 |          0 |
|             gen_sdpram.xpm_memory_base_inst                                                 |                                                          dfx_controller_0_xpm_memory_base |         Static |            - |         24 |          0 |      24 |    0 |     0 |      0 |      0 |          0 |
|             rdp_inst                                                                        |                                                         dfx_controller_0_xpm_counter_updn |         Static |            - |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|             rdpp1_inst                                                                      |                                         dfx_controller_0_xpm_counter_updn__parameterized0 |         Static |            - |          7 |          7 |       0 |    0 |     5 |      0 |      0 |          0 |
|             rst_d1_inst                                                                     |                                                       dfx_controller_0_xpm_fifo_reg_bit_6 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             wrp_inst                                                                        |                                                       dfx_controller_0_xpm_counter_updn_7 |         Static |            - |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|             wrpp1_inst                                                                      |                                       dfx_controller_0_xpm_counter_updn__parameterized0_8 |         Static |            - |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|             wrpp2_inst                                                                      |                                         dfx_controller_0_xpm_counter_updn__parameterized1 |         Static |            - |          6 |          6 |       0 |    0 |     5 |      0 |      0 |          0 |
|             xpm_fifo_rst_inst                                                               |                                                             dfx_controller_0_xpm_fifo_rst |         Static |            - |         15 |         15 |       0 |    0 |    25 |      0 |      0 |          0 |
|               (xpm_fifo_rst_inst)                                                           |                                                             dfx_controller_0_xpm_fifo_rst |         Static |            - |         15 |         15 |       0 |    0 |    13 |      0 |      0 |          0 |
|               gen_rst_ic.rrst_wr_inst                                                       |                                                         dfx_controller_0_xpm_cdc_sync_rst |         Static |            - |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|               gen_rst_ic.wrst_rd_inst                                                       |                                                      dfx_controller_0_xpm_cdc_sync_rst__2 |         Static |            - |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|         i_cdc_done                                                                          |                                                                 dfx_controller_0_cdc_sync |         Static |            - |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|         i_cdc_error                                                                         |                                                               dfx_controller_0_cdc_sync_1 |         Static |            - |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|       i_fetch0                                                                              |                                                     dfx_controller_dfx_controller_0_fetch |         Static |            - |        505 |        412 |       0 |   93 |   611 |      0 |      0 |          0 |
|         (i_fetch0)                                                                          |                                                     dfx_controller_dfx_controller_0_fetch |         Static |            - |         12 |         12 |       0 |    0 |    86 |      0 |      0 |          0 |
|         i_cmd_fifo                                                                          |                                             dfx_controller_0_glb_srl_fifo__parameterized5 |         Static |            - |         55 |         27 |       0 |   28 |    63 |      0 |      0 |          0 |
|         i_dma                                                                               |                                                       dfx_controller_0_dfx_controller_dma |         Static |            - |        296 |        265 |       0 |   31 |   383 |      0 |      0 |          0 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                 |                                        dfx_controller_0_dfx_controller_dma_mm2s_full_wrap |         Static |            - |        296 |        265 |       0 |   31 |   383 |      0 |      0 |          0 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                |                                              dfx_controller_0_dfx_controller_dma_skid_buf |         Static |            - |         37 |         37 |       0 |    0 |    72 |      0 |      0 |          0 |
|             I_ADDR_CNTL                                                                     |                                             dfx_controller_0_dfx_controller_dma_addr_cntl |         Static |            - |         32 |          9 |       0 |   23 |    53 |      0 |      0 |          0 |
|               (I_ADDR_CNTL)                                                                 |                                             dfx_controller_0_dfx_controller_dma_addr_cntl |         Static |            - |          1 |          1 |       0 |    0 |    47 |      0 |      0 |          0 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                |                                  dfx_controller_0_dfx_controller_dma_fifo__parameterized1 |         Static |            - |         31 |          8 |       0 |   23 |     6 |      0 |      0 |          0 |
|                 (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                            |                                  dfx_controller_0_dfx_controller_dma_fifo__parameterized1 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |                                                               dfx_controller_0_srl_fifo_f |         Static |            - |         29 |          6 |       0 |   23 |     4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                                          |                                                           dfx_controller_0_srl_fifo_rbu_f |         Static |            - |         29 |          6 |       0 |   23 |     4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                                      |                                                           dfx_controller_0_srl_fifo_rbu_f |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |                                                  dfx_controller_0_cntr_incr_decr_addn_f_0 |         Static |            - |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                                            |                                                               dfx_controller_0_dynshreg_f |         Static |            - |         25 |          2 |       0 |   23 |     0 |      0 |      0 |          0 |
|             I_CMD_STATUS                                                                    |                                            dfx_controller_0_dfx_controller_dma_cmd_status |         Static |            - |          8 |          8 |       0 |    0 |    65 |      0 |      0 |          0 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                            |                                  dfx_controller_0_dfx_controller_dma_fifo__parameterized0 |         Static |            - |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|               I_CMD_FIFO                                                                    |                                                  dfx_controller_0_dfx_controller_dma_fifo |         Static |            - |          5 |          5 |       0 |    0 |    62 |      0 |      0 |          0 |
|             I_MSTR_PCC                                                                      |                                                   dfx_controller_0_dfx_controller_dma_pcc |         Static |            - |        175 |        175 |       0 |    0 |   163 |      0 |      0 |          0 |
|             I_RD_DATA_CNTL                                                                  |                                           dfx_controller_0_dfx_controller_dma_rddata_cntl |         Static |            - |         43 |         35 |       0 |    8 |    27 |      0 |      0 |          0 |
|               (I_RD_DATA_CNTL)                                                              |                                           dfx_controller_0_dfx_controller_dma_rddata_cntl |         Static |            - |         13 |         13 |       0 |    0 |    21 |      0 |      0 |          0 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                           |                                  dfx_controller_0_dfx_controller_dma_fifo__parameterized2 |         Static |            - |         31 |         23 |       0 |    8 |     6 |      0 |      0 |          0 |
|                 (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                       |                                  dfx_controller_0_dfx_controller_dma_fifo__parameterized2 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |                                               dfx_controller_0_srl_fifo_f__parameterized0 |         Static |            - |         29 |         21 |       0 |    8 |     4 |      0 |      0 |          0 |
|                   I_SRL_FIFO_RBU_F                                                          |                                           dfx_controller_0_srl_fifo_rbu_f__parameterized0 |         Static |            - |         29 |         21 |       0 |    8 |     4 |      0 |      0 |          0 |
|                     (I_SRL_FIFO_RBU_F)                                                      |                                           dfx_controller_0_srl_fifo_rbu_f__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |                                                    dfx_controller_0_cntr_incr_decr_addn_f |         Static |            - |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     DYNSHREG_F_I                                                            |                                               dfx_controller_0_dynshreg_f__parameterized0 |         Static |            - |         19 |         11 |       0 |    8 |     0 |      0 |      0 |          0 |
|             I_RD_STATUS_CNTLR                                                               |                                        dfx_controller_0_dfx_controller_dma_rd_status_cntl |         Static |            - |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             I_RESET                                                                         |                                                 dfx_controller_0_dfx_controller_dma_reset |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_id_fifo                                                                           |                                             dfx_controller_0_glb_srl_fifo__parameterized3 |         Static |            - |         20 |         19 |       0 |    1 |     8 |      0 |      0 |          0 |
|         i_req_fifo                                                                          |                                             dfx_controller_0_glb_srl_fifo__parameterized1 |         Static |            - |        123 |         90 |       0 |   33 |    71 |      0 |      0 |          0 |
|       i_vsm_dcache                                                                          |                                                dfx_controller_dfx_controller_0_vsm_dcache |         Static |            - |        191 |        112 |      78 |    1 |   134 |      0 |      0 |          0 |
|         (i_vsm_dcache)                                                                      |                                                dfx_controller_dfx_controller_0_vsm_dcache |         Static |            - |        131 |         53 |      78 |    0 |   106 |      0 |      0 |          0 |
|         b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del                                   |                                   dfx_controller_0_delay__parameterized2__sblockDup__1_10 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_pipe                                                                            |                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized5__sblockDup__1_34 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         b_event_error_i_del.i_event_error_i_del                                             |                                                    dfx_controller_0_delay__parameterized1 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_pipe                                                                            |                                     dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized3 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|         b_rm_id_valid_del.i_rm_id_valid_del                                                 |                                     dfx_controller_0_delay__parameterized10__sblockDup__1 |         Static |            - |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_pipe                                                                            |                   dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized17__sblockDup__1_32 |         Static |            - |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|         b_rm_id_valid_m1_del.i_rm_id_valid_m1_del                                           |                                   dfx_controller_0_delay__parameterized2__sblockDup__1_12 |         Static |            - |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_pipe                                                                            |                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized5__sblockDup__1_31 |         Static |            - |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|         b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del       |                                   dfx_controller_0_delay__parameterized2__sblockDup__1_14 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_pipe                                                                            |                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized5__sblockDup__1_29 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del                                       |                                   dfx_controller_0_delay__parameterized2__sblockDup__1_15 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_pipe                                                                            |                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized5__sblockDup__1_28 |         Static |            - |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         b_rm_info_valid_del.i_rm_info_valid_del                                             |                                  dfx_controller_0_delay__parameterized10__sblockDup__1_17 |         Static |            - |         16 |         16 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_pipe                                                                            |                      dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized17__sblockDup__1 |         Static |            - |         16 |         16 |       0 |    0 |     2 |      0 |      0 |          0 |
|         b_start_fetching_all_del.i_start_fetching_all_del                                   |                                   dfx_controller_0_delay__parameterized2__sblockDup__1_18 |         Static |            - |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_pipe                                                                            |                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized5__sblockDup__1_26 |         Static |            - |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|         b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del         |                                   dfx_controller_0_delay__parameterized2__sblockDup__1_19 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_pipe                                                                            |                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized5__sblockDup__1_25 |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del |                                   dfx_controller_0_delay__parameterized2__sblockDup__1_21 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_pipe                                                                            |                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized5__sblockDup__1_23 |         Static |            - |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         i_trigger_manager                                                                   |                                                          dfx_controller_0_trigger_manager |         Static |            - |         23 |         22 |       0 |    1 |    19 |      0 |      0 |          0 |
|           (i_trigger_manager)                                                               |                                                          dfx_controller_0_trigger_manager |         Static |            - |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|           i_trigger_fifo                                                                    |                                                             dfx_controller_0_glb_srl_fifo |         Static |            - |         15 |         14 |       0 |    1 |     6 |      0 |      0 |          0 |
|           i_trigger_selector                                                                |                                                           dfx_controller_0_trigger_select |         Static |            - |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|             (i_trigger_selector)                                                            |                                                           dfx_controller_0_trigger_select |         Static |            - |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             VALID_DEL                                                                       |                                                    dfx_controller_0_delay__parameterized9 |         Static |            - |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|               i_pipe                                                                        |                                    dfx_controller_0_xbip_pipe_v3_0_6_viv__parameterized15 |         Static |            - |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|             ZERO_DET_CC_1                                                                   |                                                              dfx_controller_0_carry_chain |         Static |            - |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|   i_dm_axi2mem                                                                              |                                                                                   axi2mem |         Static |            - |        251 |        251 |       0 |    0 |    49 |      0 |      0 |          0 |
|   i_dm_axi_master                                                                           |                                                                               axi_adapter |         Static |            - |         22 |         22 |       0 |    0 |    69 |      0 |      0 |          0 |
|   i_dm_top                                                                                  |                                                                                    dm_top |         Static |            - |       1166 |       1166 |       0 |    0 |   676 |      0 |      0 |          0 |
|     i_dm_csrs                                                                               |                                                                                   dm_csrs |         Static |            - |        992 |        992 |       0 |    0 |   599 |      0 |      0 |          0 |
|       (i_dm_csrs)                                                                           |                                                                                   dm_csrs |         Static |            - |        861 |        861 |       0 |    0 |   531 |      0 |      0 |          0 |
|       i_fifo                                                                                |                                                                   fifo_v2__parameterized0 |         Static |            - |        131 |        131 |       0 |    0 |    68 |      0 |      0 |          0 |
|         i_fifo_v3                                                                           |                                                                   fifo_v3__parameterized5 |         Static |            - |        131 |        131 |       0 |    0 |    68 |      0 |      0 |          0 |
|     i_dm_mem                                                                                |                                                                                    dm_mem |         Static |            - |        102 |        102 |       0 |    0 |    74 |      0 |      0 |          0 |
|       (i_dm_mem)                                                                            |                                                                                    dm_mem |         Static |            - |         13 |         13 |       0 |    0 |    69 |      0 |      0 |          0 |
|       gen_rom_snd_scratch.i_debug_rom                                                       |                                                                                 debug_rom |         Static |            - |         89 |         89 |       0 |    0 |     5 |      0 |      0 |          0 |
|     i_dm_sba                                                                                |                                                                                    dm_sba |         Static |            - |         73 |         73 |       0 |    0 |     3 |      0 |      0 |          0 |
|   i_dmi_jtag                                                                                |                                                                                  dmi_jtag |         Static |            - |        494 |        494 |       0 |    0 |   340 |      0 |      0 |          0 |
|     (i_dmi_jtag)                                                                            |                                                                                  dmi_jtag |         Static |            - |          1 |          1 |       0 |    0 |    84 |      0 |      0 |          0 |
|     i_dmi_cdc                                                                               |                                                                                   dmi_cdc |         Static |            - |        373 |        373 |       0 |    0 |   164 |      0 |      0 |          0 |
|       i_cdc_req                                                                             |                                                                                cdc_2phase |         Static |            - |        331 |        331 |       0 |    0 |    89 |      0 |      0 |          0 |
|         i_dst                                                                               |                                                                            cdc_2phase_dst |         Static |            - |        328 |        328 |       0 |    0 |    45 |      0 |      0 |          0 |
|         i_src                                                                               |                                                                            cdc_2phase_src |         Static |            - |          3 |          3 |       0 |    0 |    44 |      0 |      0 |          0 |
|       i_cdc_resp                                                                            |                                                                cdc_2phase__parameterized0 |         Static |            - |         42 |         42 |       0 |    0 |    75 |      0 |      0 |          0 |
|         i_dst                                                                               |                                                            cdc_2phase_dst__parameterized0 |         Static |            - |         38 |         38 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_src                                                                               |                                                            cdc_2phase_src__parameterized0 |         Static |            - |          4 |          4 |       0 |    0 |    37 |      0 |      0 |          0 |
|     i_dmi_jtag_tap                                                                          |                                                                              dmi_jtag_tap |         Static |            - |        121 |        121 |       0 |    0 |    92 |      0 |      0 |          0 |
|   i_fan_ctrl                                                                                |                                                                                  fan_ctrl |         Static |            - |         20 |         20 |       0 |    0 |    24 |      0 |      0 |          0 |
|   i_rstgen_main                                                                             |                                                                                    rstgen |         Static |            - |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_rstgen_bypass                                                                         |                                                                             rstgen_bypass |         Static |            - |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_axi_clock_converter_ddr                                                            |                                                                  xlnx_axi_clock_converter |         Static |            - |        397 |        195 |     202 |    0 |  1008 |      0 |      0 |          0 |
|     inst                                                                                    |                  xlnx_axi_clock_converter_axi_clock_converter_v2_1_26_axi_clock_converter |         Static |            - |        397 |        195 |     202 |    0 |  1008 |      0 |      0 |          0 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                           |                                           xlnx_axi_clock_converter_fifo_generator_v13_2_7 |         Static |            - |        397 |        195 |     202 |    0 |  1008 |      0 |      0 |          0 |
|         inst_fifo_gen                                                                       |                                     xlnx_axi_clock_converter_fifo_generator_v13_2_7_synth |         Static |            - |        397 |        195 |     202 |    0 |  1008 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                           |                                               xlnx_axi_clock_converter_fifo_generator_top |         Static |            - |         87 |         39 |      48 |    0 |   204 |      0 |      0 |          0 |
|             grf.rf                                                                          |                                           xlnx_axi_clock_converter_fifo_generator_ramfifo |         Static |            - |         87 |         39 |      48 |    0 |   204 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                    |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__17 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__16 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                      |                                                      xlnx_axi_clock_converter_rd_logic_23 |         Static |            - |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                           |                                                       xlnx_axi_clock_converter_rd_fwft_29 |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                   |                                            xlnx_axi_clock_converter_rd_status_flags_as_30 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                       |                                                   xlnx_axi_clock_converter_rd_bin_cntr_31 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                      |                                                      xlnx_axi_clock_converter_wr_logic_24 |         Static |            - |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                   |                                            xlnx_axi_clock_converter_wr_status_flags_as_27 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                       |                                                   xlnx_axi_clock_converter_wr_bin_cntr_28 |         Static |            - |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                         |                                                        xlnx_axi_clock_converter_memory_25 |         Static |            - |         48 |          0 |      48 |    0 |   106 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                     |                                                        xlnx_axi_clock_converter_memory_25 |         Static |            - |          0 |          0 |       0 |    0 |    53 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                               |                                                          xlnx_axi_clock_converter_dmem_26 |         Static |            - |         48 |          0 |      48 |    0 |    53 |      0 |      0 |          0 |
|               rstblk                                                                        |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         Static |            - |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                    |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |         Static |            - |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |                                            xlnx_axi_clock_converter_xpm_cdc_async_rst__12 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__17 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__16 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |                                            xlnx_axi_clock_converter_xpm_cdc_async_rst__11 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                           |                               xlnx_axi_clock_converter_fifo_generator_top__parameterized2 |         Static |            - |         90 |         40 |      50 |    0 |   242 |      0 |      0 |          0 |
|             grf.rf                                                                          |                           xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized0 |         Static |            - |         90 |         40 |      50 |    0 |   242 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                    |                                                      xlnx_axi_clock_converter_clk_x_pntrs |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                |                                                      xlnx_axi_clock_converter_clk_x_pntrs |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                            |                                                     xlnx_axi_clock_converter_xpm_cdc_gray |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__18 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                      |                                                      xlnx_axi_clock_converter_rd_logic_14 |         Static |            - |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                           |                                                       xlnx_axi_clock_converter_rd_fwft_20 |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                   |                                            xlnx_axi_clock_converter_rd_status_flags_as_21 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                       |                                                   xlnx_axi_clock_converter_rd_bin_cntr_22 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                      |                                                      xlnx_axi_clock_converter_wr_logic_15 |         Static |            - |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                   |                                            xlnx_axi_clock_converter_wr_status_flags_as_18 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                       |                                                   xlnx_axi_clock_converter_wr_bin_cntr_19 |         Static |            - |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                         |                                        xlnx_axi_clock_converter_memory__parameterized0_16 |         Static |            - |         50 |          0 |      50 |    0 |   144 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                     |                                        xlnx_axi_clock_converter_memory__parameterized0_16 |         Static |            - |          0 |          0 |       0 |    0 |    72 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                               |                                          xlnx_axi_clock_converter_dmem__parameterized0_17 |         Static |            - |         50 |          0 |      50 |    0 |    72 |      0 |      0 |          0 |
|               rstblk                                                                        |                                                xlnx_axi_clock_converter_reset_blk_ramfifo |         Static |            - |          8 |          8 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                    |                                                xlnx_axi_clock_converter_reset_blk_ramfifo |         Static |            - |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |                                                xlnx_axi_clock_converter_xpm_cdc_async_rst |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |                                   xlnx_axi_clock_converter_xpm_cdc_single__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__18 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |                                            xlnx_axi_clock_converter_xpm_cdc_async_rst__13 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                          |                                    xlnx_axi_clock_converter_fifo_generator_top__xdcDup__1 |         Static |            - |         87 |         39 |      48 |    0 |   204 |      0 |      0 |          0 |
|             grf.rf                                                                          |                                xlnx_axi_clock_converter_fifo_generator_ramfifo__xdcDup__1 |         Static |            - |         87 |         39 |      48 |    0 |   204 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                    |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__11 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__10 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                      |                                                       xlnx_axi_clock_converter_rd_logic_7 |         Static |            - |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                           |                                                       xlnx_axi_clock_converter_rd_fwft_11 |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                   |                                            xlnx_axi_clock_converter_rd_status_flags_as_12 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                       |                                                   xlnx_axi_clock_converter_rd_bin_cntr_13 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                      |                                                       xlnx_axi_clock_converter_wr_logic_8 |         Static |            - |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                   |                                             xlnx_axi_clock_converter_wr_status_flags_as_9 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                       |                                                   xlnx_axi_clock_converter_wr_bin_cntr_10 |         Static |            - |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                         |                                                           xlnx_axi_clock_converter_memory |         Static |            - |         48 |          0 |      48 |    0 |   106 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                     |                                                           xlnx_axi_clock_converter_memory |         Static |            - |          0 |          0 |       0 |    0 |    53 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                               |                                                             xlnx_axi_clock_converter_dmem |         Static |            - |         48 |          0 |      48 |    0 |    53 |      0 |      0 |          0 |
|               rstblk                                                                        |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         Static |            - |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                    |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |         Static |            - |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |                                             xlnx_axi_clock_converter_xpm_cdc_async_rst__6 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__11 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__10 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |                                             xlnx_axi_clock_converter_xpm_cdc_async_rst__5 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                          |                               xlnx_axi_clock_converter_fifo_generator_top__parameterized0 |         Static |            - |         89 |         39 |      50 |    0 |   244 |      0 |      0 |          0 |
|             grf.rf                                                                          |                xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         Static |            - |         89 |         39 |      50 |    0 |   244 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                    |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |         Static |            - |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__13 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__12 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                      |                                                       xlnx_axi_clock_converter_rd_logic_0 |         Static |            - |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                           |                                                        xlnx_axi_clock_converter_rd_fwft_4 |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                   |                                             xlnx_axi_clock_converter_rd_status_flags_as_5 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                       |                                                    xlnx_axi_clock_converter_rd_bin_cntr_6 |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                      |                                                       xlnx_axi_clock_converter_wr_logic_1 |         Static |            - |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                   |                                             xlnx_axi_clock_converter_wr_status_flags_as_2 |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                       |                                                    xlnx_axi_clock_converter_wr_bin_cntr_3 |         Static |            - |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                         |                                           xlnx_axi_clock_converter_memory__parameterized0 |         Static |            - |         50 |          0 |      50 |    0 |   146 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                     |                                           xlnx_axi_clock_converter_memory__parameterized0 |         Static |            - |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                               |                                             xlnx_axi_clock_converter_dmem__parameterized0 |         Static |            - |         50 |          0 |      50 |    0 |    73 |      0 |      0 |          0 |
|               rstblk                                                                        |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         Static |            - |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                    |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |         Static |            - |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |                                             xlnx_axi_clock_converter_xpm_cdc_async_rst__8 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__13 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__12 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |                                             xlnx_axi_clock_converter_xpm_cdc_async_rst__7 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                          |                               xlnx_axi_clock_converter_fifo_generator_top__parameterized1 |         Static |            - |         44 |         38 |       6 |    0 |   114 |      0 |      0 |          0 |
|             grf.rf                                                                          |                           xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized1 |         Static |            - |         44 |         38 |       6 |    0 |   114 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                    |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |         Static |            - |         11 |         11 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                                |                                           xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |         Static |            - |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__15 |         Static |            - |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                            |                                                 xlnx_axi_clock_converter_xpm_cdc_gray__14 |         Static |            - |          4 |          4 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                      |                                                         xlnx_axi_clock_converter_rd_logic |         Static |            - |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                           |                                                          xlnx_axi_clock_converter_rd_fwft |         Static |            - |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                                   |                                               xlnx_axi_clock_converter_rd_status_flags_as |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                       |                                                      xlnx_axi_clock_converter_rd_bin_cntr |         Static |            - |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                      |                                                         xlnx_axi_clock_converter_wr_logic |         Static |            - |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                                   |                                               xlnx_axi_clock_converter_wr_status_flags_as |         Static |            - |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                       |                                                      xlnx_axi_clock_converter_wr_bin_cntr |         Static |            - |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                         |                                           xlnx_axi_clock_converter_memory__parameterized1 |         Static |            - |          6 |          0 |       6 |    0 |    16 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                     |                                           xlnx_axi_clock_converter_memory__parameterized1 |         Static |            - |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                               |                                             xlnx_axi_clock_converter_dmem__parameterized1 |         Static |            - |          6 |          0 |       6 |    0 |     8 |      0 |      0 |          0 |
|               rstblk                                                                        |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         Static |            - |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                                    |                                     xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |         Static |            - |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |                                            xlnx_axi_clock_converter_xpm_cdc_async_rst__10 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__15 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |                               xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__14 |         Static |            - |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |                                             xlnx_axi_clock_converter_xpm_cdc_async_rst__9 |         Static |            - |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_xlnx_clk_gen                                                                            |                                                                              xlnx_clk_gen |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                                    |                                                                      xlnx_clk_gen_clk_wiz |         Static |            - |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------+--------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


