DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "bd_addr"
duLibraryName "tripole_lib"
duName "tri_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (7 DOWNTO 0)"
value "X\"20\""
)
]
mwi 0
uid 173,0
)
(Instance
name "PhsA"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
]
mwi 0
uid 1525,0
)
(Instance
name "Period"
duLibraryName "tripole_lib"
duName "tri_period"
elements [
]
mwi 0
uid 1583,0
)
(Instance
name "PhsB"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
]
mwi 0
uid 1615,0
)
(Instance
name "PhsC"
duLibraryName "tripole_lib"
duName "tri_pulse"
elements [
]
mwi 0
uid 1669,0
)
(Instance
name "subbus"
duLibraryName "tripole_lib"
duName "subbus_io"
elements [
(GiElement
name "N_ENABLE"
type "integer"
value "8"
)
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'0'"
)
]
mwi 0
uid 2879,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c"
)
(vvPair
variable "date"
value "03/ 8/2017"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "entity_name"
value "tri_lvl_c"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "03/ 8/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "14:57:11"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tripole_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/tripole_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tripole_lib/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "tri_lvl_c"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\PTR3S\\PTR3Stripole\\HDS\\tripole\\tripole_lib\\hds\\tri_lvl_c\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "tripole"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:57:11"
)
(vvPair
variable "unit"
value "tri_lvl_c"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 186,0
optionalChildren [
*1 (Net
uid 9,0
decl (Decl
n "CtrlEn"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,55600,-38500,56400"
st "SIGNAL CtrlEn      : std_logic
"
)
)
*2 (Net
uid 11,0
decl (Decl
n "PerEn"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,56400,-38500,57200"
st "SIGNAL PerEn       : std_logic
"
)
)
*3 (Net
uid 13,0
decl (Decl
n "AHiPerEn"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,50000,-38500,50800"
st "SIGNAL AHiPerEn    : std_logic
"
)
)
*4 (Net
uid 15,0
decl (Decl
n "APhaseEn"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,50800,-38500,51600"
st "SIGNAL APhaseEn    : std_logic
"
)
)
*5 (Net
uid 17,0
lang 10
decl (Decl
n "BdEn"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,53200,-28500,54000"
st "SIGNAL BdEn        : std_logic_vector(7 DOWNTO 0)
"
)
)
*6 (Net
uid 19,0
decl (Decl
n "BHiPerEn"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,51600,-38500,52400"
st "SIGNAL BHiPerEn    : std_logic
"
)
)
*7 (Net
uid 21,0
decl (Decl
n "BPhaseEn"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,52400,-38500,53200"
st "SIGNAL BPhaseEn    : std_logic
"
)
)
*8 (Net
uid 23,0
decl (Decl
n "CHiPerEn"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,54000,-38500,54800"
st "SIGNAL CHiPerEn    : std_logic
"
)
)
*9 (Net
uid 25,0
decl (Decl
n "CPhaseEn"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,54800,-38500,55600"
st "SIGNAL CPhaseEn    : std_logic
"
)
)
*10 (Net
uid 27,0
decl (Decl
n "clk_100MHz"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,37800,-42000,38600"
st "clk_100MHz  : std_logic
"
)
)
*11 (Net
uid 29,0
decl (Decl
n "ExpReset"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,34600,-42000,35400"
st "ExpReset    : std_logic
"
)
)
*12 (Net
uid 31,0
decl (Decl
n "Run"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,58000,-38500,58800"
st "SIGNAL Run         : std_logic
"
)
)
*13 (Net
uid 33,0
decl (Decl
n "tri_start"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,59600,-38500,60400"
st "SIGNAL tri_start   : std_logic
"
)
)
*14 (Net
uid 35,0
decl (Decl
n "WrEn"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,58800,-38500,59600"
st "SIGNAL WrEn        : std_logic
"
)
)
*15 (Net
uid 37,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,37000,-31500,37800"
st "WData       : std_logic_vector(15 DOWNTO 0)
"
)
)
*16 (Net
uid 39,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 16,0
)
declText (MLText
uid 40,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,33000,-32000,33800"
st "ExpAddr     : std_logic_vector(7 DOWNTO 0)
"
)
)
*17 (Net
uid 43,0
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 17
suid 17,0
)
declText (MLText
uid 44,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,46600,-42000,47400"
st "tri_pulse_A : std_logic
"
)
)
*18 (Net
uid 45,0
decl (Decl
n "RData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 18,0
)
declText (MLText
uid 46,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,41800,-31500,42600"
st "RData2      : std_logic_vector(15 DOWNTO 0)
"
)
)
*19 (Net
uid 47,0
decl (Decl
n "RData3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 19,0
)
declText (MLText
uid 48,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,42600,-31500,43400"
st "RData3      : std_logic_vector(15 DOWNTO 0)
"
)
)
*20 (Net
uid 49,0
decl (Decl
n "IlckFail"
t "std_logic"
o 20
suid 20,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,39400,-42000,40200"
st "IlckFail    : std_logic
"
)
)
*21 (Net
uid 51,0
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 21
suid 21,0
)
declText (MLText
uid 52,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,36200,-42000,37000"
st "Ilock_rtn   : std_logic
"
)
)
*22 (Net
uid 53,0
decl (Decl
n "RData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 22,0
)
declText (MLText
uid 54,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,41000,-31500,41800"
st "RData1      : std_logic_vector(15 DOWNTO 0)
"
)
)
*23 (Net
uid 55,0
decl (Decl
n "RData0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 23,0
)
declText (MLText
uid 56,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,40200,-31500,41000"
st "RData0      : std_logic_vector(15 DOWNTO 0)
"
)
)
*24 (Net
uid 57,0
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 24
suid 24,0
)
declText (MLText
uid 58,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,47400,-42000,48200"
st "tri_pulse_B : std_logic
"
)
)
*25 (Net
uid 59,0
decl (Decl
n "RData4"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 25,0
)
declText (MLText
uid 60,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,43400,-31500,44200"
st "RData4      : std_logic_vector(15 DOWNTO 0)
"
)
)
*26 (Net
uid 61,0
decl (Decl
n "RData5"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 26,0
)
declText (MLText
uid 62,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,44200,-31500,45000"
st "RData5      : std_logic_vector(15 DOWNTO 0)
"
)
)
*27 (Net
uid 63,0
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 27
suid 27,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,48200,-42000,49000"
st "tri_pulse_C : std_logic
"
)
)
*28 (Net
uid 65,0
decl (Decl
n "RData6"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 28,0
)
declText (MLText
uid 66,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,45000,-31500,45800"
st "RData6      : std_logic_vector(15 DOWNTO 0)
"
)
)
*29 (Net
uid 67,0
decl (Decl
n "RData7"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 29,0
)
declText (MLText
uid 68,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,45800,-31500,46600"
st "RData7      : std_logic_vector(15 DOWNTO 0)
"
)
)
*30 (Net
uid 69,0
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 30,0
)
declText (MLText
uid 70,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,38600,-32000,39400"
st "ExpAck      : std_logic_vector(7 DOWNTO 0)
"
)
)
*31 (Net
uid 71,0
decl (Decl
n "ExpRd"
t "std_logic"
o 31
suid 31,0
)
declText (MLText
uid 72,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,33800,-42000,34600"
st "ExpRd       : std_logic
"
)
)
*32 (Net
uid 73,0
decl (Decl
n "ExpWr"
t "std_logic"
o 32
suid 32,0
)
declText (MLText
uid 74,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,35400,-42000,36200"
st "ExpWr       : std_logic
"
)
)
*33 (Net
uid 75,0
lang 10
decl (Decl
n "RdEn"
t "std_logic"
o 33
suid 33,0
)
declText (MLText
uid 76,0
va (VaSet
font "Courier New,8,0"
)
xt "-55000,57200,-38500,58000"
st "SIGNAL RdEn        : std_logic
"
)
)
*34 (Grouping
uid 143,0
optionalChildren [
*35 (CommentText
uid 145,0
shape (Rectangle
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,73000,16000,74000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,73000,8000,74000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 148,0
shape (Rectangle
uid 149,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,69000,20000,70000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 150,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,69000,19200,70000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 151,0
shape (Rectangle
uid 152,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,71000,16000,72000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 153,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,71000,9200,72000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 154,0
shape (Rectangle
uid 155,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,71000,-1000,72000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 156,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,71000,-2700,72000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 157,0
shape (Rectangle
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,70000,36000,74000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 159,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,70200,25400,71200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 160,0
shape (Rectangle
uid 161,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,69000,36000,70000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 162,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,69000,22700,70000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 163,0
shape (Rectangle
uid 164,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,69000,16000,71000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 165,0
va (VaSet
fg "32768,0,0"
)
xt "2150,69500,8850,70500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 166,0
shape (Rectangle
uid 167,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,72000,-1000,73000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 168,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,72000,-2700,73000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 169,0
shape (Rectangle
uid 170,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,73000,-1000,74000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 171,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,73000,-2100,74000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 172,0
shape (Rectangle
uid 173,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,72000,16000,73000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 174,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,72000,8600,73000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 144,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-5000,69000,36000,74000"
)
oxt "14000,66000,55000,71000"
)
*45 (Blk
uid 173,0
shape (Rectangle
uid 174,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-25000,25000,-17000,35000"
)
oxt "5000,21000,13000,31000"
ttg (MlTextGroup
uid 175,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 176,0
va (VaSet
font "Arial,8,1"
)
xt "-23250,28500,-18750,29500"
st "tripole_lib"
blo "-23250,29300"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 177,0
va (VaSet
font "Arial,8,1"
)
xt "-23250,29500,-19950,30500"
st "tri_addr"
blo "-23250,30300"
tm "BlkNameMgr"
)
*48 (Text
uid 178,0
va (VaSet
font "Arial,8,1"
)
xt "-23250,30500,-19750,31500"
st "bd_addr"
blo "-23250,31300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 179,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 180,0
text (MLText
uid 181,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-23250,38500,6750,39300"
st "BASE_ADDR = X\"20\"    ( std_logic_vector (7 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (7 DOWNTO 0)"
value "X\"20\""
)
]
)
viewicon (ZoomableIcon
uid 182,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-24750,33250,-23250,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*49 (SaComponent
uid 1525,0
optionalChildren [
*50 (CptPort
uid 1481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,24625,9000,25375"
)
tg (CPTG
uid 1483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1484,0
va (VaSet
)
xt "10000,24500,15000,25500"
st "clk_100MHz"
blo "10000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 7
suid 19,0
)
)
)
*51 (CptPort
uid 1485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,23625,9000,24375"
)
tg (CPTG
uid 1487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1488,0
va (VaSet
)
xt "10000,23500,13600,24500"
st "ExpReset"
blo "10000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
suid 20,0
)
)
)
*52 (CptPort
uid 1489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,21625,9000,22375"
)
tg (CPTG
uid 1491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1492,0
va (VaSet
)
xt "10000,21500,13300,22500"
st "HiPerEn"
blo "10000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
suid 21,0
)
)
)
*53 (CptPort
uid 1493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,22625,9000,23375"
)
tg (CPTG
uid 1495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1496,0
va (VaSet
)
xt "10000,22500,13400,23500"
st "PhaseEn"
blo "10000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 3
suid 22,0
)
)
)
*54 (CptPort
uid 1497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,18625,9000,19375"
)
tg (CPTG
uid 1499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1500,0
va (VaSet
)
xt "10000,18500,11800,19500"
st "Run"
blo "10000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 4
suid 23,0
)
)
)
*55 (CptPort
uid 1501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,17625,9000,18375"
)
tg (CPTG
uid 1503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1504,0
va (VaSet
)
xt "10000,17500,13000,18500"
st "tri_start"
blo "10000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 8
suid 25,0
)
)
)
*56 (CptPort
uid 1505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,16625,9000,17375"
)
tg (CPTG
uid 1507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "10000,16500,12700,17500"
st "WData"
blo "10000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 26,0
)
)
)
*57 (CptPort
uid 1509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,20625,9000,21375"
)
tg (CPTG
uid 1511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1512,0
va (VaSet
)
xt "10000,20500,12300,21500"
st "WrEn"
blo "10000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 6
suid 27,0
)
)
)
*58 (CptPort
uid 1513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,20625,19750,21375"
)
tg (CPTG
uid 1515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1516,0
va (VaSet
)
xt "15800,20500,18000,21500"
st "pulse"
ju 2
blo "18000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 11
suid 28,0
)
)
)
*59 (CptPort
uid 3028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,22625,19750,23375"
)
tg (CPTG
uid 3030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3031,0
va (VaSet
)
xt "14400,22500,18000,23500"
st "PerCount"
ju 2
blo "18000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PerCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*60 (CptPort
uid 3032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,23625,19750,24375"
)
tg (CPTG
uid 3034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3035,0
va (VaSet
)
xt "14300,23500,18000,24500"
st "PhsCount"
ju 2
blo "18000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PhsCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 31,0
)
)
)
]
shape (Rectangle
uid 1526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,16000,19000,29000"
)
oxt "15000,6000,28000,19000"
ttg (MlTextGroup
uid 1527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 1528,0
va (VaSet
font "Arial,8,1"
)
xt "14750,25500,19250,26500"
st "tripole_lib"
blo "14750,26300"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 1529,0
va (VaSet
font "Arial,8,1"
)
xt "14750,26500,18350,27500"
st "tri_pulse"
blo "14750,27300"
tm "CptNameMgr"
)
*63 (Text
uid 1530,0
va (VaSet
font "Arial,8,1"
)
xt "14750,27500,17050,28500"
st "PhsA"
blo "14750,28300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1532,0
text (MLText
uid 1533,0
va (VaSet
font "Courier New,8,0"
)
xt "-11000,18500,-11000,18500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1534,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,27250,10750,28750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*64 (SaComponent
uid 1583,0
optionalChildren [
*65 (CptPort
uid 1543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9750,14625,-9000,15375"
)
tg (CPTG
uid 1545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1546,0
va (VaSet
)
xt "-8000,14500,-6700,15500"
st "clk"
blo "-8000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 6
suid 9,0
)
)
)
*66 (CptPort
uid 1547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9750,12625,-9000,13375"
)
tg (CPTG
uid 1549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1550,0
va (VaSet
)
xt "-8000,12500,-5400,13500"
st "CtrlEn"
blo "-8000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "CtrlEn"
t "std_logic"
o 1
suid 10,0
)
)
)
*67 (CptPort
uid 1551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9750,13625,-9000,14375"
)
tg (CPTG
uid 1553,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1554,0
va (VaSet
)
xt "-8000,13500,-5500,14500"
st "PerEn"
blo "-8000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "PerEn"
t "std_logic"
o 3
suid 12,0
)
)
)
*68 (CptPort
uid 1555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,17625,1750,18375"
)
tg (CPTG
uid 1557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1558,0
va (VaSet
)
xt "-3000,17500,0,18500"
st "tri_start"
ju 2
blo "0,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tri_start"
t "std_logic"
o 12
suid 14,0
)
)
)
*69 (CptPort
uid 1559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9750,9625,-9000,10375"
)
tg (CPTG
uid 1561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "-8000,9500,-5300,10500"
st "WData"
blo "-8000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 15,0
)
)
)
*70 (CptPort
uid 1563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9750,11625,-9000,12375"
)
tg (CPTG
uid 1565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
)
xt "-8000,11500,-5700,12500"
st "WrEn"
blo "-8000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 5
suid 16,0
)
)
)
*71 (CptPort
uid 1567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9750,15625,-9000,16375"
)
tg (CPTG
uid 1569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "-8000,15500,-6700,16500"
st "rst"
blo "-8000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 17,0
)
)
)
*72 (CptPort
uid 1571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,18625,1750,19375"
)
tg (CPTG
uid 1573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
)
xt "-3000,18500,0,19500"
st "RunOut"
ju 2
blo "0,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RunOut"
t "std_logic"
o 10
suid 18,0
)
)
)
*73 (CptPort
uid 2637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,14625,1750,15375"
)
tg (CPTG
uid 2639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2640,0
va (VaSet
)
xt "-1700,14500,0,15500"
st "Fail"
ju 2
blo "0,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Fail"
t "std_logic"
o 9
suid 22,0
)
)
)
*74 (CptPort
uid 3000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,10625,1750,11375"
)
tg (CPTG
uid 3002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3003,0
va (VaSet
)
xt "-2400,10500,0,11500"
st "Count"
ju 2
blo "0,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Count"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 24,0
)
)
)
*75 (CptPort
uid 3004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,9625,1750,10375"
)
tg (CPTG
uid 3006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3007,0
va (VaSet
)
xt "-3900,9500,0,10500"
st "StatRData"
ju 2
blo "0,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "StatRData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 23,0
)
)
)
*76 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-9750,16625,-9000,17375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "-8000,16500,-4800,17500"
st "Ilock_rtn"
blo "-8000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 2
suid 25,0
)
)
)
]
shape (Rectangle
uid 1584,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-9000,9000,1000,21000"
)
oxt "15000,6000,24000,18000"
ttg (MlTextGroup
uid 1585,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 1586,0
va (VaSet
font "Arial,8,1"
)
xt "-4250,12000,250,13000"
st "tripole_lib"
blo "-4250,12800"
tm "BdLibraryNameMgr"
)
*78 (Text
uid 1587,0
va (VaSet
font "Arial,8,1"
)
xt "-4250,13000,150,14000"
st "tri_period"
blo "-4250,13800"
tm "CptNameMgr"
)
*79 (Text
uid 1588,0
va (VaSet
font "Arial,8,1"
)
xt "-4250,14000,-1450,15000"
st "Period"
blo "-4250,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1589,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1590,0
text (MLText
uid 1591,0
va (VaSet
font "Courier New,8,0"
)
xt "-30000,9000,-30000,9000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1592,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-8750,19250,-7250,20750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*80 (SaComponent
uid 1615,0
optionalChildren [
*81 (CptPort
uid 1625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,39625,9000,40375"
)
tg (CPTG
uid 1627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1628,0
va (VaSet
)
xt "10000,39500,15000,40500"
st "clk_100MHz"
blo "10000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 7
)
)
)
*82 (CptPort
uid 1629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,38625,9000,39375"
)
tg (CPTG
uid 1631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
)
xt "10000,38500,13600,39500"
st "ExpReset"
blo "10000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
)
)
)
*83 (CptPort
uid 1633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,36625,9000,37375"
)
tg (CPTG
uid 1635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1636,0
va (VaSet
)
xt "10000,36500,13300,37500"
st "HiPerEn"
blo "10000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
)
)
)
*84 (CptPort
uid 1637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,37625,9000,38375"
)
tg (CPTG
uid 1639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1640,0
va (VaSet
)
xt "10000,37500,13400,38500"
st "PhaseEn"
blo "10000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 3
)
)
)
*85 (CptPort
uid 1641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,33625,9000,34375"
)
tg (CPTG
uid 1643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1644,0
va (VaSet
)
xt "10000,33500,11800,34500"
st "Run"
blo "10000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 4
)
)
)
*86 (CptPort
uid 1645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,32625,9000,33375"
)
tg (CPTG
uid 1647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1648,0
va (VaSet
)
xt "10000,32500,13000,33500"
st "tri_start"
blo "10000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 8
)
)
)
*87 (CptPort
uid 1649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,31625,9000,32375"
)
tg (CPTG
uid 1651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1652,0
va (VaSet
)
xt "10000,31500,12700,32500"
st "WData"
blo "10000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*88 (CptPort
uid 1653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,35625,9000,36375"
)
tg (CPTG
uid 1655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1656,0
va (VaSet
)
xt "10000,35500,12300,36500"
st "WrEn"
blo "10000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 6
)
)
)
*89 (CptPort
uid 1657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,35625,19750,36375"
)
tg (CPTG
uid 1659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1660,0
va (VaSet
)
xt "15800,35500,18000,36500"
st "pulse"
ju 2
blo "18000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 11
)
)
)
*90 (CptPort
uid 3036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,37625,19750,38375"
)
tg (CPTG
uid 3038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3039,0
va (VaSet
)
xt "14400,37500,18000,38500"
st "PerCount"
ju 2
blo "18000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PerCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*91 (CptPort
uid 3040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,38625,19750,39375"
)
tg (CPTG
uid 3042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3043,0
va (VaSet
)
xt "14300,38500,18000,39500"
st "PhsCount"
ju 2
blo "18000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PhsCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 31,0
)
)
)
]
shape (Rectangle
uid 1616,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,31000,19000,44000"
)
oxt "15000,6000,28000,19000"
ttg (MlTextGroup
uid 1617,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 1618,0
va (VaSet
font "Arial,8,1"
)
xt "14750,40500,19250,41500"
st "tripole_lib"
blo "14750,41300"
tm "BdLibraryNameMgr"
)
*93 (Text
uid 1619,0
va (VaSet
font "Arial,8,1"
)
xt "14750,41500,18350,42500"
st "tri_pulse"
blo "14750,42300"
tm "CptNameMgr"
)
*94 (Text
uid 1620,0
va (VaSet
font "Arial,8,1"
)
xt "14750,42500,17150,43500"
st "PhsB"
blo "14750,43300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1621,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1622,0
text (MLText
uid 1623,0
va (VaSet
font "Courier New,8,0"
)
xt "-11000,33500,-11000,33500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1624,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,42250,10750,43750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*95 (SaComponent
uid 1669,0
optionalChildren [
*96 (CptPort
uid 1679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,54625,9000,55375"
)
tg (CPTG
uid 1681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1682,0
va (VaSet
)
xt "10000,54500,15000,55500"
st "clk_100MHz"
blo "10000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 7
)
)
)
*97 (CptPort
uid 1683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,53625,9000,54375"
)
tg (CPTG
uid 1685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1686,0
va (VaSet
)
xt "10000,53500,13600,54500"
st "ExpReset"
blo "10000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 1
)
)
)
*98 (CptPort
uid 1687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,51625,9000,52375"
)
tg (CPTG
uid 1689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1690,0
va (VaSet
)
xt "10000,51500,13300,52500"
st "HiPerEn"
blo "10000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "HiPerEn"
t "std_logic"
o 2
)
)
)
*99 (CptPort
uid 1691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,52625,9000,53375"
)
tg (CPTG
uid 1693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
)
xt "10000,52500,13400,53500"
st "PhaseEn"
blo "10000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "PhaseEn"
t "std_logic"
o 3
)
)
)
*100 (CptPort
uid 1695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,48625,9000,49375"
)
tg (CPTG
uid 1697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1698,0
va (VaSet
)
xt "10000,48500,11800,49500"
st "Run"
blo "10000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "Run"
t "std_logic"
o 4
)
)
)
*101 (CptPort
uid 1699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,47625,9000,48375"
)
tg (CPTG
uid 1701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1702,0
va (VaSet
)
xt "10000,47500,13000,48500"
st "tri_start"
blo "10000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "tri_start"
t "std_logic"
o 8
)
)
)
*102 (CptPort
uid 1703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,46625,9000,47375"
)
tg (CPTG
uid 1705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1706,0
va (VaSet
)
xt "10000,46500,12700,47500"
st "WData"
blo "10000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*103 (CptPort
uid 1707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,50625,9000,51375"
)
tg (CPTG
uid 1709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1710,0
va (VaSet
)
xt "10000,50500,12300,51500"
st "WrEn"
blo "10000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 6
)
)
)
*104 (CptPort
uid 1711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1712,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,50625,19750,51375"
)
tg (CPTG
uid 1713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1714,0
va (VaSet
)
xt "15800,50500,18000,51500"
st "pulse"
ju 2
blo "18000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pulse"
t "std_logic"
o 11
)
)
)
*105 (CptPort
uid 3044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,52625,19750,53375"
)
tg (CPTG
uid 3046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3047,0
va (VaSet
)
xt "14400,52500,18000,53500"
st "PerCount"
ju 2
blo "18000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PerCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*106 (CptPort
uid 3048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,53625,19750,54375"
)
tg (CPTG
uid 3050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3051,0
va (VaSet
)
xt "14300,53500,18000,54500"
st "PhsCount"
ju 2
blo "18000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PhsCount"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 31,0
)
)
)
]
shape (Rectangle
uid 1670,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,46000,19000,59000"
)
oxt "15000,6000,28000,19000"
ttg (MlTextGroup
uid 1671,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 1672,0
va (VaSet
font "Arial,8,1"
)
xt "14750,55500,19250,56500"
st "tripole_lib"
blo "14750,56300"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 1673,0
va (VaSet
font "Arial,8,1"
)
xt "14750,56500,18350,57500"
st "tri_pulse"
blo "14750,57300"
tm "CptNameMgr"
)
*109 (Text
uid 1674,0
va (VaSet
font "Arial,8,1"
)
xt "14750,57500,17150,58500"
st "PhsC"
blo "14750,58300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1675,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1676,0
text (MLText
uid 1677,0
va (VaSet
font "Courier New,8,0"
)
xt "-11000,48500,-11000,48500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1678,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,57250,10750,58750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*110 (SaComponent
uid 2879,0
optionalChildren [
*111 (CptPort
uid 2847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2848,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23000,13625,-22250,14375"
)
tg (CPTG
uid 2849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2850,0
va (VaSet
)
xt "-25200,13500,-23000,14500"
st "BdEn"
ju 2
blo "-23000,14300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "BdEn"
t "std_logic_vector"
b "(N_ENABLE-1 DOWNTO 0)"
o 7
suid 1,0
)
)
)
*112 (CptPort
uid 2851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2852,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,13625,-32000,14375"
)
tg (CPTG
uid 2853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2854,0
va (VaSet
)
xt "-32000,13500,-29200,14500"
st "ExpAck"
blo "-32000,14300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(N_ENABLE-1 DOWNTO 0)"
o 3
suid 2,0
)
)
)
*113 (CptPort
uid 2855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,11625,-32000,12375"
)
tg (CPTG
uid 2857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2858,0
va (VaSet
)
xt "-32000,11500,-29400,12500"
st "ExpRd"
blo "-32000,12300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ExpRd"
t "std_logic"
o 1
suid 3,0
)
)
)
*114 (CptPort
uid 2859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,12625,-32000,13375"
)
tg (CPTG
uid 2861,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2862,0
va (VaSet
)
xt "-32000,12500,-29400,13500"
st "ExpWr"
blo "-32000,13300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ExpWr"
t "std_logic"
o 2
suid 4,0
)
)
)
*115 (CptPort
uid 2863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-32750,14625,-32000,15375"
)
tg (CPTG
uid 2865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2866,0
va (VaSet
)
xt "-32000,14500,-30000,15500"
st "F8M"
blo "-32000,15300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 5,0
)
)
)
*116 (CptPort
uid 2867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23000,11625,-22250,12375"
)
tg (CPTG
uid 2869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2870,0
va (VaSet
)
xt "-25300,11500,-23000,12500"
st "RdEn"
ju 2
blo "-23000,12300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RdEn"
t "std_logic"
o 5
suid 6,0
)
)
)
*117 (CptPort
uid 2871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23000,12625,-22250,13375"
)
tg (CPTG
uid 2873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2874,0
va (VaSet
)
xt "-25300,12500,-23000,13500"
st "WrEn"
ju 2
blo "-23000,13300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "WrEn"
t "std_logic"
o 6
suid 7,0
)
)
)
*118 (CptPort
uid 2875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2876,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23000,14625,-22250,15375"
)
tg (CPTG
uid 2877,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2878,0
va (VaSet
)
xt "-26200,14500,-23000,15500"
st "BdWrEn"
ju 2
blo "-23000,15300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "BdWrEn"
t "std_logic_vector"
b "(N_ENABLE-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 2880,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-32000,11000,-23000,17000"
)
oxt "15000,19000,24000,25000"
ttg (MlTextGroup
uid 2881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 2882,0
va (VaSet
font "Arial,8,1"
)
xt "-29650,8000,-25150,9000"
st "tripole_lib"
blo "-29650,8800"
tm "BdLibraryNameMgr"
)
*120 (Text
uid 2883,0
va (VaSet
font "Arial,8,1"
)
xt "-29650,9000,-25350,10000"
st "subbus_io"
blo "-29650,9800"
tm "CptNameMgr"
)
*121 (Text
uid 2884,0
va (VaSet
font "Arial,8,1"
)
xt "-29650,10000,-26450,11000"
st "subbus"
blo "-29650,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2885,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2886,0
text (MLText
uid 2887,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-32000,10200,-12000,11800"
st "N_ENABLE     = 8      ( integer   )  
USE_BD_WR_EN = '0'    ( std_logic )  "
)
header ""
)
elements [
(GiElement
name "N_ENABLE"
type "integer"
value "8"
)
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'0'"
)
]
)
viewicon (ZoomableIcon
uid 2888,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-31750,15250,-30250,16750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*122 (PortIoIn
uid 3453,0
shape (CompositeShape
uid 3454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3455,0
sl 0
ro 270
xt "-15000,9625,-13500,10375"
)
(Line
uid 3456,0
sl 0
ro 270
xt "-13500,10000,-13000,10000"
pts [
"-13500,10000"
"-13000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3457,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3458,0
va (VaSet
)
xt "-18450,9500,-15750,10500"
st "WData"
ju 2
blo "-15750,10300"
tm "WireNameMgr"
)
)
)
*123 (PortIoOut
uid 3459,0
shape (CompositeShape
uid 3460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3461,0
sl 0
ro 90
xt "-36000,13625,-34500,14375"
)
(Line
uid 3462,0
sl 0
ro 90
xt "-34500,14000,-34000,14000"
pts [
"-34000,14000"
"-34500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3464,0
va (VaSet
)
xt "-39800,13500,-37000,14500"
st "ExpAck"
ju 2
blo "-37000,14300"
tm "WireNameMgr"
)
)
)
*124 (PortIoIn
uid 3465,0
shape (CompositeShape
uid 3466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3467,0
sl 0
ro 270
xt "-33000,26625,-31500,27375"
)
(Line
uid 3468,0
sl 0
ro 270
xt "-31500,27000,-31000,27000"
pts [
"-31500,27000"
"-31000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3469,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3470,0
va (VaSet
)
xt "-36950,26500,-33750,27500"
st "ExpAddr"
ju 2
blo "-33750,27300"
tm "WireNameMgr"
)
)
)
*125 (PortIoIn
uid 3471,0
shape (CompositeShape
uid 3472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3473,0
sl 0
ro 270
xt "-36000,12625,-34500,13375"
)
(Line
uid 3474,0
sl 0
ro 270
xt "-34500,13000,-34000,13000"
pts [
"-34500,13000"
"-34000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3475,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3476,0
va (VaSet
)
xt "-39350,12500,-36750,13500"
st "ExpWr"
ju 2
blo "-36750,13300"
tm "WireNameMgr"
)
)
)
*126 (PortIoIn
uid 3477,0
shape (CompositeShape
uid 3478,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3479,0
sl 0
ro 270
xt "-36000,11625,-34500,12375"
)
(Line
uid 3480,0
sl 0
ro 270
xt "-34500,12000,-34000,12000"
pts [
"-34500,12000"
"-34000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3481,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3482,0
va (VaSet
)
xt "-39350,11500,-36750,12500"
st "ExpRd"
ju 2
blo "-36750,12300"
tm "WireNameMgr"
)
)
)
*127 (PortIoIn
uid 3483,0
shape (CompositeShape
uid 3484,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3485,0
sl 0
ro 270
xt "-33000,20625,-31500,21375"
)
(Line
uid 3486,0
sl 0
ro 270
xt "-31500,21000,-31000,21000"
pts [
"-31500,21000"
"-31000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3487,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3488,0
va (VaSet
)
xt "-37350,20500,-33750,21500"
st "ExpReset"
ju 2
blo "-33750,21300"
tm "WireNameMgr"
)
)
)
*128 (PortIoOut
uid 3489,0
shape (CompositeShape
uid 3490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3491,0
sl 0
ro 270
xt "22500,20625,24000,21375"
)
(Line
uid 3492,0
sl 0
ro 270
xt "22000,21000,22500,21000"
pts [
"22000,21000"
"22500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3493,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3494,0
va (VaSet
)
xt "25000,20500,29600,21500"
st "tri_pulse_A"
blo "25000,21300"
tm "WireNameMgr"
)
)
)
*129 (PortIoIn
uid 3495,0
shape (CompositeShape
uid 3496,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3497,0
sl 0
ro 270
xt "-36000,14625,-34500,15375"
)
(Line
uid 3498,0
sl 0
ro 270
xt "-34500,15000,-34000,15000"
pts [
"-34500,15000"
"-34000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3499,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3500,0
va (VaSet
)
xt "-42000,14500,-37000,15500"
st "clk_100MHz"
ju 2
blo "-37000,15300"
tm "WireNameMgr"
)
)
)
*130 (PortIoOut
uid 3507,0
shape (CompositeShape
uid 3508,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3509,0
sl 0
ro 270
xt "22500,35625,24000,36375"
)
(Line
uid 3510,0
sl 0
ro 270
xt "22000,36000,22500,36000"
pts [
"22000,36000"
"22500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3511,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3512,0
va (VaSet
)
xt "25000,35500,29600,36500"
st "tri_pulse_B"
blo "25000,36300"
tm "WireNameMgr"
)
)
)
*131 (PortIoOut
uid 3513,0
shape (CompositeShape
uid 3514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3515,0
sl 0
ro 270
xt "22500,50625,24000,51375"
)
(Line
uid 3516,0
sl 0
ro 270
xt "22000,51000,22500,51000"
pts [
"22000,51000"
"22500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3517,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3518,0
va (VaSet
)
xt "25000,50500,29700,51500"
st "tri_pulse_C"
blo "25000,51300"
tm "WireNameMgr"
)
)
)
*132 (PortIoIn
uid 3519,0
shape (CompositeShape
uid 3520,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3521,0
sl 0
ro 270
xt "-17000,16625,-15500,17375"
)
(Line
uid 3522,0
sl 0
ro 270
xt "-15500,17000,-15000,17000"
pts [
"-15500,17000"
"-15000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3523,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3524,0
va (VaSet
)
xt "-21200,16500,-18000,17500"
st "Ilock_rtn"
ju 2
blo "-18000,17300"
tm "WireNameMgr"
)
)
)
*133 (PortIoOut
uid 3525,0
shape (CompositeShape
uid 3526,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3527,0
sl 0
ro 270
xt "22500,14625,24000,15375"
)
(Line
uid 3528,0
sl 0
ro 270
xt "22000,15000,22500,15000"
pts [
"22000,15000"
"22500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3529,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3530,0
va (VaSet
)
xt "25000,14500,27800,15500"
st "IlckFail"
blo "25000,15300"
tm "WireNameMgr"
)
)
)
*134 (PortIoOut
uid 3531,0
shape (CompositeShape
uid 3532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3533,0
sl 0
ro 270
xt "15500,10625,17000,11375"
)
(Line
uid 3534,0
sl 0
ro 270
xt "15000,11000,15500,11000"
pts [
"15000,11000"
"15500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3536,0
va (VaSet
)
xt "18000,10500,21000,11500"
st "RData1"
blo "18000,11300"
tm "WireNameMgr"
)
)
)
*135 (PortIoOut
uid 3537,0
shape (CompositeShape
uid 3538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3539,0
sl 0
ro 270
xt "15500,9625,17000,10375"
)
(Line
uid 3540,0
sl 0
ro 270
xt "15000,10000,15500,10000"
pts [
"15000,10000"
"15500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3541,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3542,0
va (VaSet
)
xt "18000,9500,21000,10500"
st "RData0"
blo "18000,10300"
tm "WireNameMgr"
)
)
)
*136 (PortIoOut
uid 3543,0
shape (CompositeShape
uid 3544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3545,0
sl 0
ro 270
xt "22500,22625,24000,23375"
)
(Line
uid 3546,0
sl 0
ro 270
xt "22000,23000,22500,23000"
pts [
"22000,23000"
"22500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3548,0
va (VaSet
)
xt "25000,22500,28000,23500"
st "RData2"
blo "25000,23300"
tm "WireNameMgr"
)
)
)
*137 (PortIoOut
uid 3549,0
shape (CompositeShape
uid 3550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3551,0
sl 0
ro 270
xt "22500,23625,24000,24375"
)
(Line
uid 3552,0
sl 0
ro 270
xt "22000,24000,22500,24000"
pts [
"22000,24000"
"22500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3553,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3554,0
va (VaSet
)
xt "25000,23500,28000,24500"
st "RData3"
blo "25000,24300"
tm "WireNameMgr"
)
)
)
*138 (PortIoOut
uid 3555,0
shape (CompositeShape
uid 3556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3557,0
sl 0
ro 270
xt "22500,37625,24000,38375"
)
(Line
uid 3558,0
sl 0
ro 270
xt "22000,38000,22500,38000"
pts [
"22000,38000"
"22500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3560,0
va (VaSet
)
xt "25000,37500,28000,38500"
st "RData4"
blo "25000,38300"
tm "WireNameMgr"
)
)
)
*139 (PortIoOut
uid 3561,0
shape (CompositeShape
uid 3562,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3563,0
sl 0
ro 270
xt "22500,38625,24000,39375"
)
(Line
uid 3564,0
sl 0
ro 270
xt "22000,39000,22500,39000"
pts [
"22000,39000"
"22500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3565,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3566,0
va (VaSet
)
xt "25000,38500,28000,39500"
st "RData5"
blo "25000,39300"
tm "WireNameMgr"
)
)
)
*140 (PortIoOut
uid 3567,0
shape (CompositeShape
uid 3568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3569,0
sl 0
ro 270
xt "22500,52625,24000,53375"
)
(Line
uid 3570,0
sl 0
ro 270
xt "22000,53000,22500,53000"
pts [
"22000,53000"
"22500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3572,0
va (VaSet
)
xt "25000,52500,28000,53500"
st "RData6"
blo "25000,53300"
tm "WireNameMgr"
)
)
)
*141 (PortIoOut
uid 3573,0
shape (CompositeShape
uid 3574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3575,0
sl 0
ro 270
xt "22500,53625,24000,54375"
)
(Line
uid 3576,0
sl 0
ro 270
xt "22000,54000,22500,54000"
pts [
"22000,54000"
"22500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3578,0
va (VaSet
)
xt "25000,53500,28000,54500"
st "RData7"
blo "25000,54300"
tm "WireNameMgr"
)
)
)
*142 (Wire
uid 131,0
optionalChildren [
*143 (BdJunction
uid 1807,0
ps "OnConnectorStrategy"
shape (Circle
uid 1808,0
va (VaSet
vasetType 1
)
xt "1600,17600,2400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "1750,18000,8250,18000"
pts [
"1750,18000"
"5000,18000"
"8250,18000"
]
)
start &68
end &55
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
)
xt "4000,17000,7000,18000"
st "tri_start"
blo "4000,17800"
tm "WireNameMgr"
)
)
on &13
)
*144 (Wire
uid 155,0
optionalChildren [
*145 (BdJunction
uid 1813,0
ps "OnConnectorStrategy"
shape (Circle
uid 1814,0
va (VaSet
vasetType 1
)
xt "2350,18600,3150,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
)
xt "1750,19000,8250,19000"
pts [
"1750,19000"
"5000,19000"
"8250,19000"
]
)
start &72
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "4750,18000,6550,19000"
st "Run"
blo "4750,18800"
tm "WireNameMgr"
)
)
on &12
)
*146 (Wire
uid 256,0
shape (OrthoPolyLine
uid 257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-13000,10000,-9750,10000"
pts [
"-13000,10000"
"-9750,10000"
]
)
start &122
end &69
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "-13000,9000,-10300,10000"
st "WData"
blo "-13000,9800"
tm "WireNameMgr"
)
)
on &15
)
*147 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
)
xt "-17000,13000,-9750,27000"
pts [
"-17000,27000"
"-13000,27000"
"-13000,13000"
"-9750,13000"
]
)
start &45
end &66
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "-16000,26000,-13400,27000"
st "CtrlEn"
blo "-16000,26800"
tm "WireNameMgr"
)
)
on &1
)
*148 (Wire
uid 276,0
shape (OrthoPolyLine
uid 277,0
va (VaSet
vasetType 3
)
xt "-17000,14000,-9750,28000"
pts [
"-17000,28000"
"-12000,28000"
"-12000,14000"
"-9750,14000"
]
)
start &45
end &67
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 283,0
va (VaSet
)
xt "-16000,27000,-13500,28000"
st "PerEn"
blo "-16000,27800"
tm "WireNameMgr"
)
)
on &2
)
*149 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "-22250,12000,-9750,13000"
pts [
"-22250,13000"
"-15000,13000"
"-15000,12000"
"-9750,12000"
]
)
start &117
end &70
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "-22000,12000,-19700,13000"
st "WrEn"
blo "-22000,12800"
tm "WireNameMgr"
)
)
on &14
)
*150 (Wire
uid 382,0
shape (OrthoPolyLine
uid 383,0
va (VaSet
vasetType 3
)
xt "-11000,21000,8250,24000"
pts [
"-11000,21000"
"-11000,24000"
"8250,24000"
]
)
start *151 (BdJunction
uid 3447,0
ps "OnConnectorStrategy"
shape (Circle
uid 3448,0
va (VaSet
vasetType 1
)
xt "-11400,20600,-10600,21400"
radius 400
)
)
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "4000,23000,7600,24000"
st "ExpReset"
blo "4000,23800"
tm "WireNameMgr"
)
)
on &11
)
*152 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "-17000,22000,8250,29000"
pts [
"-17000,29000"
"-9000,29000"
"-9000,22000"
"8250,22000"
]
)
start &45
end &52
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "-16000,28000,-12200,29000"
st "AHiPerEn"
blo "-16000,28800"
tm "WireNameMgr"
)
)
on &3
)
*153 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "-17000,23000,8250,30000"
pts [
"-17000,30000"
"-8000,30000"
"-8000,23000"
"8250,23000"
]
)
start &45
end &53
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "-16000,29000,-12100,30000"
st "APhaseEn"
blo "-16000,29800"
tm "WireNameMgr"
)
)
on &4
)
*154 (Wire
uid 484,0
shape (OrthoPolyLine
uid 485,0
va (VaSet
vasetType 3
)
xt "4000,21000,8250,21000"
pts [
"4000,21000"
"8250,21000"
]
)
end &57
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "5000,20000,7300,21000"
st "WrEn"
blo "5000,20800"
tm "WireNameMgr"
)
)
on &14
)
*155 (Wire
uid 738,0
optionalChildren [
*156 (BdJunction
uid 2893,0
ps "OnConnectorStrategy"
shape (Circle
uid 2894,0
va (VaSet
vasetType 1
)
xt "-15399,14600,-14599,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 739,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22250,14000,-15000,26000"
pts [
"-17000,26000"
"-15000,26000"
"-15000,14000"
"-22250,14000"
]
)
start &45
end &111
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "-15000,25000,-12800,26000"
st "BdEn"
blo "-15000,25800"
tm "WireNameMgr"
)
)
on &5
)
*157 (Wire
uid 1207,0
shape (OrthoPolyLine
uid 1208,0
va (VaSet
vasetType 3
)
xt "0,25000,8250,25000"
pts [
"0,25000"
"8250,25000"
]
)
end &50
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
)
xt "4000,24000,9000,25000"
st "clk_100MHz"
blo "4000,24800"
tm "WireNameMgr"
)
)
on &10
)
*158 (Wire
uid 1763,0
shape (OrthoPolyLine
uid 1764,0
va (VaSet
vasetType 3
)
xt "0,36000,8250,36000"
pts [
"0,36000"
"8250,36000"
]
)
end &88
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1770,0
va (VaSet
)
xt "5000,35000,7300,36000"
st "WrEn"
blo "5000,35800"
tm "WireNameMgr"
)
)
on &14
)
*159 (Wire
uid 1779,0
shape (OrthoPolyLine
uid 1780,0
va (VaSet
vasetType 3
)
xt "4000,51000,8250,51000"
pts [
"4000,51000"
"8250,51000"
]
)
end &103
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
)
xt "5000,50000,7300,51000"
st "WrEn"
blo "5000,50800"
tm "WireNameMgr"
)
)
on &14
)
*160 (Wire
uid 1803,0
optionalChildren [
*161 (BdJunction
uid 1825,0
ps "OnConnectorStrategy"
shape (Circle
uid 1826,0
va (VaSet
vasetType 1
)
xt "1600,32600,2400,33400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1804,0
va (VaSet
vasetType 3
)
xt "2000,18000,8250,48000"
pts [
"2000,18000"
"2000,48000"
"8250,48000"
]
)
start &143
end &101
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1806,0
va (VaSet
)
xt "4250,47000,7250,48000"
st "tri_start"
blo "4250,47800"
tm "WireNameMgr"
)
)
on &13
)
*162 (Wire
uid 1809,0
optionalChildren [
*163 (BdJunction
uid 1819,0
ps "OnConnectorStrategy"
shape (Circle
uid 1820,0
va (VaSet
vasetType 1
)
xt "2350,33600,3150,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1810,0
va (VaSet
vasetType 3
)
xt "2750,19000,8250,49000"
pts [
"8250,49000"
"2750,49000"
"2750,19000"
]
)
start &100
end &145
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1812,0
va (VaSet
)
xt "5250,48000,7050,49000"
st "Run"
blo "5250,48800"
tm "WireNameMgr"
)
)
on &12
)
*164 (Wire
uid 1815,0
shape (OrthoPolyLine
uid 1816,0
va (VaSet
vasetType 3
)
xt "2750,34000,8250,34000"
pts [
"8250,34000"
"2750,34000"
]
)
start &85
end &163
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1818,0
va (VaSet
)
xt "5000,33000,6800,34000"
st "Run"
blo "5000,33800"
tm "WireNameMgr"
)
)
on &12
)
*165 (Wire
uid 1821,0
shape (OrthoPolyLine
uid 1822,0
va (VaSet
vasetType 3
)
xt "2000,33000,8250,33000"
pts [
"8250,33000"
"2000,33000"
]
)
start &86
end &161
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1824,0
va (VaSet
)
xt "4000,32000,7000,33000"
st "tri_start"
blo "4000,32800"
tm "WireNameMgr"
)
)
on &13
)
*166 (Wire
uid 1865,0
shape (OrthoPolyLine
uid 1866,0
va (VaSet
vasetType 3
)
xt "-17000,31000,8250,37000"
pts [
"-17000,31000"
"-8000,31000"
"-8000,37000"
"8250,37000"
]
)
start &45
end &83
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
)
xt "-16000,30000,-12200,31000"
st "BHiPerEn"
blo "-16000,30800"
tm "WireNameMgr"
)
)
on &6
)
*167 (Wire
uid 1873,0
shape (OrthoPolyLine
uid 1874,0
va (VaSet
vasetType 3
)
xt "-17000,32000,8250,38000"
pts [
"-17000,32000"
"-9000,32000"
"-9000,38000"
"8250,38000"
]
)
start &45
end &84
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1878,0
va (VaSet
)
xt "-16000,31000,-12100,32000"
st "BPhaseEn"
blo "-16000,31800"
tm "WireNameMgr"
)
)
on &7
)
*168 (Wire
uid 1885,0
shape (OrthoPolyLine
uid 1886,0
va (VaSet
vasetType 3
)
xt "-17000,33000,8250,52000"
pts [
"-17000,33000"
"-10000,33000"
"-10000,52000"
"8250,52000"
]
)
start &45
end &98
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1890,0
va (VaSet
)
xt "-16000,32000,-12100,33000"
st "CHiPerEn"
blo "-16000,32800"
tm "WireNameMgr"
)
)
on &8
)
*169 (Wire
uid 1899,0
shape (OrthoPolyLine
uid 1900,0
va (VaSet
vasetType 3
)
xt "-17000,34000,8250,53000"
pts [
"-17000,34000"
"-11000,34000"
"-11000,53000"
"8250,53000"
]
)
start &45
end &99
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1904,0
va (VaSet
)
xt "-16000,33000,-12000,34000"
st "CPhaseEn"
blo "-16000,33800"
tm "WireNameMgr"
)
)
on &9
)
*170 (Wire
uid 2889,0
shape (OrthoPolyLine
uid 2890,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22250,15000,-14999,15000"
pts [
"-22250,15000"
"-14999,15000"
]
)
start &118
end &156
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2892,0
va (VaSet
)
xt "-22000,13000,-19800,14000"
st "BdEn"
blo "-22000,13800"
tm "WireNameMgr"
)
)
on &5
)
*171 (Wire
uid 3231,0
shape (OrthoPolyLine
uid 3232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,27000,-25000,27000"
pts [
"-31000,27000"
"-25000,27000"
]
)
start &124
end &45
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3238,0
va (VaSet
isHidden 1
)
xt "-29250,26000,-26050,27000"
st "ExpAddr"
blo "-29250,26800"
tm "WireNameMgr"
)
)
on &16
)
*172 (Wire
uid 3239,0
shape (OrthoPolyLine
uid 3240,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,17000,8250,17000"
pts [
"4000,17000"
"8250,17000"
]
)
end &56
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3246,0
va (VaSet
isHidden 1
)
xt "5750,16000,8450,17000"
st "WData"
blo "5750,16800"
tm "WireNameMgr"
)
)
on &15
)
*173 (Wire
uid 3247,0
shape (OrthoPolyLine
uid 3248,0
va (VaSet
vasetType 3
)
xt "19750,21000,22000,21000"
pts [
"19750,21000"
"22000,21000"
]
)
start &58
end &128
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3254,0
va (VaSet
isHidden 1
)
xt "18000,20000,22600,21000"
st "tri_pulse_A"
blo "18000,20800"
tm "WireNameMgr"
)
)
on &17
)
*174 (Wire
uid 3255,0
shape (OrthoPolyLine
uid 3256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,23000,22000,23000"
pts [
"19750,23000"
"22000,23000"
]
)
start &59
end &136
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3262,0
va (VaSet
isHidden 1
)
xt "20000,22000,23000,23000"
st "RData2"
blo "20000,22800"
tm "WireNameMgr"
)
)
on &18
)
*175 (Wire
uid 3263,0
shape (OrthoPolyLine
uid 3264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,24000,22000,24000"
pts [
"19750,24000"
"22000,24000"
]
)
start &60
end &137
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3270,0
va (VaSet
isHidden 1
)
xt "20000,23000,23000,24000"
st "RData3"
blo "20000,23800"
tm "WireNameMgr"
)
)
on &19
)
*176 (Wire
uid 3271,0
optionalChildren [
&151
]
shape (OrthoPolyLine
uid 3272,0
va (VaSet
vasetType 3
)
xt "-31000,16000,-9750,21000"
pts [
"-31000,21000"
"-11000,21000"
"-11000,16000"
"-9750,16000"
]
)
start &127
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3278,0
va (VaSet
isHidden 1
)
xt "-29250,20000,-25650,21000"
st "ExpReset"
blo "-29250,20800"
tm "WireNameMgr"
)
)
on &11
)
*177 (Wire
uid 3279,0
shape (OrthoPolyLine
uid 3280,0
va (VaSet
vasetType 3
)
xt "1750,15000,22000,15000"
pts [
"1750,15000"
"12000,15000"
"22000,15000"
]
)
start &73
end &133
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3286,0
va (VaSet
isHidden 1
)
xt "2000,14000,4800,15000"
st "IlckFail"
blo "2000,14800"
tm "WireNameMgr"
)
)
on &20
)
*178 (Wire
uid 3287,0
shape (OrthoPolyLine
uid 3288,0
va (VaSet
vasetType 3
)
xt "-15000,17000,-9750,17000"
pts [
"-15000,17000"
"-9750,17000"
]
)
start &132
end &76
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3294,0
va (VaSet
isHidden 1
)
xt "-11000,16000,-7800,17000"
st "Ilock_rtn"
blo "-11000,16800"
tm "WireNameMgr"
)
)
on &21
)
*179 (Wire
uid 3295,0
shape (OrthoPolyLine
uid 3296,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,11000,15000,11000"
pts [
"1750,11000"
"15000,11000"
]
)
start &74
end &134
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3302,0
va (VaSet
isHidden 1
)
xt "3750,10000,6750,11000"
st "RData1"
blo "3750,10800"
tm "WireNameMgr"
)
)
on &22
)
*180 (Wire
uid 3303,0
shape (OrthoPolyLine
uid 3304,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,10000,15000,10000"
pts [
"1750,10000"
"15000,10000"
]
)
start &75
end &135
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3310,0
va (VaSet
isHidden 1
)
xt "3750,9000,6750,10000"
st "RData0"
blo "3750,9800"
tm "WireNameMgr"
)
)
on &23
)
*181 (Wire
uid 3311,0
shape (OrthoPolyLine
uid 3312,0
va (VaSet
vasetType 3
)
xt "4000,40000,8250,40000"
pts [
"8250,40000"
"4000,40000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3318,0
va (VaSet
)
xt "4000,39000,9000,40000"
st "clk_100MHz"
blo "4000,39800"
tm "WireNameMgr"
)
)
on &10
)
*182 (Wire
uid 3319,0
shape (OrthoPolyLine
uid 3320,0
va (VaSet
vasetType 3
)
xt "4000,39000,8250,39000"
pts [
"8250,39000"
"4000,39000"
]
)
start &82
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3326,0
va (VaSet
)
xt "4000,38000,7600,39000"
st "ExpReset"
blo "4000,38800"
tm "WireNameMgr"
)
)
on &11
)
*183 (Wire
uid 3327,0
shape (OrthoPolyLine
uid 3328,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,32000,8250,32000"
pts [
"8250,32000"
"4000,32000"
]
)
start &87
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3334,0
va (VaSet
isHidden 1
)
xt "4250,31000,6950,32000"
st "WData"
blo "4250,31800"
tm "WireNameMgr"
)
)
on &15
)
*184 (Wire
uid 3335,0
shape (OrthoPolyLine
uid 3336,0
va (VaSet
vasetType 3
)
xt "19750,36000,22000,36000"
pts [
"19750,36000"
"22000,36000"
]
)
start &89
end &130
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3342,0
va (VaSet
isHidden 1
)
xt "18750,35000,23350,36000"
st "tri_pulse_B"
blo "18750,35800"
tm "WireNameMgr"
)
)
on &24
)
*185 (Wire
uid 3343,0
shape (OrthoPolyLine
uid 3344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,38000,22000,38000"
pts [
"19750,38000"
"22000,38000"
]
)
start &90
end &138
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3350,0
va (VaSet
isHidden 1
)
xt "20000,37000,23000,38000"
st "RData4"
blo "20000,37800"
tm "WireNameMgr"
)
)
on &25
)
*186 (Wire
uid 3351,0
shape (OrthoPolyLine
uid 3352,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,39000,22000,39000"
pts [
"19750,39000"
"22000,39000"
]
)
start &91
end &139
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3358,0
va (VaSet
isHidden 1
)
xt "20000,38000,23000,39000"
st "RData5"
blo "20000,38800"
tm "WireNameMgr"
)
)
on &26
)
*187 (Wire
uid 3359,0
shape (OrthoPolyLine
uid 3360,0
va (VaSet
vasetType 3
)
xt "4000,55000,8250,55000"
pts [
"8250,55000"
"4000,55000"
]
)
start &96
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3366,0
va (VaSet
)
xt "4000,54000,9000,55000"
st "clk_100MHz"
blo "4000,54800"
tm "WireNameMgr"
)
)
on &10
)
*188 (Wire
uid 3367,0
shape (OrthoPolyLine
uid 3368,0
va (VaSet
vasetType 3
)
xt "4000,54000,8250,54000"
pts [
"8250,54000"
"4000,54000"
]
)
start &97
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3374,0
va (VaSet
)
xt "4000,53000,7600,54000"
st "ExpReset"
blo "4000,53800"
tm "WireNameMgr"
)
)
on &11
)
*189 (Wire
uid 3375,0
shape (OrthoPolyLine
uid 3376,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,47000,8250,47000"
pts [
"8250,47000"
"4000,47000"
]
)
start &102
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3382,0
va (VaSet
isHidden 1
)
xt "5000,46000,7700,47000"
st "WData"
blo "5000,46800"
tm "WireNameMgr"
)
)
on &15
)
*190 (Wire
uid 3383,0
shape (OrthoPolyLine
uid 3384,0
va (VaSet
vasetType 3
)
xt "19750,51000,22000,51000"
pts [
"19750,51000"
"22000,51000"
]
)
start &104
end &131
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3390,0
va (VaSet
isHidden 1
)
xt "18750,50000,23450,51000"
st "tri_pulse_C"
blo "18750,50800"
tm "WireNameMgr"
)
)
on &27
)
*191 (Wire
uid 3391,0
shape (OrthoPolyLine
uid 3392,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,53000,22000,53000"
pts [
"19750,53000"
"22000,53000"
]
)
start &105
end &140
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3398,0
va (VaSet
isHidden 1
)
xt "20000,52000,23000,53000"
st "RData6"
blo "20000,52800"
tm "WireNameMgr"
)
)
on &28
)
*192 (Wire
uid 3399,0
shape (OrthoPolyLine
uid 3400,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,54000,22000,54000"
pts [
"19750,54000"
"22000,54000"
]
)
start &106
end &141
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3406,0
va (VaSet
isHidden 1
)
xt "20000,53000,23000,54000"
st "RData7"
blo "20000,53800"
tm "WireNameMgr"
)
)
on &29
)
*193 (Wire
uid 3407,0
shape (OrthoPolyLine
uid 3408,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,14000,-32750,14000"
pts [
"-32750,14000"
"-34000,14000"
]
)
start &112
end &123
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3414,0
va (VaSet
isHidden 1
)
xt "-33000,12000,-30200,13000"
st "ExpAck"
blo "-33000,12800"
tm "WireNameMgr"
)
)
on &30
)
*194 (Wire
uid 3415,0
shape (OrthoPolyLine
uid 3416,0
va (VaSet
vasetType 3
)
xt "-34000,12000,-32750,12000"
pts [
"-34000,12000"
"-32750,12000"
]
)
start &126
end &113
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3422,0
va (VaSet
isHidden 1
)
xt "-34250,11000,-31650,12000"
st "ExpRd"
blo "-34250,11800"
tm "WireNameMgr"
)
)
on &31
)
*195 (Wire
uid 3423,0
shape (OrthoPolyLine
uid 3424,0
va (VaSet
vasetType 3
)
xt "-34000,13000,-32750,13000"
pts [
"-34000,13000"
"-32750,13000"
]
)
start &125
end &114
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3430,0
va (VaSet
isHidden 1
)
xt "-34250,12000,-31650,13000"
st "ExpWr"
blo "-34250,12800"
tm "WireNameMgr"
)
)
on &32
)
*196 (Wire
uid 3431,0
shape (OrthoPolyLine
uid 3432,0
va (VaSet
vasetType 3
)
xt "-34000,15000,-32750,15000"
pts [
"-32750,15000"
"-34000,15000"
]
)
start &115
end &129
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3438,0
va (VaSet
isHidden 1
)
xt "-33000,13000,-28000,14000"
st "clk_100MHz"
blo "-33000,13800"
tm "WireNameMgr"
)
)
on &10
)
*197 (Wire
uid 3439,0
shape (OrthoPolyLine
uid 3440,0
va (VaSet
vasetType 3
)
xt "-22250,12000,-19000,12000"
pts [
"-22250,12000"
"-19000,12000"
]
)
start &116
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 3445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3446,0
va (VaSet
)
xt "-22000,11000,-19700,12000"
st "RdEn"
blo "-22000,11800"
tm "WireNameMgr"
)
)
on &33
)
*198 (Wire
uid 3579,0
shape (OrthoPolyLine
uid 3580,0
va (VaSet
vasetType 3
)
xt "-14000,15000,-9750,15000"
pts [
"-14000,15000"
"-9750,15000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3586,0
va (VaSet
isHidden 1
)
xt "-16000,14000,-11000,15000"
st "clk_100MHz"
blo "-16000,14800"
tm "WireNameMgr"
)
)
on &10
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *199 (PackageList
uid 175,0
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
uid 176,0
va (VaSet
font "arial,8,1"
)
xt "-58000,2000,-52600,3000"
st "Package List"
blo "-58000,2800"
)
*201 (MLText
uid 177,0
va (VaSet
)
xt "-58000,3000,-45600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 178,0
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 179,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*203 (Text
uid 180,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*204 (MLText
uid 181,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*205 (Text
uid 182,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*206 (MLText
uid 183,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*207 (Text
uid 184,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*208 (MLText
uid 185,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1288,1002"
viewArea "-59416,619,37934,78736"
cachedDiagramExtent "-58000,0,36000,74000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 70
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-62000,1000"
lastUid 288,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*210 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*211 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*213 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*214 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*216 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*217 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*219 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*220 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*222 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*223 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*225 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*226 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*227 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*229 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-57000,31000,-51600,32000"
st "Declarations"
blo "-57000,31800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-57000,32000,-54300,33000"
st "Ports:"
blo "-57000,32800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-57000,31000,-53200,32000"
st "Pre User:"
blo "-57000,31800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-57000,31000,-57000,31000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-57000,49000,-49900,50000"
st "Diagram Signals:"
blo "-57000,49800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-57000,31000,-52300,32000"
st "Post User:"
blo "-57000,31800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-57000,31000,-57000,31000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 33,0
usingSuid 1
emptyRow *230 (LEmptyRow
)
uid 188,0
optionalChildren [
*231 (RefLabelRowHdr
)
*232 (TitleRowHdr
)
*233 (FilterRowHdr
)
*234 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*235 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*236 (GroupColHdr
tm "GroupColHdrMgr"
)
*237 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*238 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*239 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*240 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*241 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*242 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*243 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CtrlEn"
t "std_logic"
o 1
suid 1,0
)
)
uid 77,0
)
*244 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PerEn"
t "std_logic"
o 2
suid 2,0
)
)
uid 79,0
)
*245 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AHiPerEn"
t "std_logic"
o 3
suid 3,0
)
)
uid 81,0
)
*246 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "APhaseEn"
t "std_logic"
o 4
suid 4,0
)
)
uid 83,0
)
*247 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "BdEn"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 85,0
)
*248 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BHiPerEn"
t "std_logic"
o 6
suid 6,0
)
)
uid 87,0
)
*249 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BPhaseEn"
t "std_logic"
o 7
suid 7,0
)
)
uid 89,0
)
*250 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CHiPerEn"
t "std_logic"
o 8
suid 8,0
)
)
uid 91,0
)
*251 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CPhaseEn"
t "std_logic"
o 9
suid 9,0
)
)
uid 93,0
)
*252 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_100MHz"
t "std_logic"
o 10
suid 10,0
)
)
uid 95,0
)
*253 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpReset"
t "std_logic"
o 11
suid 11,0
)
)
uid 97,0
)
*254 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Run"
t "std_logic"
o 12
suid 12,0
)
)
uid 99,0
)
*255 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tri_start"
t "std_logic"
o 13
suid 13,0
)
)
uid 101,0
)
*256 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic"
o 14
suid 14,0
)
)
uid 103,0
)
*257 (LeafLogPort
port (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 105,0
)
*258 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 16,0
)
)
uid 107,0
)
*259 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_A"
t "std_logic"
o 17
suid 17,0
)
)
uid 109,0
)
*260 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 18,0
)
)
uid 111,0
)
*261 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 19,0
)
)
uid 113,0
)
*262 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "IlckFail"
t "std_logic"
o 20
suid 20,0
)
)
uid 115,0
)
*263 (LeafLogPort
port (LogicalPort
decl (Decl
n "Ilock_rtn"
t "std_logic"
o 21
suid 21,0
)
)
uid 117,0
)
*264 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 22,0
)
)
uid 119,0
)
*265 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 23,0
)
)
uid 121,0
)
*266 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_B"
t "std_logic"
o 24
suid 24,0
)
)
uid 123,0
)
*267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData4"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 25,0
)
)
uid 125,0
)
*268 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData5"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 26,0
)
)
uid 127,0
)
*269 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tri_pulse_C"
t "std_logic"
o 27
suid 27,0
)
)
uid 129,0
)
*270 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData6"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 28,0
)
)
uid 131,0
)
*271 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData7"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 29
suid 29,0
)
)
uid 133,0
)
*272 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 30,0
)
)
uid 135,0
)
*273 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 31
suid 31,0
)
)
uid 137,0
)
*274 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 32
suid 32,0
)
)
uid 139,0
)
*275 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "RdEn"
t "std_logic"
o 33
suid 33,0
)
)
uid 141,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 201,0
optionalChildren [
*276 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *277 (MRCItem
litem &230
pos 33
dimension 20
)
uid 203,0
optionalChildren [
*278 (MRCItem
litem &231
pos 0
dimension 20
uid 204,0
)
*279 (MRCItem
litem &232
pos 1
dimension 23
uid 205,0
)
*280 (MRCItem
litem &233
pos 2
hidden 1
dimension 20
uid 206,0
)
*281 (MRCItem
litem &243
pos 0
dimension 20
uid 78,0
)
*282 (MRCItem
litem &244
pos 1
dimension 20
uid 80,0
)
*283 (MRCItem
litem &245
pos 2
dimension 20
uid 82,0
)
*284 (MRCItem
litem &246
pos 3
dimension 20
uid 84,0
)
*285 (MRCItem
litem &247
pos 4
dimension 20
uid 86,0
)
*286 (MRCItem
litem &248
pos 5
dimension 20
uid 88,0
)
*287 (MRCItem
litem &249
pos 6
dimension 20
uid 90,0
)
*288 (MRCItem
litem &250
pos 7
dimension 20
uid 92,0
)
*289 (MRCItem
litem &251
pos 8
dimension 20
uid 94,0
)
*290 (MRCItem
litem &252
pos 9
dimension 20
uid 96,0
)
*291 (MRCItem
litem &253
pos 10
dimension 20
uid 98,0
)
*292 (MRCItem
litem &254
pos 11
dimension 20
uid 100,0
)
*293 (MRCItem
litem &255
pos 12
dimension 20
uid 102,0
)
*294 (MRCItem
litem &256
pos 13
dimension 20
uid 104,0
)
*295 (MRCItem
litem &257
pos 14
dimension 20
uid 106,0
)
*296 (MRCItem
litem &258
pos 15
dimension 20
uid 108,0
)
*297 (MRCItem
litem &259
pos 16
dimension 20
uid 110,0
)
*298 (MRCItem
litem &260
pos 17
dimension 20
uid 112,0
)
*299 (MRCItem
litem &261
pos 18
dimension 20
uid 114,0
)
*300 (MRCItem
litem &262
pos 19
dimension 20
uid 116,0
)
*301 (MRCItem
litem &263
pos 20
dimension 20
uid 118,0
)
*302 (MRCItem
litem &264
pos 21
dimension 20
uid 120,0
)
*303 (MRCItem
litem &265
pos 22
dimension 20
uid 122,0
)
*304 (MRCItem
litem &266
pos 23
dimension 20
uid 124,0
)
*305 (MRCItem
litem &267
pos 24
dimension 20
uid 126,0
)
*306 (MRCItem
litem &268
pos 25
dimension 20
uid 128,0
)
*307 (MRCItem
litem &269
pos 26
dimension 20
uid 130,0
)
*308 (MRCItem
litem &270
pos 27
dimension 20
uid 132,0
)
*309 (MRCItem
litem &271
pos 28
dimension 20
uid 134,0
)
*310 (MRCItem
litem &272
pos 29
dimension 20
uid 136,0
)
*311 (MRCItem
litem &273
pos 30
dimension 20
uid 138,0
)
*312 (MRCItem
litem &274
pos 31
dimension 20
uid 140,0
)
*313 (MRCItem
litem &275
pos 32
dimension 20
uid 142,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 207,0
optionalChildren [
*314 (MRCItem
litem &234
pos 0
dimension 20
uid 208,0
)
*315 (MRCItem
litem &236
pos 1
dimension 50
uid 209,0
)
*316 (MRCItem
litem &237
pos 2
dimension 100
uid 210,0
)
*317 (MRCItem
litem &238
pos 3
dimension 50
uid 211,0
)
*318 (MRCItem
litem &239
pos 4
dimension 100
uid 212,0
)
*319 (MRCItem
litem &240
pos 5
dimension 100
uid 213,0
)
*320 (MRCItem
litem &241
pos 6
dimension 50
uid 214,0
)
*321 (MRCItem
litem &242
pos 7
dimension 80
uid 215,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 202,0
vaOverrides [
]
)
]
)
uid 187,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *322 (LEmptyRow
)
uid 217,0
optionalChildren [
*323 (RefLabelRowHdr
)
*324 (TitleRowHdr
)
*325 (FilterRowHdr
)
*326 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*327 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*328 (GroupColHdr
tm "GroupColHdrMgr"
)
*329 (NameColHdr
tm "GenericNameColHdrMgr"
)
*330 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*331 (InitColHdr
tm "GenericValueColHdrMgr"
)
*332 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*333 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 229,0
optionalChildren [
*334 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *335 (MRCItem
litem &322
pos 0
dimension 20
)
uid 231,0
optionalChildren [
*336 (MRCItem
litem &323
pos 0
dimension 20
uid 232,0
)
*337 (MRCItem
litem &324
pos 1
dimension 23
uid 233,0
)
*338 (MRCItem
litem &325
pos 2
hidden 1
dimension 20
uid 234,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 235,0
optionalChildren [
*339 (MRCItem
litem &326
pos 0
dimension 20
uid 236,0
)
*340 (MRCItem
litem &328
pos 1
dimension 50
uid 237,0
)
*341 (MRCItem
litem &329
pos 2
dimension 100
uid 238,0
)
*342 (MRCItem
litem &330
pos 3
dimension 100
uid 239,0
)
*343 (MRCItem
litem &331
pos 4
dimension 50
uid 240,0
)
*344 (MRCItem
litem &332
pos 5
dimension 50
uid 241,0
)
*345 (MRCItem
litem &333
pos 6
dimension 80
uid 242,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 230,0
vaOverrides [
]
)
]
)
uid 216,0
type 1
)
activeModelName "BlockDiag"
)
