
           Lattice Mapping Report File for Design Module 'toplcd00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     lcd00_lcd00.ngd -o lcd00_lcd00_map.ncd -pr lcd00_lcd00.prf -mp
     lcd00_lcd00.mrp -lpf C:/Users/Jorge Castillo/Documents/ESCOM/5/Arquitectura
     /2/Practicas/lcd00_renglon/lcd00/lcd00_lcd00_synplify.lpf -lpf
     C:/Users/Jorge Castillo/Documents/ESCOM/5/Arquitectura/2/Practicas/lcd00_re
     nglon/lcd00.lpf -c 0 -gui -msgset C:/Users/Jorge Castillo/Documents/ESCOM/5
     /Arquitectura/2/Practicas/lcd00_renglon/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  06/12/18  10:11:03

Design Summary
--------------

   Number of registers:     55 out of  7209 (1%)
      PFU registers:           55 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        53 out of  3432 (2%)
      SLICEs as Logic/ROM:     53 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:        106 out of  6864 (2%)
      Number used as logic LUTs:         80
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 41 + 4(JTAG) out of 115 (39%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net L00.sclk_0: 36 loads, 36 rising, 0 falling (Driver: L00/D00/OSCInst0 )

                                    Page 1




Design:  toplcd00                                      Date:  06/12/18  10:11:03

Design Summary (cont)
---------------------
   Number of Clock Enables:  5
     Net L04/outwordd_1_cnv[0]: 6 loads, 6 LSLICEs
     Net G_15: 8 loads, 8 LSLICEs
     Net L03/un2_outcontcdlto4_RNIRQHJ1: 2 loads, 2 LSLICEs
     Net L02/outFlagc_RNO: 1 loads, 1 LSLICEs
     Net L02/ENc_cnv: 4 loads, 4 LSLICEs
   Number of LSRs:  5
     Net outFlagc_RNIE3M71: 6 loads, 6 LSLICEs
     Net L03/outcontcd_47: 3 loads, 3 LSLICEs
     Net G_17: 7 loads, 7 LSLICEs
     Net L02/outWordc_1_RNO[7]: 1 loads, 1 LSLICEs
     Net L00/D01/N_6_i: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outFlagconfig0_c: 23 loads
     Net reset0_c: 23 loads
     Net outcontdata0_c[1]: 18 loads
     Net G_15: 17 loads
     Net outcontdata0_c[0]: 17 loads
     Net outcontdata0_c[2]: 17 loads
     Net outcontdata0_c[3]: 17 loads
     Net outcontconfig0_c[0]: 14 loads
     Net L00/D01/N_6_i: 13 loads
     Net outcontconfig0_c[1]: 12 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ENled0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| EN0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RS0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RW0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  toplcd00                                      Date:  06/12/18  10:11:03

IO (PIO) Attributes (cont)
--------------------------
| outcontdata0[4]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[4]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[3]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[2]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[1]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[0]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[7]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcontdata0    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagdata0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  toplcd00                                      Date:  06/12/18  10:11:03

IO (PIO) Attributes (cont)
--------------------------
| outFlagconfig0      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soutFlagcontconfig0 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block L00/GND undriven or does not drive anything - clipped.
Block L00/VCC undriven or does not drive anything - clipped.
Block L00/D00/VCC undriven or does not drive anything - clipped.
Block L00/D01/VCC undriven or does not drive anything - clipped.
Block L01/GND undriven or does not drive anything - clipped.
Block L01/VCC undriven or does not drive anything - clipped.
Block L02/GND undriven or does not drive anything - clipped.
Block L02/VCC undriven or does not drive anything - clipped.
Block L03/GND undriven or does not drive anything - clipped.
Block L03/VCC undriven or does not drive anything - clipped.
Block L04/GND undriven or does not drive anything - clipped.
Block L04/VCC undriven or does not drive anything - clipped.
Block L05/VCC undriven or does not drive anything - clipped.
Block L05/GND undriven or does not drive anything - clipped.
Signal L00/D00/GND undriven or does not drive anything - clipped.
Signal L00/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal L00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal L00/D01/un2_sdiv_s_23_0_S1 undriven or does not drive anything - clipped.
     
Signal L00/D01/un2_sdiv_s_23_0_COUT undriven or does not drive anything -
     clipped.
Signal L00/D01/un2_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal L00/D01/N_1 undriven or does not drive anything - clipped.
Block L00/D00/GND was optimized away.
Block L00/D01/GND was optimized away.

Memory Usage
------------


     




                                    Page 4




Design:  toplcd00                                      Date:  06/12/18  10:11:03

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                L00/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     L00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: L00/D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        




































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
