 2
æ‰€éœ€ä¹‹ç¹ç·šï¤Šå±¬å±¤ï¥©ï¥¥æˆç‚ºä¸€é …é‡è¦çš„è²»
ç”¨æŒ‡æ¨™ã€‚ 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
åœ–äºŒ 
 
 ç”±æ–¼ SiP ç‰½æ¶‰ç³»çµ±æ•´åˆã€å°è£æŠ€è¡“ã€
æ™¶åœ“è£½ç¨‹ç­‰çµ±æ•´ï¼Œåœ¨è¨­è¨ˆæ–¹æ³•åŠè»Ÿé«”å·¥å…·çš„
ç ”ç™¼ä¸Šå°‡é¢ï§¶èˆ‡å‚³çµ±è¨­è¨ˆï¥§åŒçš„æŒ‘æˆ°ï¼Œé€²è€Œ
è¡ç”Ÿæ–°çš„å¾…è§£å•é¡Œ[9,10,11]ã€‚èª å¦‚ç¸½è¨ˆç•«æ‰€
è¦åŠƒçš„è¨­è¨ˆï§Šç¨‹æ‰€ç¤ºï¼Œé‡å°ä¸‰ç¶­æ™¶ç‰‡å †ç–Šæ¶
æ§‹ä¸‹æ¡ç”¨wire bondingåŠ leadframeå®Œæˆæ™¶ç‰‡
é–“ç¹ç·šä¹‹æŠ€è¡“ï¼Œåœ¨ï¥§åŒçš„è¨­è¨ˆéšæ®µï¼ŒåŒ…æ‹¬
partitioningã€ pad assignmentã€ floorplanningã€ 
intra-chip routing ã€  chip stacking ä»¥ åŠ
leadframe routing (äº¦å³ inter-chip routing)ç­‰
çš†éœ€æœ‰æ–°çš„è§£æ±ºæ–¹æ¡ˆã€‚è€Œ pad assignment åŠ
floorplanning çš„çµæœå¥½å£å°‡æ±ºå®šä¹‹å¾Œ routing
çš„é›£ï§ ç¨‹ï¨ã€‚è‡³æ–¼å¦‚æœæ¡ç”¨ä¸‰ç¶­å †ç–Šæ¶æ§‹
æ™‚ï¼Œæ‰€å¼•ç™¼çš„æ•£ç†±ç­‰å•é¡Œï¤æ˜¯ï¥§å®¹å¿½è¦–
[32,33]ã€‚ 
 å› æ­¤æœ¬å­è¨ˆç•«å°‡é‡å° pad assignment
åŠ floorplanning å•é¡Œï¼Œç ”ç™¼ä¸¦å¯¦ä½œèƒ½é¿å…æ‰“
ç·šç›¸äº¤ã€ç¸®çŸ­ç·šï¤·ï¦šç·šé•·ï¨ä»¥åŠåˆ†æ•£ç†±æºä¹‹
å¿«é€Ÿã€æœ‰æ•ˆçš„æ¼”ç®—æ³•ï¼ŒåŒæ™‚ç”¢å‡ºä¸€å¥—ä¸‰ç¶­ pad 
assignment åŠ floorplanning çš„è‡ªå‹•åŒ–å·¥å…·ã€‚ 
 
ï® åœ‹å…§å¤–ç ”ç©¶æƒ…æ³ 
 ä¸‰ç¶­ IC çš„å¯¦é«”è¨­è¨ˆ(physical design)è¿‘
ï¦ï¤­åœ¨åœ‹å…§å¤–é€æ¼¸å—åˆ°é‡è¦–ä¸¦æˆç‚ºç†±é–€çš„
ç ”ç©¶é¡Œæ[34,35,36]ï¼Œä½†å°±æˆ‘å€‘æ‰€æ”¶é›†çš„è³‡
ï¦¾ï¼Œä¸¦æœªç™¼ç¾æœ‰ä»»ä½•å­¸è¡“ï¥æ–‡å°±å †ç–Šæ¶æ§‹ä¸‹
æ¡ç”¨wire bondingåŠ leadframeå®Œæˆæ™¶ç‰‡é–“ç¹
ç·šä¹‹ SiP è¨­è¨ˆï§Šç¨‹ä¸­çš„ pad assignment æˆ–
floorplanning æå‡ºç›¸é—œçš„ç ”ç©¶æˆæœï¼Œè€Œçµ•å¤§
å¤šï¥©çš„æˆæœï¨¦é›†ä¸­åœ¨ä»¥ TSV (å¦‚åœ–äºŒ(D)æ‰€
ç¤º)ä½œç‚ºå‚ç›´ï¦šç·šæ–¹å¼çš„æŠ€è¡“ä¸Šï¼›é›–ç„¶ TSV
èƒ½æä¾›è¼ƒé«˜çš„ interconnect densityï¼Œä½†ï¥´æ˜¯åœ¨
æ™¶åœ“(wafer)å±¤ç´šæ‰çµ„è£(assembly)ï¼Œå°‡ç„¡æ³•åœ¨
çµ„è£å‰çŸ¥é“æ¯å€‹ die çš„å¥½å£ï¼Œé€²è€Œé€ æˆï¥¼ï¥¡
(yield)æœƒéš¨å †ç–Šå±¤ï¥©çš„å¢åŠ è€Œå¿«é€Ÿä¸‹ï¨‰ 
[8]ï¼Œç›®å‰ä¸€äº›å…ˆé€²çš„è£½ç¨‹å…¬å¸ä¹Ÿé‡å°æ­¤é …æŠ€
è¡“ ä¹‹ å¯ ï¨ˆ æ€§ é€² ï¨ˆ ç ” ç™¼ ã€‚ ä»¥ ä¸‹ å°± pad 
assignmentã€floorplanning åœ¨äºŒç¶­åŠä¸‰ç¶­æ™¶ç‰‡
ä¹‹åœ‹å…§å¤–ç ”ç©¶ç¾æ³ä½œä¸€ï¥¯æ˜ã€‚ 
 é‡ å° äºŒ ç¶­ æ™¶ ç‰‡ å…§ module çš„ pin 
assignment å•é¡Œï¼Œç¾æœ‰æ–¹æ³•ä¹ƒæ˜¯å°‡å…¶èˆ‡
floorplannning [37]ã€global routing [38]ã€buffer 
planning [39]ã€æˆ–å‰è¿°é€™äº›éšæ®µ[40]ç­‰ä¸€èµ·è€ƒ
æ…®ã€‚  
 è‡³æ–¼äºŒç¶­æ™¶ç‰‡çš„ floorplanning å•é¡Œå‰‡
å·²æœ‰è¨±å¤šæ–¹æ³•è¢«æå‡ºï¼Œè¼ƒä¸»ï§Šçš„åšæ³•æ˜¯æ¡ç”¨
ï¥§åŒçš„ floorplanè¡¨ç¤ºæ³•ï¼Œå¦‚ normalized Polish 
expression [41]ã€sequence pair [42]ã€ B*-tree 
[43]ã€TCG [44]ç­‰ï¼Œæ­é… simulated annealing 
(SA) æˆ–å…¶ä»–éš¨æ©Ÿæ–¹å¼ï¼Œè—‰ç”±æˆæœ¬å‡½ï¥©ï¼ˆcost 
function ï¼‰çš„è¨ˆç®—ï¤­è©•ä¼°æ¯å€‹ candidate 
floorplan ä¹‹å¥½å£ã€‚   
 å¦å¤–ï¼Œå¾å‚³çµ±çš„ variable die æ¨å±•è‡³ï¤
ç¬¦åˆç•¶ä»£è¨­è¨ˆè¦ç¯„çš„ fixed-outline(äº¦å³ fixed 
die)çš„äºŒç¶­å•é¡Œï¼Œä¹Ÿæœ‰å¾ˆå¥½çš„æˆæœè¢«æå‡ºï¼Œ
ï¦µå¦‚ [47,48,49]. 
 ä¸‰ç¶­ floorplanning å•é¡Œçš„ç¾æœ‰è§£æ³•å¯
åˆ†ï¥¸å¤§ï§ï¼Œç¬¬ä¸€ï§ç‚º un-partitioning based çš„
æ–¹æ³•[50,52,53,54]ï¼Œèƒ½åŒæ™‚æ±ºå®šæ¯å€‹ module
çš„æ‰€åœ¨å±¤(æˆ–æ™¶ç‰‡)å’Œåœ¨è©²å±¤ä¸­çš„ä½ç½®ï¼Œä¸¦åœ¨
åˆï§¤çš„ floorplanning è§£ä¸­ï¼Œç›¡å¯èƒ½æ‰¾åˆ°æœ€å°
æ™¶ç‰‡é¢ç©ï¼ˆchip areaï¼‰ã€æœ€å°‘ï¦šç·šé•·ï¨ï¼ˆtotal 
wirelengthï¼‰åŠï¦šæ¥ï¥§åŒå±¤ä¹‹ç›¸åŒè¨Šè™Ÿæ‰€éœ€ä¹‹
TSV ï¥©ç›®ã€‚ç›®å‰è¢«æå‡ºï¤­é€™ï§çš„ä¸‰ç¶­
floorplanning æ–¹ æ³• ï¼Œ å¤§ å¤š æ˜¯ ä¿® æ”¹ äºŒ ç¶­
floorplanning çš„ è¡¨ ç¤º æ³• å¦‚ sequence pair 
[52,53]ã€TCG [55,56]ã€B*-tree [57]ï¼ˆè¨»ï¼š[55,57]
è¨ï¥çš„å…§å®¹æ˜¯é‡å° reconfigurable computing
çš„è¨­è¨ˆï¼‰ï¼ŒåŠ å…¥å‚ç›´æ–¹å‘çš„æ¦‚ï¦£ï¤­è¡¨ç¤ºä¸‰ç¶­
floorplanning çš„çµæœï¼Œä¸¦æ­é… SA çš„å°‹æ‰¾æ–¹
å¼ã€‚ç¬¬äºŒï§å‰‡ç‚º partitioning based çš„æ–¹æ³•
[58,59]ï¼Œå’Œç¬¬ä¸€ï§ï¥§åŒçš„åœ°æ–¹æ˜¯ï¼Œæœƒå…ˆé€é
partitioning çš„æŠ€è¡“æ±ºå®šæ¯å€‹ module çš„æ‰€åœ¨
å±¤ï¼Œæ¥è€…åœ¨æ¡ç”¨äºŒç¶­ floorplanning çš„åšæ³•æ±º
å®šæ¯ä¸€å±¤ä¸­æ¯å€‹æ‰€å±¬ module çš„ä½ç½®ï¼Œä»¥æœ€
ä½³åŒ–æ™¶ç‰‡é¢ç©èˆ‡ï¦šç·šé•·ï¨ã€‚æ­¤ï§æ–¹æ³•çš„å¥½è™•
æ˜¯ solution space è¼ƒå°ï¼Œä½†å¿…é ˆè¦æœ‰å¥½çš„
partitioning æ–¹æ³•é…åˆï¼Œæ–¹èƒ½å¾—åˆ°è¼ƒä½³çš„çµæœã€‚ 
 å½±éŸ¿ä¸‰ç¶­æ™¶ç‰‡èƒ½ï¥§èƒ½ï¥¾ç”¢çš„é—œéµå› ç´ 
ä¹‹ä¸€åœ¨æ–¼æ•£ç†±å•é¡Œï¼Œç•¶æ•£ç†±çš„æƒ…æ³ï¥§å¥½æ™‚ï¼Œ
æ™¶ç‰‡çš„æœ€å¤§æº«ï¨å°±æœƒç›¸å°æé«˜ã€‚ä¸€é¡†æ™¶ç‰‡ï¥´
æ˜¯æº«ï¨å¤ªé«˜ï¼Œé™¤ï¦ºæœƒä½¿æ•ˆèƒ½ï¨‰ä½ä¹‹å¤–ï¼Œï¤æœƒ
leadframe
(A) wire bonding (B) micro bump: 3D package 
(C) micro bump: face-to-face (D) TSV 
(E) contactless:  
capacitive coupling 
(F) contactless: inductors 
 4
ä¸‰ã€ æœ¬ï¦ï¨æˆæœ 
ï® ç ”ç©¶æ–¹æ³• 
æœ¬å­è¨ˆç•«çš„å‰äºŒï¦é‡å°æ¡ç”¨ wire 
bonding çš„ä¸‰ç¶­è…³ä½æŒ‡å®šèˆ‡ä¸‰ç¶­ä½ˆå±€è¦åŠƒäºŒ
å€‹ç ”ç©¶è­°é¡Œåˆ†åˆ¥ç ”ç™¼æœ‰æ•ˆçš„è§£æ±ºæ–¹æ³•ï¼Œæœ¬ï¦
ï¨ç‚ºç¬¬ä¸‰ï¦ï¼Œé™¤ï¦ºé‡å°é€™äºŒå€‹è­°é¡Œç¹¼çºŒç ”ç™¼
ï¤å¥½çš„æ–¹æ³•å¤–ï¼Œç”±æ–¼ TSV çš„æŠ€è¡“é€æ¼¸æˆç†Ÿï¼Œ
åŠ ä¸Šèˆ‡ wire bonding ç›¸è¼ƒèµ·ï¤­ï¼ŒTSV æŠ€è¡“å¯
é”æˆï¥§åŒæ™¶ç‰‡é–“é«˜å¯†ï¨çš„è¨Šè™Ÿï¦šæ¥èˆ‡å¤§å¹…
æå‡æ™¶ç‰‡é–“è³‡ï¦¾å‚³è¼¸çš„é »å¯¬ï¼Œå› æ­¤ä¹Ÿå°‡ç ”ç©¶
è­°é¡Œæ“´å±•è‡³æ¡ç”¨ TSV æŠ€è¡“çš„ä¸‰ç¶­ä½ˆå±€è¦åŠƒ
ä¸Šï¼Œé€™äº›ç ”ç©¶è­°é¡Œç°¡è¿°å¦‚ä¸‹ï¼š 
 
å•é¡Œä¸€ï¼šæ¡ç”¨æ‰“ç·šï¦šæ¥(wire bonding)çš„ä¸‰
ç¶­è…³ä½æŒ‡å®š(pad assignment)ã€‚åœ¨æ­¤å•é¡Œä¸­
æˆ‘å€‘å‡è¨­æ™¶ç‰‡çš„æ“ºæ”¾é †åºå·²çŸ¥(ç”±ä¸Šè€Œä¸‹çš„
æ™¶ç‰‡å¤§å°éå¢)ï¼Œæˆ‘å€‘çš„ç›®æ¨™æ˜¯å°‡æ¯å€‹æ™¶ç‰‡
ä¸Šé ˆå°å¤–ï¦šæ¥çš„è¨Šè™ŸæŒ‡å®šåˆ°é©ç•¶çš„ padï¼Œä½¿
å¾—å¯ä»¥é€é die-to-die ï¦šæ¥çš„ wire connection 
è¶Šå¤šè¶Šå¥½(è€Œç„¡æ³•ç›´æ¥ï¦šæ¥çš„è¨Šè™Ÿå‰‡å¿…é ˆç¶“
ç”± leadframe ï¤­å®Œæˆ)ï¼ŒåŒæ™‚é¿å…å¯èƒ½çš„æ‰“ç·š
ç›¸äº¤èˆ‡ç¸®çŸ­æ‰“ç·šé•·ï¨ã€‚ 
 
å•é¡ŒäºŒï¼šæ¡ç”¨æ‰“ç·šï¦šæ¥çš„ä¸‰ç¶­å›ºå®šé‚Šæ¡†ä½ˆå±€
è¦åŠƒ(fixed-outline floorplanning)ã€‚åœ¨æ­¤å•é¡Œ
ä¸­æˆ‘å€‘å‡è¨­æ™¶ç‰‡é–“çš„ä¸Šä¸‹æ“ºæ”¾é †åºã€å„æ™¶ç‰‡
çš„å›ºå®šé‚Šæ¡†ã€å„æ™¶ç‰‡å››å‘¨è…³ä½ä¸Šçš„è¨Šè™Ÿã€æ¯
å€‹ module æ‰€å±¬çš„æ™¶ç‰‡ã€module é–“çš„ï¦šç·šé—œ
ä¿‚ã€ä»¥åŠæ¯å€‹ module çš„ power desinity ç­‰è³‡
è¨Šï¨¦å·²ç¶“çµ¦å®šï¼Œæˆ‘å€‘çš„ç›®æ¨™æ˜¯æ±ºå®šæ¯å€‹
module åœ¨æ‰€å±¬æ™¶ç‰‡å…§çš„ä½ç½®ï¼ŒåŒæ™‚æ»¿è¶³å›ºå®š
é‚Šæ¡†èˆ‡æº«ï¨çš„é™åˆ¶ä»¥åŠç¸®çŸ­æ™¶ç‰‡å…§çš„ç·šï¤·
ï¦šç·šç¸½é•·ï¨ã€‚ 
 
å•é¡Œä¸‰ï¼šå…·è¨Šè™Ÿå’Œæ•£ç†±çŸ½é€šé“é…ç½®(signal 
and thermal TSV planning)è€ƒï¥¾çš„å›ºå®šé‚Šæ¡†
ä¸‰ç¶­æ™¶ç‰‡ä½ˆå±€è¦åŠƒã€‚åœ¨æ­¤å•é¡Œä¸­æˆ‘å€‘å‡è¨­æ™¶
ç‰‡çš„ï¥©ç›®å’Œæ™¶ç‰‡çš„å›ºå®šé‚Šæ¡†ï¨¦å·²ç¶“çŸ¥é“ï¼Œæˆ‘
å€‘çš„ç›®æ¨™æ˜¯æ±ºå®šæ¯å€‹ module æ‰€è¦é…ç½®çš„æ™¶
ç‰‡ä»¥åŠå…¶ä½ç½®ï¼Œä¸¦é©ç•¶åœ°é…ç½®è¨Šè™ŸåŠæ•£ç†±çš„
çŸ½é€šé“ï¼Œä½¿å¾—æ•´å€‹æ™¶ç‰‡çš„ç¹ç·šé•·ï¨èƒ½æœ€å°
åŒ–ï¼Œä¸”èƒ½æ»¿è¶³å›ºå®šé‚Šæ¡†å’Œæº«ï¨çš„é™åˆ¶ã€‚ 
 
å°æ–¼å•é¡Œä¸€ï¼Œæˆ‘å€‘èˆ‡å­è¨ˆç•«ä¸€å…±åŒç ”ç™¼
ï¥©å€‹æ–¹æ³•ã€‚ç¬¬ä¸€å€‹æ–¹æ³•æ˜¯æŠŠå•é¡Œè½‰åŒ–æˆ
minimum-cost maximum-flow [64]çš„å•é¡Œï¼Œæ­¤
æ–¹æ³•é›–åªèƒ½ç”¨åœ¨æ‰€æœ‰çš„è¨Šè™Ÿï¦šç·šï¨¦æœ‰ä¸€å€‹
pad å‡ºç¾åœ¨åŒä¸€å€‹ die (ç¨±ç‚º common die) ä¸Š
çš„ case æˆ–æ˜¯ï¥¸å±¤ die çš„ caseï¼Œä½†å¯ä»¥ä¿è­‰åœ¨
å¤šé …å¼æ™‚é–“å…§æ‰¾åˆ°æœ€ä½³è§£ï¼Œæˆ‘å€‘å°‡æ­¤æ–¹æ³•å‘½
åç‚ºMCMFã€‚ä»¥ä¸‹ç‚ºMCMFè§£æ±ºé€™äº› special 
cases çš„æ­¥é©Ÿ: 
1. å…ˆå»ºä¸€å€‹ flow network G = (V, E)ï¼ŒV æ˜¯
æ‰€æœ‰ nodes çš„é›†åˆï¼ŒE æ˜¯æ‰€æœ‰ edges çš„
é›†åˆã€‚æ¯å€‹ pad ï¨¦æ˜¯ä¸€å€‹åœ¨é›†åˆ V ï§¨
çš„ nodeã€‚å¦å¤–ï¼Œé‚„å¿…é ˆè¦æœ‰ä¸€å€‹ source 
node å’Œ sink node ï¼Œ ä»¥ åŠ L å€‹
intermediate nodes (L æ˜¯ die çš„å€‹ï¥©)ï¼Œ
åˆ†åˆ¥æ˜¯ m(1) ~ m(L)ã€‚åŒä¸€å€‹ die ä¸Šçš„
pad ä¹‹é–“ï¥§æœƒæœ‰ edge ç›¸ï¦šï¼Œæ‰€æœ‰åœ¨
common die ä¸Šçš„ pad æœƒå’Œå…¶å®ƒæ‰€æœ‰ die
ä¸Šçš„ padä¹‹é–“æœ‰æ¢ edgeç›¸ï¦šï¼Œé€™æ¢ edge
ä¸Šçš„ cost æ˜¯é€™ï¥¸ pad é–“çš„ï¦šç·šé•·ï¨ï¼Œ
capacity æ˜¯ 1ã€‚æ‰€æœ‰åŒä¸€å€‹ die ä¸Šçš„ pad
ï¨¦æœƒï¦šåˆ°åŒä¸€å€‹ intermediate nodeï¼Œï¥§
åŒ die ä¸Šçš„ pad æœƒï¦šåˆ°ï¥§åŒçš„ä¸€å€‹
intermediate nodeï¼Œå…¶æ‰€æœ‰çš„edgeçš„cost
ï¨¦æ˜¯ 0ï¼Œcapacity ï¨¦æ˜¯ 1ã€‚Common die
ä¸Šæ‰€æœ‰ pad ï¦šåˆ°çš„é‚£å€‹ intermediate 
node æœƒå’Œ source node ç›¸ï¦šï¼Œå…¶ edge çš„
cost æ˜¯ 0ï¼Œcapacity æ˜¯ kï¼Œå…¶å®ƒæ‰€æœ‰çš„
intermediate node æœƒå’Œ sink node ç›¸ï¦šï¼Œ
å…¶ edge çš„ cost ï¨¦æ˜¯ 0ï¼Œcapacity æ˜¯ k(i) 
(k(i)æ˜¯æœ‰ï¦šåˆ° die(i)çš„è¨Šè™Ÿï¥©ç›®ï¼Œdie(i)
ï¥§æ˜¯ common dieï¼Œæ‰€æœ‰ k(i)åŠ èµ·ï¤­æœƒç­‰
æ–¼ kï¼Œk æ˜¯æ‰€æœ‰è¨Šè™Ÿçš„ï¥©ç›®)ã€‚ 
2. æ‰¾ G çš„ ä¸€ å€‹ minimum-cost 
maximum-flowï¼Œå†æ ¹æ“šæ­¤ flowæ±‚å‡º pad 
assignment çš„è§£ã€‚ 
 
ç¬¬äºŒå€‹æ–¹æ³•æ˜¯å…ˆå°‡æˆ‘å€‘çš„å•é¡Œè½‰æ›æˆ
ä¸€å€‹ï§ä¼¼ channel routing çš„å•é¡Œï¼Œä¸¦ä¿®æ”¹ left 
edge algorithm [63] ï¤­æ±‚è§£ï¼Œæœ€å¾Œå†ç”¨ integer 
linear Program (ILP) [51]çš„æ–¹æ³•å»æŠŠå‰©ä¸‹çš„
è¨Šè™ŸæŒ‡å®šåˆ°é©ç•¶çš„ padï¼Œæ­¤æ–¹æ³•å¯ä»¥å¥—ç”¨åœ¨
æ‰€æœ‰çš„ cases ä¸Š(å³é©ç”¨æ–¼ general case)ï¼Œä½†æ˜¯
ï¥§èƒ½ä¿è­‰æ‰¾åˆ°çš„è§£æ˜¯æœ€ä½³è§£ï¼Œæˆ‘å€‘å°‡æ­¤æ–¹æ³•
å‘½åç‚º MLE+ILPï¼Œå…¶æ­¥é©Ÿå¦‚ä¸‹: 
1. æŠŠæ¯å€‹ die çš„å››é‚Šï¨¦å±•é–‹æˆä¸€é‚Šã€‚ 
2. æ±ºå®šå¯ä¾› die-to-die wire connection çš„
track ï¥©(æ¯å€‹ track ç”±ï¥§åŒ die ä¸Šçš„ pad
ï¦šæ¥å½¢æˆ)ï¼Œä½†ï¥§æ˜¯æ‰€æœ‰çš„ track ï¨¦ç­‰
é•·ï¼Œè€Œ track çš„é•·ï¨å’Œ die çš„ï¥©ï¥¾æœ‰é—œã€‚
å‡è¨­æœ‰ n å€‹ die å †ç–Šåœ¨ä¸€èµ·ï¼Œé‚£ track
å¯èƒ½çš„é•·ï¨æ˜¯ n-1 åˆ° 1ï¼Œé€™æ˜¯å’ŒåŸæœ¬
channel routing å•é¡Œï¥§ä¸€æ¨£ä¹‹è™•ã€‚  
3. ä¿®æ”¹ left edge algorithm ï¤­æ±ºå®šå“ªäº›è¨Š
è™Ÿï¦šç·šå°‡æ”¾ç½®åœ¨æ­¥é©Ÿ 2 ç”¢å‡ºçš„ tracks
ä¸Šï¼Œå†æŠŠé€™äº›è¨Šè™ŸæŒ‡å®šçµ¦å°æ‡‰çš„ padsã€‚
æ¯æ±ºå®šä¸€å€‹è¨Šè™Ÿï¦šç·šæ”¾åœ¨å“ªäº› pads ä¸Š
å¾Œï¼Œè¦å»æª¢æŸ¥æ­¤ï¥¸å€‹ pads é–“é‚„æœ‰æ²’æœ‰
ç©ºé–“å¯ä»¥æ”¾è¨Šè™Ÿï¦šç·šï¼Œå¦‚æœæœ‰ï¼Œå°±ç”¢ç”Ÿ
ç›¸å°æ‡‰ç©ºé–“å¤§å°çš„ track åˆ°åŸï¤­æ‰€æœ‰
tracks çš„å¾Œé¢ã€‚ 
4. æŠŠ pads åˆ†é…å›æ‰€å±¬ die çš„æŸä¸€é‚Šï¼Œè¨Šè™Ÿ
 6
Mb ä¸” Ma çš„ power density å°æ–¼ Mb çš„
power densityï¼Œä½† Ma å’Œ Mb çš„é¢ç©ï¥§
å¯ä»¥å·®å¤ªå¤šï¼Œå› ç‚ºå¦‚æœå·®å¤ªå¤šï¼Œäº¤æ›ä¹‹
å¾Œå¾ˆå¯èƒ½æœƒä½¿ floorplan çš„çµæœè®Šæˆï¥§
æ»¿è¶³ fixed-outline çš„é™åˆ¶ï¼›å¦‚æœæœ‰æ‰¾åˆ°
Ma å’Œ Mbï¼Œå°±å°‡ Ma å’Œ Mb ä½ç½®äº¤æ›ã€‚ 
 
æˆ‘å€‘å°‡ä¸Šè¿°è§£æ±ºå•é¡ŒäºŒçš„æ–¹æ³•å‘½åç‚º 
3DIMF-Tï¼Œç›¸é—œçš„ç ”ç©¶æˆæœå·²ç™¼è¡¨æ–¼ 2010
ï¦çš„ GLSVLSIï¼Œè©³ç´°çš„å…§å®¹è«‹ï¥«é–±[67]ã€‚ 
 
 å°æ–¼å•é¡Œä¸‰ï¼Œæˆ‘å€‘å…ˆæå‡ºä¸€å€‹åªè€ƒæ…®
signal TSV çš„å¤§å°èˆ‡é…ç½®çš„ï¥¸éšæ®µä½ˆå±€è¦åŠƒ
æ–¹æ³•ï¼Œæ­¤æ–¹æ³•èˆ‡å­è¨ˆç•«ä¸‰å…±åŒç ”ç™¼å®Œæˆã€‚ 
ç¬¬ä¸€å€‹éšæ®µä½¿ç”¨ SA ç‚ºåŸºç¤çš„æ¼”ç®—æ³•ï¼Œ
åœ¨é€™å€‹éšæ®µï¼Œæ±ºå®šæ¯ä¸€å€‹ module çš„ä½ç½®ï¼Œ
åœ¨é€™ï§¨æˆ‘å€‘ä½¿ç”¨åºï¦œå°(sequence pair)[42]ï¤­
è¡¨ç¤º floorplanï¼Œæ¯ä¸€å±¤æ™¶ç‰‡ä¸Šï¨¦æœ‰å°æ‡‰çš„åº
ï¦œå°ã€‚æˆ‘å€‘ä¸»è¦é‹ç”¨ä¸‹ï¦œä¸‰ç¨®æ“¾å‹•æ–¹å¼ï¤­ç”¢
ç”Ÿ floorplan candidateï¼š(1) éš¨æ©ŸæŒ‘é¸æŸï¥¸å€‹
modules äº’æ›ï¼Œæˆ–æ˜¯æŒ‘é¸æŸå€‹ module ç§»å‹•åˆ°
åˆ¥çš„ä½ç½®ã€‚(2) æ‰¾å‡ºé¢ç©æ¯”è¼ƒæ“æ“ çš„å±¤ï¼Œå°‡
å…¶ä»»ä¸€moduleç§»å‹•åˆ°é¢ç©æ¯”è¼ƒé¬†æ•£çš„å±¤ã€‚(3) 
æŒ‘é¸ä¸€å€‹è² é¬†å¼›ï¨ (slack) çš„ module( è©²
module ä½æ–¼è®“ floorplan çš„é‚Šæ¡†è¶…å‡ºé™åˆ¶çš„
ï¤·å¾‘ä¸Š)ï¼Œç§»å‹•åˆ°ä¸€å€‹æ­£é¬†å¼›ï¨çš„ module
æ—ï¼Œæˆ–æ˜¯èˆ‡å®ƒäº’æ›ã€‚æ±ºå®š module ä½ç½®å¾Œï¼Œ
æ¥è‘—è¦åŸ·ï¨ˆ signal TSV çš„é…ç½®ï¼Œé€™ï§¨åˆ†ç‚ºï¥¸
å€‹ç­–ï¥¶ï¼Œæœƒå› ç‚º SA æº«ï¨çš„é«˜ä½è€Œé¸æ“‡ï¥§åŒ
çš„ç­–ï¥¶ã€‚åœ¨æ—©æœŸ SA æº«ï¨è¼ƒé«˜çš„æ™‚å€™ï¼Œæ¡ç”¨
é€Ÿï¨å¿«ä¸”è¼ƒï¥§ï¨æº–çš„æ©Ÿï¥¡æ–¹å¼ï¤­é…ç½® signal 
TSVï¼Œç­‰åˆ° SA æº«ï¨è¼ƒä½ï¼Œæ‰é¸æ“‡ç”¨é€Ÿï¨æ…¢
ä½†è¼ƒï¨ç¢ºçš„é…ç½®ç­–ï¥¶ã€‚signal TSV é…ç½®çµæŸ
å¾Œï¼Œæˆ‘å€‘æœƒä¾æ“šæˆæœ¬å‡½ï¥©(åŒ…å«é¢ç©ã€ï¦šç·šé•·
ï¨ã€æ™¶ç‰‡æœ€é«˜æº«ï¨ã€é•å fix-outline çš„ penalty
ç­‰)ï¤­è©•ä¼°æ¯å€‹ floorplan candidate ä¹‹å¥½å£ä¸¦
æ±ºå®šæ˜¯å¦æ¥å—ã€‚ 
ç¬¬äºŒéšæ®µå‰‡æ˜¯å°‡ç¬¬ä¸€éšæ®µç”¢ç”Ÿçš„ä½ˆå±€
è¦åŠƒçµæœ(å« signal TSV é…ç½®)é€²ä¸€æ­¥æ”¹å–„ï¼Œ
é‹ç”¨ minimum-cost maximum flow çš„æŠ€è¡“ï¼Œ
é‡å° signal TSV æ–¼ç¾æœ‰ä¹‹ç©ºç™½ç©ºé–“(white 
space)é‡æ–°é…ç½®ï¼Œä»¥æœŸè®“ç¸½ç¹ç·šé•·ï¨èƒ½å¤ å†
çŸ­ã€‚ 
ä¸Šè¿°æ–¹æ³•çš„ç ”ç©¶æˆæœå·²ç™¼è¡¨æ–¼ 2010 ï¦
çš„ ICGCSã€ä»¥åŠå³å°‡ç™¼è¡¨æ–¼ IEEE TVLSIï¼Œ
è©³ç´°çš„å…§å®¹è«‹ï¥«é–±[73ã€74]ã€‚ 
ç‚ºï¦ºå°‡ thermal TSV çš„é…ç½®ä¹Ÿç´å…¥è€ƒæ…®
ä»¥é€²ä¸€æ­¥ï¨‰ä½æ™¶ç‰‡æº«ï¨ï¼Œæˆ‘å€‘å°‡ä¸Šè¿°åªè€ƒæ…®
signal TSV é…ç½®çš„æ–¹æ³•åŠ ä»¥ä¿®æ”¹å¦‚ä¸‹ï¼š(1) æ–¼
ç¬¬ä¸€éšæ®µä¸­ï¼Œå°‡ç›®å‰ module å’Œ signal TSV
é…ç½®å¾Œçš„çµæœåšæº«ï¨åˆ†æï¼Œæˆ‘å€‘æ¡ç”¨[69]æ‰€
æå‡ºçš„å…§æ’æ³•ä¼°ç®—ï¼Œä¾æ“šå¾—åˆ°çš„æº«ï¨å’Œé‚Šæ¡†
çš„è³‡è¨Šæ±ºå®šæ˜¯å¦é€²ï¨ˆ thermal TSV çš„é…ç½®ã€‚
æˆ‘å€‘æ¡ç”¨[70]æå‡ºçš„å‚ç›´é…ç½®æ³•ï¼Œå°æ¯å€‹è¼ƒ
ç†±çš„ tile stack ä¼°ç®—æ‰€éœ€çš„ thermal TSV ï¥©
ï¥¾ï¼Œä»¥ä½¿æ•´å€‹æ™¶ç‰‡çš„æº«ï¨èƒ½æ»¿è¶³æœ€é«˜æº«ï¨çš„
é™åˆ¶ã€‚ç•¶è¦é…ç½®çš„ thermal TSV æ‰€éœ€çš„ç©ºç™½
ç©ºé–“ï¥§è¶³æ™‚ï¼Œæˆ‘å€‘é‹ç”¨ï§ä¼¼[71]çš„ç·šæ€§è¦åŠƒ
æ–¹æ³•ï¤­èª¿æ•´ç©ºç™½ç©ºé–“ï¼Œä»¥ï§ï¤å¤š thermal TSV
çš„æ’å…¥ã€‚(2) åœ¨ç¬¬äºŒéšæ®µä¸­ï¼Œ é‹ç”¨ä¸€å€‹ï¥¶å¾®
ï¥§åŒçš„ minimum-cost maximum flow æŠ€è¡“ï¼Œ
é‡å° signal TSV çš„ä½ç½®åšé€²ä¸€æ­¥åœ°æ”¹é€²ï¼Œè®“
ç¸½ç¹ç·šé•·ï¨èƒ½å¤ å†ï¤å°ï¼Œä¸”å–ä»£åŸæœ‰çš„
thermal TSV æˆç‚º signal TSVï¼Œä»¥æ¸›å°‘æœ€å¾Œæ‰€
éœ€çš„ TSV ç¸½ï¥©ã€‚ 
 
ï® çµæœèˆ‡è¨ï¥ 
ï¬ å•é¡Œä¸€ 
é‡å°å•é¡Œä¸€æ‰€ç ”ç™¼çš„æ–¹æ³•ï¼Œæˆ‘å€‘ç”¨ C++
èªè¨€å¯¦ä½œï¼Œè€Œå·¥ä½œå¹³å°ç‚º Linuxï¼Œä¸¦éš¨æ©Ÿç”¢
ç”Ÿ test cases ï¤­æ¸¬è©¦æˆ‘å€‘çš„æ–¹æ³• ï¼Œæˆ‘å€‘ç”¨
CPLEX [65]å»è§£ ILP å•é¡Œï¼Œç”¨ LEDA [66]å»
è§£ minimum-cost maximum-flow å• é¡Œ ã€‚
MCMF é‡å°åªæœ‰ 2 å€‹ dies çš„ special case æ‰€
å¾—åˆ°çš„çµæœï¦œåœ¨è¡¨æ ¼ä¸€ï¼ŒMLE+ILP é‡å°
general case æ‰€å¾—åˆ°çš„çµæœï¦œåœ¨è¡¨æ ¼äºŒï¼Œæˆ‘å€‘
çš„æ¯”è¼ƒå°è±¡æ˜¯ç›´æ¥è·‘ ILP çš„æ–¹æ³• (ç¨±ç‚º
ILP)ï¼Œè©²æ–¹æ³•çš„åŸ·ï¨ˆæ™‚é–“ä¸Šé™è¨­ç‚º 10,000
ç§’ã€‚ç”±è¡¨æ ¼ä¸€ã€äºŒå¯çœ‹å‡ºæˆ‘å€‘çš„æ–¹æ³•ï¨¦å¯ä»¥
åœ¨å¹¾ç§’çš„æ™‚é–“å…§è·‘å‡ºçµæœï¼Œè€Œå“è³ª(å³ï¦šç·šé•·
ï¨ WL)èˆ‡ ILP ä¸€æ¨£æˆ–åªå·®ï¥§åˆ°ç™¾åˆ†ä¹‹ä¸€ï¼Œä½†
ILP æ–¹æ³•å°å¤§å¤šï¥©çš„ cases ï¨¦ç„¡æ³•è·‘å‡ºçµ
æœï¼ŒåŸå› æ˜¯å› ç‚ºè®Šï¥©å¤ªå¤šä½¿å¾—è¨˜æ†¶é«”ï¥§å¤ 
ç”¨ã€‚ 
å¦å¤–ï¼Œç‚ºï¦ºæ¯”è¼ƒæˆ‘å€‘ç ”ç™¼çš„ iMCMF èˆ‡
MLE+ILP æ–¹æ³•ï¼Œæˆ‘å€‘é¡å¤–å†éš¨æ©Ÿç”¢ç”Ÿ 11 å€‹
test cases (å³ case11 ~ case20)ï¼Œçµæœï¦œåœ¨è¡¨æ ¼
ä¸‰(å‰é¢ 9 å€‹ test cases ï¤­è‡ªæ–¼è¡¨æ ¼äºŒçš„ 9 å€‹
cases)ã€‚æˆ‘å€‘ç™¼ç¾ iMCMF åœ¨æ‰€æœ‰çš„ test cases
ä¸‹ï¨¦èƒ½ç”¢ç”Ÿè¼ƒçŸ­çš„ï¦šç·šé•·ï¨ï¼Œå¹³å‡å¯æ¸›å°‘ç´„
2.5%çš„é•·ï¨ï¼Œæ‰€èŠ±çš„åŸ·ï¨ˆæ™‚é–“å‰‡èˆ‡ MLE+ILP
äº’æœ‰å‹è² ã€‚å¦å¤–é‡å° Case 11ï¼ŒMLE+ILP ç„¡
æ³•æ‰¾åˆ°ä¸€çµ„åˆæ³•çš„è…³ä½æŒ‡å®šçµæœ(æ–¼è¡¨æ ¼ä¸‰
ä¸­ä»¥ N/A è¡¨ç¤º)ï¼Œä½† iMCMF å¯ä»¥åœ¨ï¥§åˆ° 0.1
ç§’çš„æ™‚é–“å…§æ‰¾åˆ°ã€‚  
ç›®å‰æˆ‘å€‘ä¹Ÿæ­£èˆ‡ç¾åœ‹ Purdue å¤§å­¸çš„
Cheng-Kok Koh æ•™æˆåˆä½œä¸¦ç ”ç©¶å¦‚ä½•ä¿®æ”¹
ILP æ–¹æ³•ä½¿å…¶åŸ·ï¨ˆæ™‚é–“èƒ½å¤§å¹…ç¸®çŸ­ï¼ŒåŒæ™‚ç”¢
å‡ºçš„è…³ä½æŒ‡å®šçš„çµæœå“è³ªèƒ½è¼ƒ iMCMF å¥½ï¼Œ
è€ƒæ…®çš„æ–¹å‘æ˜¯å°‡è…³ä½æŒ‡å®šå•é¡Œåˆ†ï§æˆåªæœ‰
ä¸‰å€‹ dies èˆ‡è¶…éä¸‰å€‹ dies äºŒç¨®æƒ…æ³ï¼Œä¸¦åˆ†åˆ¥
ç ”ç™¼æœ€ä½³åŠå¿«é€Ÿçš„è¿‘ä¼¼è§£æ³•ï¼Œåˆæ­¥å¯¦é©—çµæœ
é¡¯ç¤ºæ­¤æ–¹å‘æ‡‰å…·å¯ï¨ˆæ€§ã€‚ 
ï¬ å•é¡ŒäºŒ 
é‡å°å•é¡ŒäºŒæ‰€ç ”ç™¼çš„æ–¹æ³• 3DIMF-Tï¼Œ
 8
 
äº”ã€ ï¥«è€ƒæ–‡ç» 
[1] L. Golick, J. Goodelle, and T. Shilling, 
â€œSiP Modules Call for Right Blend of 
Tech,â€ EE Times, 2004. 
[2] A. W. Lin, â€œTaiwan Foundry for 
System-In-Package (SIP),â€ Proc. Asia 
and South Pacific Design Automation 
Conference, pp. 197-204, 2000. 
[3] S. J. Mihelcic, â€œPackage Can Be 
Integration Platform,â€ EE Times, 2004. 
[4] C. S. Mitchell, and C. White, â€œSiPs: 
Intelligent Partitioning and Integration 
for Todayâ€™s Electronics,â€ EE Times, 
2004. 
[5] S. K. Pienimaa, J. Miettinen, and E. 
Ristolainen, â€œStacked Modular 
Packageâ€, IEEE Transactions on 
Advanced Packaging, Vol. 27, No. 3, 
pp. 461-466, 2004. 
[6] S. K. Lim â€œPhysical Design for 3D 
System on Package,â€ IEEE Design & 
Test of Computers, Vol. 22, No. 6, pp. 
532-539, 2005. 
[7] R. Tummala, â€œSOP: What is it and 
why? A New Microsystem-integration 
Convergent Systems of The Next 
Decade,â€ IEEE Transactions on 
Advanced Packaging, vol. 27, no. 2, pp. 
241-249, May 2004. 
[8] W. R. Davis, J. Wilson, S. Mick, J. Xu, 
H. Hua, C. Mineo, A. M. Sule, M. 
Steer, and P. D. Franzon, 
â€œDemystifying 3D ICs: The Pros and 
Cons of Going Vertical,â€ IEEE Design 
& Test of Computers, Vol. 22, No. 6, 
pp. 498-510, 2005. 
[9] S. Islam, â€œOvercoming the Technical 
Challenges of System-in-Package 
(SiP),â€ EE Times, 2004. 
[10] J. Miettinen, M. Mantysalo, K. Kaija, 
and E. O. Ristolainen, â€œSystem Design 
Issues for 3D System-in-Package 
(SiP),â€ Proc. Electronic Components 
and Technology Conference, Vol. 1, pp. 
610-615, 2004. 
[11] R. Wilson, â€œSiPs from Good SoC 
Alternative, but Designer Beware,â€ EE 
Times, 2004. 
[12] S. Dhamdhere, N. Zhou, and T.-C. 
Wang, â€œModule Placement with 
Pre-Placed Modules Using the Corner 
Block List Representation,â€ Proc. 
International Symposium on Circuits 
and Systems, Vol. 1, pp. 349-352, 
2002. 
[13] Y.-H. Jiang, J. Lai, and T.-C. Wang, 
â€œModule Placement with Pre-Placed 
Modules Using the B*-Tree 
Representation,â€ Proc. International 
Symposium on Circuits and Systems, 
Vol. 5, pp. 347-350, 2001. 
[14] Y.-C. Chang, Y.-W. Chang, G.-M. Wu, 
and S.-W. Wu, â€œB*-trees: A New 
Representation for Non-slicing 
Floorplans,â€ Proc. Design Automation 
Conference, pp. 458-463, 2000. 
[15] H. H. Murata, K. Fujiyoushi, and M. 
Kaneko, â€œVLSI/PCB Placement with 
Obstacles based on Sequence-pair,â€ 
Proc. International Symposium on 
Physical Design, pp. 26-31, 1997. 
[16] F. Y. Young and D. F. Wong, â€œSlicing 
Floorplans with Pre-placed Modules,â€ 
Proc. International Conference on 
Computer-Aided Design, pp. 252-258, 
1998. 
[17] F. Y. Young and D. F. Wong, â€œSlicing 
floorplans with Range Constraints,â€ 
Proc. International Symposium on 
Physical Design, pp. 97â€“102, 1999. 
[18] J. Lai, M.-S. Lin, T.-C. Wang and, L.-C. 
Wang, â€œModule Placement with 
Boundary Constraints Using the 
Sequence-Pair Representation,â€ Proc. 
Asia and South Pacific Design 
Automation Conference, pp. 515-520, 
2001. 
[19] E.-C. Liu, T.-H. Lin, and T.-C. Wang, 
â€œOn Accelerating Slicing Floorplan 
Design with Boundary Constraints,â€ 
Proc. International Symposium on 
Circuits and Systems, Vol. 3, pp. 
339-402, 2000. 
[20] E.-C. Liu, M.-S. Lin, J. Lai, and T.-C. 
Wang, â€œSlicing Floorplan Design with 
Boundary-Constrained Modules,â€ Proc. 
International Symposium on Physical 
Design, pp. 124-129, 2001. 
[21] Y. Ma, S. Dong, X. Hong, Y. Cai, C.-K. 
Cheng, and J. Gu, â€œVLSI 
Floorplanning with Boundary 
Constraints based on Corner Block 
List,â€ Proc. Asia and South Pacific 
Design Automation Conference, pp. 
509â€“514, 2001. 
[22] F. Y. Young, D. F. Wong, and H. H. 
Yang, â€œSlicing Floorplans with 
Boundary Constraints,â€ IEEE 
Transactions on Computer-Aided 
Design of Integrated Circuits and 
Systems, Vol. 18, pp. 1385â€“1389, 
1999. 
[23] X. Tang and D. F. Wong, 
â€œFloorplanning with Alignment and 
Performance Constraints,â€ Proc. 
Design Automation Conference, pp. 
848â€“853, 2002. 
[24] F. Y. Young, H. H. Yang, and D. F. 
 10
[44] J.-M. Lin, and Y.-W. Chang, â€œTCG: A 
Transitive Closure Graph Based 
Representation for Non-slicing 
Floorplans,â€ Proc. Design Automation 
Conference, pp. 764-769, 2001. 
[45] S. Liao, M. A. Lopez, and D. Mehta, 
â€œConstrained Polygon Transformations 
for Incremental Floorplanning,â€ ACM 
Transactions on Design Automation of 
Electronic Systems, 2001. 
[46] Y. Feng, D. Mehta, and H. Yang, 
â€œConstrained Floorplanning Using 
Network Flows,â€ IEEE Transactions 
on Computer-Aided Design of 
Integrated Circuits and Systems, 2004. 
[47] S. N. Adya and I. L. Markov, 
â€œFixed-Outline Floorplanning through 
Better Local Search,â€ Proc. 
International Conference on Computer 
Design, pp. 328-334, 2001. 
[48] T.-C. Chen and Y.-W. Chang, 
â€œModern Floorplanning based on Fast 
Simulated Annealing,â€ Proc. 
International Symposium on Physical 
Design, pp. 104-112, 2005. 
[49] T.-C. Chen, Y.-W. Chang, and C.-C. 
Lin, â€œIMF: Interconnect-driven 
Multilevel Floorplanning for 
Large-scale Building-module 
Designs,â€ Proc. International 
Conference on Computer-Aided 
Design, pp. 159-164, 2005. 
[50] K. Balakrishnan, V. Nanda, S. Easwar, 
and S. K. Lim, â€œWire Congestion and 
Thermal Aware 3D Global Placement,â€ 
Proc. Asia and South Pacific Design 
Automation Conference, pp. 
1131-1134, 2005. 
[51] R. J. Vanderbei, Linear Programming: 
Foundations and Extensions, Springer, 
2007. 
[52] J. Minz, E. Wong, and S. K. Lim, 
â€œMulti-layer Floorplanning for 
Reliable System-on-Package,â€ Proc. 
International Symposium on Circuits 
and Systems, p69-72, 2004. 
[53] P. H. Shiu, R. Ravichandran, S. Easwar, 
and S. K. Lim, â€œReliability-aware 
Floorplanning for 3D Circuits,â€ Proc. 
International SOC Conference, pp. 
81-82, 2005. 
[54] Y. Deng and W. P. Maly, 
â€œInterconnect Characteristics of 2.5-D 
System Integration Scheme,â€ Proc. 
International Symposium on Physical 
Design, pp. 171-175, 2001. 
[55] K. Bazargan, R. Kastner, and M. 
Sarrafzadeh, â€œ3D Floorplanning: 
Simulated Annealing and Greedy 
Placement Methods for Reconfigurable 
Computing System,â€ Journal of Design 
Automation for Embedded System, 
2000. 
[56] J. Cong, J. Wei, and Y. Zhang, â€œA 
Thermal-Driven Floorplanning 
Algorithm for 3D ICs,â€ Proc. 
International Conference on 
Computer-Aided Design, pp. 306-313, 
2004. 
[57] P. H. Yu, C. L. Yang, and Y. W. 
Chang, â€œTemporal Floorplanning using 
the T-tree Formulation,â€ Proc. 
International Conference on 
Computer-Aided Design, 2004. 
[58] Z. Li, X. Hong, Q. Zhou, Y. Cai, J. 
Bian, H. Yang, P. Saxena, and V. 
Pitchumani, â€œA Divide-and-Conquer 
2.5-D Floorplanning Algorithm Based 
on Statistical Wirelength Estimation,â€ 
Proc. International Symposium on 
Circuits and Systems,  pp. 6230-6233, 
2005. 
[59] T. Yan, Q Dong, Y. Takashima, and Y. 
Kajitani, â€œHow Does Partitioning 
Matter for 3D Floorplanning?,â€ Proc. 
Great Lake Symposium on VLSI, pp. 
73-78, 2006. 
[60] J. Hu, Y. Shin, N. Dhanwada, and R. 
Marculescu, "Architecting Voltage 
Islands in Core-based 
System-on-a-Chip Designs," Proc. 
International Symposium on Low 
Power Electronics and Design, pp. 
180-185, 2004. 
[61] W. L. Hung, G. M. Link, Y. Xie, N. 
Vijaykrishnan, N. Dhanwada, and J. 
Conner, â€œTemperature-Aware Voltage 
Islands Architecting in 
System-on-Chip Design,â€ Proc. 
International Conference on Computer 
Design, pp. 689-696, 2005. 
[62] W.-P. Lee, H.-Y. Liu, and Y.-W. 
Chang, â€œVoltage Island Aware 
Floorplanning for Power and Timing 
Optimization,â€ Proc. International 
Conference on Computer-Aided 
Design, pp. 389-394, 2006. 
[63] A. Hashimoto and J. Stevens â€œWire 
routing by optimizing channel 
assignment within large apertures,â€ 
DAC, 1971. 
[64] R. K. Ahuja, T. L. Magnanti, and J. B. 
Orlin, Network Flows: Theory, 
Algorithms, and Applications. 
Prentice-Hall, 1993. 
[65] CPLEX. [Online]. Available: 
http://www.ilog.com 
[66] LEDA package. [Online]. Available: 
http://www.algorithmicsolutions.com 
[67] D.-Y. Liu, W.-K. Mak, and T.-C. Wang, 
 12
è¡¨æ ¼ä¸€ï¼šMCMF èˆ‡ ILP æ–¹æ³•çš„çµæœæ¯”è¼ƒ;â€œ-ï¼‚è¡¨ç¤ºè¨˜æ†¶é«”ï¥§å¤  
 
MCMF 
 
ILP 
 
# of  
dies 
 
# of 
wires 
 
# of 
pads 
WL(um) Time(s) WL(um) Time(s) 
2 40 96 7181.96 <0.01 7181.96 0.31 
2 80 176 14363.92 <0.01 14363.92 4.48 
2 160 336 28727.84 0.04 28727.84 103.7 
2 240 496 43091.76 0.07 - - 
2 320 656 57455.68 0.13 - - 
2 400 816 71819.60 0.20 - - 
2 480 976 86183.52 0.27 - - 
2 640 1296 114911.35 0.52 - - 
2 800 1616 143639.19 0.92 - - 
 
 
è¡¨æ ¼äºŒï¼šMLE+ILP èˆ‡ ILP çµæœæ¯”è¼ƒ;â€œ-ï¼‚è¡¨ç¤ºè¨˜æ†¶é«”ï¥§å¤  
 
MLE+ILP 
 
ILP 
 
# of 
dies 
 
# of 
wires 
 
# of  
Pads 
WL(um) Time(s) WL(um) Time(s) 
4 160 352 50580.14 0.02 49972.38 161.55 
4 320 672 98656.11 0.15 - - 
4 640 1312 196248.85 7.65 - - 
5 160 340 54256.06 0.01 54122.13 10000 
5 320 660 110619.77 0.03 - - 
5 640 1300 224237.89 0.08 - - 
6 160 336 58303.69 0.03 58056.77 10000 
6 320 672 127335.97 0.75 - - 
6 640 1296 271759.95 6.71 - - 
 
 14
 
è¡¨æ ¼ï§‘ï¼šSTSV-aware èˆ‡ STSV-unaware çš„çµæœæ¯”è¼ƒ 
STSV-aware STSV-unaware 
#tier circuit S.Rate avg WL avg #TSV
runtime 
(s) S.Rate avg WL
avg 
#TSV 
avg 
runtime(s)
3 ami33 100% 47731 97.2 41.17 30% 60438 132.5 1.82 
3 ami49 100% 690825 361.2 172.92 90% 890588 443.5 5.51 
3 n100 100% 165825 833.2 1195.51 80% 157480 888.8 22.68 
3 n200 100% 310924 1509.1 7720.45 0% 339768 1689.5 87.38 
3 n300 100% 424585 1899.7 21155.10 0% 440954 2019.3 159.02 
4 ami33 100% 45179 141.0 42.46 50% 60772 174.7 2.00 
4 ami49 90% 585804 435.6 184.63 70% 773076 505.4 4.80 
4 n100 100% 148748 1171.4 1306.39 90% 165940 1290.5 23.38 
4 n200 100% 291091 2179.0 8237.10 0% 367602 2431.5 94.45 
4 n300 100% 391694 2730.6 21450.50 10% 448905 2865.0 234.12 
 avg 0.99 1 1  0.42 1.177 1.168  
 
 
è¡¨æ ¼ä¸ƒï¼šSTSV-aware+TTSV-aware èˆ‡ STSV-aware+TTSV-unaware çš„çµæœæ¯”è¼ƒ 
STSV-aware+TTSV-aware STSV-aware+TTSV-unaware #tier circuit S.Rate avg WL avg #TSV S.Rate avg WL avg #TSV 
3 n100 100% 196182.40 1602.20 100% 235219.40 1243.00 
3 n200 100% 382196.20 1613.00 100% 440237.20 1708.60 
3 n300 100% 495912.00 2320.33 100% 620901.00 2444.67 
4 n100 20% 203504.83 2328.00 0% 235757.80 2952.80 
4 n200 100% 396646.60 2383.20 100% 455054.20 2449.60 
4 n300 100% 536297.67 3891.00 100% 612350.00 3011.33 
 avg 0.87 1 1 0.83 1.175 0.993 
ï¥æ–‡ç™¼è¡¨å ´æ¬¡ï¼šã€ŒAdvances in Routingã€ï¼Œè©²å ´æ¬¡å®‰æ’ 4 ç¯‡ï¥æ–‡é€²ï¨ˆæœ€æ–°çš„ç›¸
é—œæŠ€è¡“æˆæœå ±å‘Šã€‚ 
é™¤ï¦ºäºŒå¤©åŠçš„è­°ç¨‹å¤–ï¼Œå¤§æœƒé‚„åœ¨å‰ä¸€å¤©å®‰æ’å­¸ç”Ÿçš„ç¨‹å¼è¨­è¨ˆæ¯”è³½
(CADathlon)ã€ä»¥åŠç¬¬å››å¤©éœ€å¦å¤–ç¹³è²»ï¥«åŠ çš„ Colocated Workshopsã€‚å€¼å¾—ä¸€
æçš„æ˜¯åœ¨ç¨‹å¼è¨­è¨ˆæ¯”è³½éƒ¨åˆ†ï¼Œæ¦®ç²ç¬¬ä¸€åçš„éšŠä¼ï¤­è‡ªå°ç£ï¼Œé€™ä¹Ÿæ˜¯å°ç£å­¸
ç”Ÿï¥«èˆ‡æ­¤ä¸€ç«¶è³½ä»¥ï¤­ç¬¬äºŒæ¬¡æ‹¿åˆ°å† è»ã€‚è‡³æ–¼å¤§æœƒå®‰æ’çš„ Receptions å‰‡åœ¨ç¬¬
ä¸€å¤©èˆ‡ç¬¬äºŒå¤©çš„æ™šä¸Šèˆ‰è¾¦ï¼Œç­†è€…ä¹Ÿæ–¼é€™äº›å ´åˆå’Œä¸€äº›åœ‹å…§å¤–çš„ï¤´æœ‹å‹ã€æ–°
æœ‹å‹äº¤è«‡ä¸¦åˆ†äº«ç ”ç©¶å¿ƒå¾—ã€‚  
ç­†è€…æ–¼å‡ºå¸­ ICCAD ä¹‹å¾Œï¼Œæ¥è€…æ–¼ 11 æœˆ 5 æ—¥ï¥«åŠ  ISPD (International 
Symposium on Physical Design)çš„è­°ç¨‹å§”å“¡æœƒæœƒè­°(Technical Program 
Committee Meeting)ï¼Œè©²æœƒè­°èˆ‡ ICCAD åŒä¸€åœ°é»èˆ‰ï¨ˆï¼Œç‚ºæœŸä¸€å¤©ï¼Œä»»å‹™æ˜¯
å¾ 62 ç¯‡æŠ•ç¨¿ï¥æ–‡ä¸­é´é¸ï¥æ–‡ï¼Œæ’å…¥ 2010 ï¦çš„å¤§æœƒè­°ç¨‹ã€‚è­°ç¨‹å§”å“¡æœƒæœƒè­°
å¾ç•¶å¤©ä¸Šåˆ 8 æ™‚ 30 åˆ†é–‹å§‹é€²ï¨ˆï¼Œä¸€ç›´åˆ°ä¸‹åˆæ¥è¿‘ 5 é»æ™‚ï¼Œæ‰å®Œæˆå¯©æŸ¥ä¸¦
å¾ä¸­é¸å‡º 22 ç¯‡ï¥æ–‡ã€‚     
  ç­†è€…æ–¼ï¥«åŠ ICCADæœŸé–“ï¼Œè—‰ç”±ï¦°è½Keynote Addressã€Panelã€Tutorialsã€
Special Sessionsèˆ‡ï¥æ–‡ç™¼è¡¨ï¼Œï¤åŠ ï¦ºè§£åœ‹éš›ä¸Šçš„ç ”ç©¶ç¾æ³åŠæœªï¤­ç™¼å±•è¶¨
å‹¢ï¼Œå—ï¨—ï¥¼å¤šã€‚è‡³æ–¼ISPDçš„TPCæœƒè­°ï¼Œå‰‡æ˜¯ç¬¬ä¸€æ¬¡ï¥«åŠ ï¼Œèˆ‡å…¶ä»–ä¸€ï§Šçš„æœƒ
è­°ä¸€æ¨£ï¼Œæ¯ç¯‡ï¥æ–‡æ–¼æœƒè­°é€²ï¨ˆä¸­ï¨¦è¢«é€ä¸€è¨ï¥ï¼Œåœ¨å–å¾—å…±ï§¼å¾Œï¼Œæ‰æ±ºå®šæ¥
å—èˆ‡å¦ï¼Œé´é¸éç¨‹åš´è¬¹ï¼Œé€™ä¹Ÿæ˜¯ISPDèƒ½å¤ å¸å¼•å¯¦é«”è¨­è¨ˆï¦´åŸŸå…§çš„å°ˆå®¶ã€å­¸
è€…è¸´èºæŠ•ç¨¿ã€ï¥«èˆ‡çš„é‡è¦åŸå› ã€‚ 
Pad Assignment for Die-Stacking
System-in-Package Designâˆ—
Yu-Chen Linâ€ , Wai-Kei Makâ€ , Chris Chuâ€¡, and Ting-Chi Wangâ€ 
â€ Department of Computer Science, National Tsing Hua University, Hsinchu 300, Taiwan
â€¡Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50011, USA
kenter78@gmail.com, wkmak@cs.nthu.edu.tw,
cnchu@iastate.edu, tcwang@cs.nthu.edu.tw
ABSTRACT
Wire bonding is the most popular method to connect signals
between dies in System-in-Package (SiP) design nowadays.
Pad assignment, which assigns inter-die signals to die pads
so as to facilitate wire bonding, is an important physical
design problem for SiP design because the quality of a pad
assignment solution aï¬€ects both the cost and performance of
a SiP design. In this paper, we study a pad assignment prob-
lem, which prohibits the generation of illegal crossings and
aims to minimize the total signal wirelength, for die-stacking
SiP design. We ï¬rst consider a variety of special cases and
present a minimum-cost maximum-ï¬‚ow based approach to
optimally solve them in polynomial time. We then describe
an approach, which uses a modiï¬ed left edge algorithm and
an integer linear programming technique, to solve the gen-
eral case. Encouraging experimental results are shown to
support our approaches.
Categories and Subject Descriptors
B.7.2 [Integrated Circuits]: Design Aids
General Terms
Algorithms, Experimentation
Keywords
System-in-Package, Pad Assignment, Wire Bonding
1. INTRODUCTION
Comparing System-in-Package (SiP) with System-on-Chip
(SoC), SiP is a more economical option than SoC in many
consumer electronic products because of the high process
complexity and cost associated with SoC. On the other hand,
compared with traditional system integration where multi-
ple dies with separate packaging are mounted on a PCB, SiP
âˆ—This work was partially supported by National Science
Council of Taiwan under Grants NSC 98-2220-E-007-011,
NSC 98-2220-E-007-012, and NSC 98-2220-E-007-013.
Permission to make digital or hard copies of all or part of this work for
personal or classroom use is granted without fee provided that copies are
not made or distributed for proï¬t or commercial advantage and that copies
bear this notice and the full citation on the ï¬rst page. To copy otherwise, to
republish, to post on servers or to redistribute to lists, requires prior speciï¬c
permission and/or a fee.
ICCAD â€™09, November 2-5, 2009, San Jose, California, USA
Copyright 2009 ACM 978-1-60558-800-1/09/11 ...$10.00.
has the advantages of smaller size, lower cost, higher perfor-
mance, lower power, and shorter time to market. So, today
SiP is already widely used in consumer electronics such as
cell phones. Currently, SiP design is mostly done by ad hoc
methods and the quality of a design is heavily dependent on
the designersâ€™ expertise. Tool support speciï¬c to SiP design
is still inadequate [5, 6, 9].
Wire bonding is the most popular method to connect sig-
nals between diï¬€erent dies in SiP nowadays. As shown in
Figure 1, a die-stacking SiP design using wire bonding has
the following properties: (1) Dies with diï¬€erent sizes are
stacked and pad signals are connected by bonding wires.
(2) Die pads can only be located on die boundaries.

Figure 1: Wire bonding for die-stacking SiP design.
If a direct inter-die connection cannot be made for a signal
between two dies, then we need to route the signal from the
two dies to the package substrate by two bonding wires and
use the substrate to complete its routing which will not only
aï¬€ect performance but is much more costly (because many
SiPs use gold for bonding wires). It is desirable to maximize
the number of direct inter-die connections and minimize the
total bonding wirelength both for cost and performance con-
sideration.
An important stage during the SiP physical design ï¬‚ow is
pad assignment which assigns inter-die signals to die pads.
Pad assignment is typically invoked after the partitioning
of the components of a system (or sub-system) into diï¬€er-
ent dies. After pad assignment, the subsequent ï¬‚oorplan-
ning/placement and routing stages can then be carried out.
When we do pad assignment, some wire crossings might be
produced. Figure 2 shows a few types of crossings, where
two wires are said to have a crossing if after projecting their
pads to the x-z plane, the two line segments connecting the
pads intersect. Nevertheless, some types of crossings are in
fact tolerable because it is relatively easy to prevent the two
wires from actually touching each other when the bonding
wires are made [1]. For example, Type 1 crossing in Figure 2
will not cause actual bonding wires to touch. On the other
3.1 Two-die case
For the case with only two dies, there is only one wire
type, i.e., each wire is from the top die to the bottom die.
We can formulate the two-die pad assignment problem as a
minimum-cost maximum-ï¬‚ow problem as follows.
Suppose we are given ğ‘˜ signals, and the pad sets ğ‘ƒ and
ğ‘„ on the two dies, respectively. We will construct a ï¬‚ow
network ğº = (ğ‘‰,ğ¸), where ğ‘‰ and ğ¸ are the node and edge
sets, respectively. For each pad in ğ‘ƒ âˆª ğ‘„, there is a node
in ğ‘‰ . A source node ğ‘ , a sink node ğ‘¡, and two intermediate
nodes ğ‘š1 and ğ‘š2 are also added to ğ‘‰ . For each pad ğ‘ğ‘– âˆˆ ğ‘ƒ
and each pad ğ‘ğ‘— âˆˆ ğ‘„ (i.e., a pair of pads on diï¬€erent dies),
if they are on the same side, there is a directed edge from
ğ‘ğ‘– to ğ‘ğ‘— in ğ¸ with the capacity being 1 and the cost being
the wirelength between ğ‘ğ‘– and ğ‘ğ‘— . In addition, there is a
directed edge from ğ‘š1 to each pad ğ‘ğ‘– in ğ‘ƒ and there is a
directed edge from each pad ğ‘ğ‘— in ğ‘„ to ğ‘š2; the capacity
and cost of each of these edges are 1 and 0, respectively.
Finally, there is a directed edge from ğ‘  to ğ‘š1 and there is
a directed edge from ğ‘š2 to ğ‘¡; the capacity and cost of each
of the two edges are ğ‘˜ and 0, respectively. Figure 4 shows
the ï¬‚ow network for an instance of the two-die pad assign-
ment problem, where each node ğ‘ğ‘– (1 â‰¤ ğ‘– â‰¤ 12) represents
a pad on the upper die, each node ğ‘ğ‘— (1 â‰¤ ğ‘— â‰¤ 16) rep-
resents a pad on the lower die, ğ‘˜ is the number of signals,
and ğ‘Šğ¿(ğ‘ğ‘–, ğ‘ğ‘—) denotes the wirelength between two pads
ğ‘ğ‘– and ğ‘ğ‘— . In this example, it is also assumed that pads
in the set {ğ‘1, ğ‘2, ğ‘3, ğ‘1, ğ‘2, ğ‘3, ğ‘4} ({ğ‘4, ğ‘5, ğ‘6, ğ‘5, ğ‘6, ğ‘7, ğ‘8},
{ğ‘7, ğ‘8, ğ‘9, ğ‘9, ğ‘10, ğ‘11, ğ‘12}, {ğ‘10, ğ‘11, ğ‘12, ğ‘13, ğ‘14, ğ‘15, ğ‘16}, re-
spectively) are on the same side.
1p
2p
3p
4p
6p
5p
7p
8p
9p
12p
11p
10p
1q
2q
3q
4q
6q
5q
7q
8q
9q
12q
11q
10q
14q
13q
16q
15q
Sink
2m t
(k,0)
(1,0)
(1,0)
))q,WL(p(1, 86
Source
s 1m
(k,0)
capacity cost
Figure 4: The ï¬‚ow network of a two-die instance.
After the ï¬‚ow network ğº is built, we proceed to ï¬nd a
minimum-cost maximum-ï¬‚ow of ğº [4]. It is well known that
for any minimum-cost maximum-ï¬‚ow problem instance with
integral edge capacities, there is always an integral optimum
solution and the network simplex algorithm is guaranteed to
ï¬nd an integral optimum ï¬‚ow ğ‘“ in polynomial time. Since
we assume that each die has adequate pads to accommodate
associated signals, it is not hard to see that ğ‘“ must have ï¬‚ow
value equal to the number of signals, ğ‘˜. We now explain
how to produce the corresponding pad assignment solution
from ğ‘“ . Because the ï¬‚ow value of ğ‘“ is ğ‘˜ and the capacity
of each edge except (ğ‘ ,ğ‘š1) and (ğ‘š2, ğ‘¡) is 1, there will be
ğ‘˜ paths of the form: ğ‘š1 â†’ ğ‘ğ‘– â†’ ğ‘ğ‘— â†’ ğ‘š2 such that all
edges on each path are saturated (i.e., having a ï¬‚ow of 1);
in addition, except the starting node ğ‘š1 and ending node
ğ‘š2, these paths are all node-disjoint. As a result, we can ï¬nd
ğ‘˜ node-disjoint saturated edges (ğ‘ğ‘–, ğ‘ğ‘—)â€™s from these paths,
and assign the given ğ‘˜ signals to the corresponding pads of
these edges one by one in an arbitrary order. For example,
in Figure 4, if there are 6 signals to be assigned, and the
bold edges are saturated edges found in a minimum-cost
maximum-ï¬‚ow, then we can assign the 6 signals to the pairs
of pads (ğ‘3, ğ‘1), (ğ‘5, ğ‘5), (ğ‘6, ğ‘6), (ğ‘7, ğ‘9), (ğ‘10, ğ‘14), (ğ‘11, ğ‘16).
The above-mentioned minimum-cost maximum-ï¬‚ow based
approach is called MCMF. It can be proved that the pad as-
signment solution produced by MCMF has minimum wire-
length and does not have any crossing. Therefore we have
the following theorem.
Theorem 1. The two-die pad assignment problem can be
optimally solved by MCMF.
3.2 Extensions to other cases
In fact, MCMF can be easily extended to handle other
special cases with more than two dies. For example, Figure 5
gives a three-die pad assignment problem instance where
for simplicity, we only show one side for each die. Each of
the 5 signals ğ‘, ğ‘, ğ‘, ğ‘‘, ğ‘’ has to be assigned to a pad located
on a common die, i.e., Die 2. For this example, we can
construct the ï¬‚ow network as shown in Figure 6, where three
intermediate nodes ğ‘š1,ğ‘š2, and ğ‘š3 (instead of two in the
two-die case) are created and there is no edge between each
pair of ğ‘ğ‘– and ğ‘Ÿğ‘— (because there is no signal connecting Die
1 and Die 3). The capacities of edges (ğ‘ ,ğ‘š2), (ğ‘š1, ğ‘¡), and
(ğ‘š3, ğ‘¡) are set to 5, 2, and 3, respectively since Dies 2, 1, and
3 have 5, 2, 3 associated signals. Similar to the two-die case,
we can also prove that an optimal pad assignment solution to
this example can be produced by using the network simplex
algorithm to ï¬nd a minimum-cost maximum-ï¬‚ow from the
corresponding ï¬‚ow network.






1p 3p2p
1q 3q2q 4q
2r
5q
1r 3r 5r4r 6r
Figure 5: A three-die pad assignment problem in-
stance.
We can generalize the 2-die and 3-die cases to any ğ‘›-die
case as long as each of the signals in the ğ‘›-die case has to be
assigned to a pad located on a common die. Consequently
we have the following theorem.
Theorem 2. For any ğ‘›-die pad assignment problem, where
ğ‘› â‰¥ 2 and each signal has to be assigned to a pad located on
a common die, it can be transformed into a minimum-cost
maximum-ï¬‚ow problem and solved optimally.
4. ANAPPROACHTOTHEGENERALCASE
In this section, we describe an approach, which consists
of two stages, to the general case. To reduce the problem
complexity, our approach only focuses on a certain subset
of solution space in the ï¬rst stage such that the left edge
algorithm [7] can be modiï¬ed and applied to assign as many
signals as possible to die pads. If there are remaining signals
have no capacity for the current wire, the wire fails to be
assigned in this stage. Every time after a wire from Die ğ‘–
to Die ğ‘— (ğ‘– < ğ‘—) is assigned to a track, the pads from Die
(ğ‘–+ 1) to Die (ğ‘— âˆ’ 1) in the track can still be used later for
some wires, and therefore we create a new track from Die
(ğ‘– + 1) to Die (ğ‘— âˆ’ 1) and add it to the end of the set of
tracks. Note that the original left edge algorithm does not
create such a track. After all the wires are processed, we
need to check if there are any illegal crossings and remove
them whenever necessary by making some assigned wires
become unassigned.
The wire assignment result produced for the example in
Figure 8 is shown in Figure 10. When the wire assignment
is ï¬nished, we will distribute all the assigned wires to four
sides uniformly, and meanwhile the wires assigned to the
same track will be assigned to the same side and to the pads
with same label. Figure 11 shows the pad assignment result
produced for the example in Figure 8. We call the method
used in this stage as the modiï¬ed left edge algorithm. As
shall be seen in Section 5, the majority of the signals can
have their die pads assigned in the ï¬rst stage.
a bc
d
e
f gh
i
j
k
lm
n
o p
q r s
t
Sorted wires
Assign to tracks
a
n
c m b q r e j l s
d h t f g o
i k
Result (wire p cannot 
be assigned)
New tracks
Figure 10: Wire assignment by the modiï¬ed left
edge algorithm.
Side1
Die2
Die3
Die1
Die4
3
1
2
Die2
Die3
Die1
Die4
3
1
2
Die2
Die3
Die1
Die4
3
1
2
Die2
Die3
Die1
Die4
3
1
2
Side2
Side4Side3
a
n
h
l
t i
c r s
f
m
k
e b j
o
q
d
g
Figure 11: Pad assignment by the modiï¬ed left edge
algorithm.
4.2 The second stage
If there are wires which cannot be assigned to die pads
after the ï¬rst stage, we will assign them by an ILP based
method in the second stage. In this ILP formation, we have
the following constants and variables.
âˆ™ Constants
â€“ ğ‘‡ğ‘–: 1 â‰¤ ğ‘– â‰¤ ğ‘›
The ğ‘–-th wire type. The wire type of a signal
is determined by its two associated die numbers.
If two signals have the same associated die num-
bers, they have the same wire type. ğ‘› is the total
number of diï¬€erent wire types for the remaining
signals.
â€“ ğ‘ğ‘‡ğ‘– : 1 â‰¤ ğ‘– â‰¤ ğ‘›
The number of remaining signals with wire type
ğ‘‡ğ‘–.
â€“ ğ¶ğ‘‡ğ‘– : 1 â‰¤ ğ‘– â‰¤ ğ‘›
The number of wire candidates for wire type ğ‘‡ğ‘–.
This amount can be determined from the remain-
ing die pads. If a wire candidate causes an illegal
crossing with an already assigned wire, then we
will not create this wire candidate.
â€“ ğ‘Šğ‘‡ğ‘–ğ‘— : 1 â‰¤ ğ‘— â‰¤ ğ¶ğ‘‡ğ‘– , 1 â‰¤ ğ‘– â‰¤ ğ‘›
The wirelength of the ğ‘—-th wire candidate for wire
type ğ‘‡ğ‘–.
â€“ ğ‘ƒğ‘˜: 1 â‰¤ ğ‘˜ â‰¤ ğ‘š
The ğ‘˜-th unassigned pad. Here we only consider
those pads which may be used by unassigned sig-
nals. ğ‘š is the total number of such unassigned
pads.
â€“ ğ¸ğ‘‡ğ‘–ğ‘— : 1 â‰¤ ğ‘— â‰¤ ğ¶ğ‘‡ğ‘– , 1 â‰¤ ğ‘– â‰¤ ğ‘›
ğ¸ğ‘‡ğ‘–ğ‘— is the set of the two pads which are used to
realize the ğ‘—-th wire candidate for wire type ğ‘‡ğ‘–.
âˆ™ Variables
â€“ ğ‘¥ğ‘‡ğ‘–ğ‘— : 1 â‰¤ ğ‘— â‰¤ ğ¶ğ‘‡ğ‘– , 1 â‰¤ ğ‘– â‰¤ ğ‘›
ğ‘¥ğ‘‡ğ‘–ğ‘— âˆˆ {0, 1}. If ğ‘¥ğ‘‡ğ‘–ğ‘— is 1 in an ILP solution, it
means that the ğ‘—-th wire candidate of wire type
ğ‘‡ğ‘– is selected; if ğ‘¥
ğ‘‡ğ‘–
ğ‘— is 0, the wire candidate is not
selected.
For each wire type ğ‘‡ğ‘–, it needs to select exactly ğ‘ğ‘‡ğ‘– wire
candidates, so we have the following constraints:
ğ¶ğ‘‡ğ‘–âˆ‘
ğ‘—=1
ğ‘¥ğ‘‡ğ‘–ğ‘— = ğ‘ğ‘‡ğ‘– , 1 â‰¤ ğ‘– â‰¤ ğ‘›
Each unassigned pad can only be used by a wire candidate
or none, so we have the following constraints:
âˆ‘
âˆ€ğ¸ğ‘‡ğ‘–ğ‘— :ğ‘ƒğ‘˜âˆˆğ¸
ğ‘‡ğ‘–
ğ‘—
ğ‘¥ğ‘‡ğ‘–ğ‘— â‰¤ 1, 1 â‰¤ ğ‘˜ â‰¤ ğ‘š
For any two wire candidates, say the ğ‘—-th wire candidate
of wire type ğ‘‡ğ‘– and the ğ‘—
â€²-th wire candidate of wire type ğ‘‡ğ‘–â€² ,
if they cause an illegal crossing, we need to add the following
constraint to avoid the two wire candidates to be selected
simultaneously:
ğ‘¥ğ‘‡ğ‘–ğ‘— + ğ‘¥
ğ‘‡ğ‘–â€²
ğ‘—â€² â‰¤ 1
Table 1: Comparison of MCMF and ILP on two-die test cases; â€œ-â€ denotes out of memory
MCMF ILP
test # of # of # of WL Time WL Time
case dies wires pads (um) (s) (um) (s)
case1 2 40 96 7181.96 <0.01 7181.96 0.31
case2 2 80 176 14363.92 <0.01 14363.92 4.48
case3 2 160 336 28727.84 0.04 28727.84 103.7
case4 2 240 496 43091.76 0.07 - -
case5 2 320 656 57455.68 0.13 - -
case6 2 400 816 71819.60 0.20 - -
case7 2 480 976 86183.52 0.27 - -
Table 2: Results on real test cases
test # of # of # of # of wires of each wire type Original MCMF
case dies wires pads (1,2) (1,3) (2,3) WL(um) WL(um) Imp. Time(s)
case8 3 58 197 26 0 32 55483.88 42416.03 23.6% 0.02
case9 3 38 155 15 23 0 212760.68 135641.88 36.2% 0.01
case10 3 141 483 41 0 100 221244.62 169771.38 23.3% 0.08
Table 3: Detailed information of general test cases
# of wires of each wire type
test # of # of # of
case dies wires pads (1,2) (1,3) (1,4) (1,5) (1,6) (2,3) (2,4) (2,5) (2,6) (3,4) (3,5) (3,6) (4,5) (4,6) (5,6)
case11 4 160 352 19 22 35 0 0 31 26 0 0 27 0 0 0 0 0
case12 4 320 672 43 58 55 0 0 58 58 0 0 48 0 0 0 0 0
case13 4 640 1312 87 114 110 0 0 115 115 0 0 99 0 0 0 0 0
case14 5 160 340 16 11 11 14 0 17 16 11 0 12 28 0 24 0 0
case15 5 320 660 32 28 26 30 0 37 27 28 0 26 41 0 45 0 0
case16 5 640 1300 69 61 50 61 0 56 66 61 0 70 73 0 73 0 0
case17 6 160 336 4 10 6 8 8 14 14 5 7 12 8 8 12 16 28
case18 6 320 672 12 23 18 20 19 30 27 12 19 22 16 17 20 29 36
case19 6 640 1296 46 30 49 34 37 35 51 34 38 30 56 57 42 48 53
case20 6 800 1632 59 38 65 45 45 44 60 46 51 41 64 69 52 58 63
Table 4: Detailed results of each stage of MLE+ILP
stage 1 stage 2
# of # of
Time assigned assigned WL Time assigned assigned WL # of
test case (s) wires % (um) (s) wires % (um) Iter
case11 <0.01 134 83.75 40578.07 0.02 26 16.25 10002.07 1
case12 <0.01 262 81.88 77206.07 0.16 58 18.12 21450.04 2
case13 <0.01 521 81.40 153514.39 7.69 119 18.60 42734.46 5
case14 <0.01 131 81.88 41655.37 0.01 29 18.12 12600.69 1
case15 <0.01 264 82.50 85285.77 0.03 56 17.50 25334.00 1
case16 <0.01 508 79.38 165185.07 0.08 132 20.62 59052.82 1
case17 <0.01 130 81.25 43091.76 0.03 30 18.75 15211.93 1
case18 <0.01 252 70.00 91390.44 0.78 68 30.00 35945.53 2
case19 <0.01 455 71.09 170930.64 6.55 185 28.91 100829.31 6
case20 <0.01 570 71.25 215638.34 10.53 230 28.75 123260.75 6
Average 78.44 21.56
Table 5: Comparison between ILP, ILP-R, and MLE+ILP on general test cases; â€œ-â€ denotes out of memory
ILP ILP-R MLE+ILP
WL Time WL # of Time WL Time
test case (um) (s) (um) Iter (s) (um) (s)
case11 49972.38 161.55 49972.38 1 0.79 50580.14 0.02
case12 - - 98217.35 1 588.39 98656.11 0.16
case13 - - 195913.38 1 10000 196248.85 7.69
case14 54122.13 10000 54122.13 1 10000 54256.06 0.01
case15 - - 110422.41 1 10000 110619.77 0.03
case16 - - 223861.00 1 10000 224237.89 0.08
case17 58056.77 10000 58059.08 1 10000 58303.69 0.03
case18 - - 126149.74 1 10000 127335.97 0.78
case19 - - 264067.02 2 20000 271759.95 6.55
case20 - - 332138.26 1 10000 338899.09 10.53
Ratio 1.0 1.0085
98ï¦ï¨å°ˆé¡Œç ”ç©¶è¨ˆç•«ç ”ç©¶æˆæœå½™æ•´è¡¨ 
è¨ˆç•«ä¸»æŒäººï¼šç‹å»·åŸº è¨ˆç•«ç·¨è™Ÿï¼š98-2220-E-007-013- 
è¨ˆç•«åç¨±ï¼šåœ¨ System-in-Package è¨­è¨ˆä¸‹ä¹‹è‡ªå‹•åŒ–å·¥å…·ç ”ç™¼--å­è¨ˆç•«äºŒï¼šåœ¨ SiP è¨­è¨ˆä¸‹ä¹‹ä¸‰ç¶­è…³ä½æŒ‡
å®šåŠä½ˆå±€è¦åŠƒæŠ€è¡“ç ”ç™¼(3/3) 
ï¥¾åŒ– 
æˆæœé …ç›® å¯¦éš›å·²é”æˆ
ï¥©ï¼ˆè¢«æ¥å—
æˆ–å·²ç™¼è¡¨ï¼‰
é æœŸç¸½é”æˆ
ï¥©(å«å¯¦éš›å·²
é”æˆï¥©) 
æœ¬è¨ˆç•«å¯¦
éš›è²¢ç»ç™¾
åˆ†æ¯” 
å–®ä½ 
å‚™ è¨» ï¼ˆ è³ª åŒ– ï¥¯
æ˜ï¼šå¦‚ï¥©å€‹è¨ˆç•«
å…±åŒæˆæœã€æˆæœ
ï¦œ ç‚º è©² æœŸ åˆŠ ä¹‹
å° é¢ æ•… äº‹ ...
ç­‰ï¼‰ 
æœŸåˆŠï¥æ–‡ 0 0 100%  
ç ”ç©¶å ±å‘Š/æŠ€è¡“å ±å‘Š 0 0 100%  
ç ”è¨æœƒï¥æ–‡ 0 0 100% 
ç¯‡ 
 
ï¥æ–‡è‘—ä½œ 
å°ˆæ›¸ 0 0 100%   
ç”³è«‹ä¸­ä»¶ï¥© 0 0 100%  å°ˆï§ å·²ç²å¾—ä»¶ï¥© 0 0 100% ä»¶  
ä»¶ï¥© 0 0 100% ä»¶  
æŠ€è¡“ç§»è½‰ 
æ¬Šï§ï¤Š 0 0 100% åƒå…ƒ  
ç¢©å£«ç”Ÿ 3 3 100%  
åšå£«ç”Ÿ 2 2 100%  
åšå£«å¾Œç ”ç©¶å“¡ 0 0 100%  
åœ‹å…§ 
ï¥«èˆ‡è¨ˆç•«äººï¦Š 
ï¼ˆæœ¬åœ‹ç±ï¼‰ 
å°ˆä»»åŠ©ï§¤ 0 0 100% 
äººæ¬¡ 
 
æœŸåˆŠï¥æ–‡ 1 1 50% èˆ‡å­è¨ˆç•«ä¸‰ä¹‹å…±åŒæˆæœ 
ç ”ç©¶å ±å‘Š/æŠ€è¡“å ±å‘Š 0 0 100%  
ç ”è¨æœƒï¥æ–‡ 3 3 50% 
ç¯‡ ä¸‰ç¯‡ï¥æ–‡ä¸­ï¼Œæœ‰äºŒ
ç¯‡æ˜¯èˆ‡å­è¨ˆç•«ä¸€
ä¹‹å…±åŒæˆæœï¼Œæœ‰ä¸€
ç¯‡æ˜¯èˆ‡å­è¨ˆç•«ä¸‰
ä¹‹å…±åŒæˆæœã€‚ 
ï¥æ–‡è‘—ä½œ 
å°ˆæ›¸ 0 0 100% ç« /æœ¬  
ç”³è«‹ä¸­ä»¶ï¥© 0 0 100%  å°ˆï§ å·²ç²å¾—ä»¶ï¥© 0 0 100% ä»¶  
ä»¶ï¥© 0 0 100% ä»¶  
æŠ€è¡“ç§»è½‰ 
æ¬Šï§ï¤Š 0 0 100% åƒå…ƒ  
ç¢©å£«ç”Ÿ 0 0 100%  
åšå£«ç”Ÿ 0 0 100%  
åšå£«å¾Œç ”ç©¶å“¡ 0 0 100%  
åœ‹å¤– 
ï¥«èˆ‡è¨ˆç•«äººï¦Š 
ï¼ˆå¤–åœ‹ç±ï¼‰ 
å°ˆä»»åŠ©ï§¤ 0 0 100% 
äººæ¬¡ 
 
 
