{
  "name": "core_arch::x86::avx512f::_mm_maskz_fixupimm_sd",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128d::as_f64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x2": "Constructor"
      }
    },
    "core_arch::x86::__m128i::as_i64x2": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x2": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vfixupimmsdz": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "intrinsics::simd::simd_extract": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts an element from a vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be const and in-bounds of the vector.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_insert": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Inserts an element into a vector, returning the updated vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be in-bounds of the vector.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ],
    "core_arch::simd::f64x2": [
      "Plain"
    ],
    "core_arch::x86::__m128i": [
      "Plain"
    ],
    "core_arch::simd::i64x2": [
      "Plain"
    ]
  },
  "path": 9918,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:40919:1: 40935:2",
  "src": "pub fn _mm_maskz_fixupimm_sd<const IMM8: i32>(\n    k: __mmask8,\n    a: __m128d,\n    b: __m128d,\n    c: __m128i,\n) -> __m128d {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_f64x2();\n        let b = b.as_f64x2();\n        let c = c.as_i64x2();\n        let fixupimm = vfixupimmsdz(a, b, c, IMM8, k, _MM_FROUND_CUR_DIRECTION);\n        let fixupimm: f64 = simd_extract!(fixupimm, 0);\n        let r = simd_insert!(a, 0, fixupimm);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_maskz_fixupimm_sd(_1: u8, _2: core_arch::x86::__m128d, _3: core_arch::x86::__m128d, _4: core_arch::x86::__m128i) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let  _5: core_arch::simd::f64x2;\n    let  _6: core_arch::simd::f64x2;\n    let  _7: core_arch::simd::i64x2;\n    let  _8: core_arch::simd::f64x2;\n    let  _9: f64;\n    let  _10: core_arch::simd::f64x2;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug c => _4;\n    debug a => _5;\n    debug b => _6;\n    debug c => _7;\n    debug fixupimm => _8;\n    debug fixupimm => _9;\n    debug r => _10;\n    bb0: {\n        _5 = core_arch::x86::__m128d::as_f64x2(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _6 = core_arch::x86::__m128d::as_f64x2(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = core_arch::x86::__m128i::as_i64x2(_4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _8 = core_arch::x86::avx512f::vfixupimmsdz(_5, _6, _7, IMM8, _1, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _9 = intrinsics::simd::simd_extract::<core_arch::simd::f64x2, f64>(_8, core_arch::x86::avx512f::_mm_maskz_fixupimm_sd::<IMM8>::{constant#1}) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _10 = intrinsics::simd::simd_insert::<core_arch::simd::f64x2, f64>(_5, core_arch::x86::avx512f::_mm_maskz_fixupimm_sd::<IMM8>::{constant#2}, _9) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _0 = _10 as core_arch::x86::__m128d;\n        return;\n    }\n}\n",
  "doc": " Fix up the lower double-precision (64-bit) floating-point elements in a and b using the lower 64-bit integer in c, store the result in the lower element of dst using zeromask k (the element is zeroed out when mask bit 0 is not set), and copy the upper element from a to the upper element of dst. imm8 is used to set the required flags reporting.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=mm_maskz_fixupimm_sd&expand=2516)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}