INFO:sim:172 - Generating IP...
Resolving generics for 'testpll'...
Applying external generics to 'testpll'...
Delivering associated files for 'testpll'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'testpll'...
Delivered 3 files into directory
/home/vladimir/CERN/WRAPPERLASTAC701/ipcore_dir/tmp/_cg/testpll
Delivered 1 file into directory
/home/vladimir/CERN/WRAPPERLASTAC701/ipcore_dir/tmp/_cg/testpll
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7a200t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'testpll'...
Generating ISE project...
XCO file found: testpll.xco
XMDF file found: testpll_xmdf.tcl
Adding /home/vladimir/CERN/WRAPPERLASTAC701/ipcore_dir/tmp/_cg/testpll.asy -view
all -origin_type imported
Adding /home/vladimir/CERN/WRAPPERLASTAC701/ipcore_dir/tmp/_cg/testpll.ucf -view
all -origin_type created
Adding /home/vladimir/CERN/WRAPPERLASTAC701/ipcore_dir/tmp/_cg/testpll.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/vladimir/CERN/WRAPPERLASTAC701/ipcore_dir/tmp/_cg/testpll.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/vladimir/CERN/WRAPPERLASTAC701/ipcore_dir/tmp/_cg/testpll.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/testpll"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'testpll'.
