<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</text>
<text>Date: Tue Jan  4 12:41:47 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>-40:25:100</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>TOP</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\synthesis\TOP.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2106</cell>
 <cell>12084</cell>
 <cell>17.43</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>1625</cell>
 <cell>12084</cell>
 <cell>13.45</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>37</cell>
 <cell>138</cell>
 <cell>26.81</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>37</cell>
 <cell>138</cell>
 <cell>26.81</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>1</cell>
 <cell>22</cell>
 <cell>4.55</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>17</cell>
 <cell>21</cell>
 <cell>80.95</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>4</cell>
 <cell>22</cell>
 <cell>18.18</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>8</cell>
 <cell>8</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1314</cell>
 <cell>833</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>36</cell>
 <cell>36</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>612</cell>
 <cell>612</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2106</cell>
 <cell>1625</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>3</cell>
</row>
<row>
 <cell>8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>10</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>4</cell>
</row>
<row>
 <cell>13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>2</cell>
</row>
<row>
 <cell>18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>19</cell>
 <cell>2</cell>
</row>
<row>
 <cell>21</cell>
 <cell>3</cell>
</row>
<row>
 <cell>27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>26</cell>
</row>
</table>
<section><name>Detailed MACC Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>1</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>4</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>14</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>21</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 14</cell>
 <cell> 21</cell>
 <cell> 2</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>888</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FlashFreeze_SB_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FlashFreeze_SB_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>489</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MX2_0_Y_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MX2_0_RNI6A05/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>178</cell>
 <cell>INT_NET</cell>
 <cell>Net   : INIT_DONE_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/INIT_DONE_RNIV1UE/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sm0_areset_n_clk_base_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sm0_areset_n_clk_base_RNIPALD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>15</cell>
 <cell>INT_NET</cell>
 <cell>Net   : OSC_C0_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sm0_areset_n_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sdif0_areset_n_RNICQO8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/clkout_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FlashFreeze_SB_0/CCC_0_GL1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FlashFreeze_SB_0/CCC_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[0]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[2]</cell>
</row>
<row>
 <cell>61</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/ROW_PTR_0_v_sync_re</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/ROW_PTR_0/v_sync_re</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[3]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[1]</cell>
</row>
<row>
 <cell>51</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_d_i[61]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state_s2_0_a10</cell>
</row>
<row>
 <cell>48</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MX2_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MX2_0</cell>
</row>
<row>
 <cell>43</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[5]</cell>
</row>
<row>
 <cell>40</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/LCD_FSM_0/s_state_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/LCD_FSM_0/s_state[3]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[0]</cell>
</row>
<row>
 <cell>67</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[2]</cell>
</row>
<row>
 <cell>61</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/ROW_PTR_0_v_sync_re</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/ROW_PTR_0/v_sync_re</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[3]</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[1]</cell>
</row>
<row>
 <cell>51</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_d_i[61]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state_s2_0_a10</cell>
</row>
<row>
 <cell>48</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MX2_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MX2_0</cell>
</row>
<row>
 <cell>43</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[5]</cell>
</row>
<row>
 <cell>40</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>36</cell>
 <cell>INT_NET</cell>
 <cell>Net   : line_write_read_0/LCD_FSM_0/s_state_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: line_write_read_0/LCD_FSM_0/s_state[3]</cell>
</row>
</table>
</doc>
