*----------------------------------------------------------------------------------------
*	Innovus 23.13-s082_1 (64bit) 11/13/2024 13:42 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Dec-30 16:47:26 (2024-Dec-30 08:47:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: gcd
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.78534537 	   63.2193%
Total Switching Power:       0.44545772 	   35.8588%
Total Leakage Power:         0.01145203 	    0.9219%
Total Power:                 1.24225511
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4409     0.08863    0.003307      0.5328       42.89
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.3445      0.3568    0.008145      0.7094       57.11
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.7853      0.4455     0.01145       1.242         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.7853      0.4455     0.01145       1.242         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                  ctrl/g35 (OR2_X4):          0.02566
*              Highest Leakage Power: dpath/a_mux/FE_PSBC9_dpath_a_mux_sel_1 (BUF_X8):        0.0001858
*                Total Cap:      1.48046e-12 F
*                Total instances in design:   361
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.316  |  0.028  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   110   |   92    |   34    |   18    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Physical Design Stage, Core Area (um^2), Standard Cell Area (um^2), Macro Area (um^2), Total Power (mW), Wirelength(um), WS(ns), TNS(ns), Congestion(H), Congestion(V)
postSynth,790.44,517.37,0,2.33786315,2133.65,-0.058,-0.917,,
preCTS,790.44,514.444,0,1.21388144,2072.075,0.004,0.000,0.00%,0.00%
postCTS,790.44,514.444,0,1.21192858,2030.86,0.001,0.000,0.00%,0.00%
postRoute,790.44,514.444,0,1.22385597,2069.75,-0.007,-0.051,,
postRouteOpt,790.44,521.094,0,1.24225511,2104.63,0.000,0.000,,
