// Seed: 3655683991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1;
  assign id_5 = id_8;
  wire id_9, id_10;
  initial id_4 = 1;
  assign id_10 = id_10;
  wire id_11 = id_9;
  wire id_12;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
    , id_3
);
  wor id_4;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
  assign id_4 = 1;
endmodule
