Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 18 22:56:53 2017
| Host         : DESKTOP-P4DAKPQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file alu_methodology_drc_routed.rpt -rpx alu_methodology_drc_routed.rpx
| Design       : alu
| Device       : xc7a35tcsg324-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                        | 31         |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_addr[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a_addr[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a_addr[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on b_addr[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on b_addr[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on b_addr[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on cin relative to clock(s) clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on const[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on const[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on const[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on const[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on const[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on const[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on const[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on const[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on op[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on op[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on op[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on zero_in relative to clock(s) clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on cout relative to clock(s) clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on neg relative to clock(s) clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ovf relative to clock(s) clk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on y[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on y[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on y[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on y[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on y[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on y[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on y[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on y[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on zero relative to clock(s) clk 
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk] (Source: D:/Craft/Vivado/alu/alu.srcs/constrs_2/new/cons.xdc (Line: 2))
Previous: create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk] (Source: D:/Craft/Vivado/alu/alu.srcs/constrs_2/new/cons.xdc (Line: 1))
Related violations: <none>


