// Seed: 2957147257
module module_0 (
    input wor id_0,
    output tri id_1
    , id_5,
    input tri1 id_2,
    output supply0 id_3
);
  assign id_3 = id_2 - (1);
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output wire  id_2,
    input  tri   id_3
    , id_11,
    input  wand  id_4,
    input  tri0  id_5,
    output wand  id_6,
    output uwire id_7
    , id_12,
    input  tri0  id_8,
    input  tri   id_9
);
  wor  id_13 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_5,
      id_7
  );
  specify
    (id_15 => id_16) = (1, 1  : 1 == {1 !=? id_4, 1'b0, 1} : id_16);
    (id_17[1] => id_18) = 1;
  endspecify
endmodule
