// Seed: 2594444430
module module_0;
  logic id_1 = -1, id_2, id_3;
  wire id_4;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output wor   id_3,
    output tri0  id_4
);
  logic [7:0] id_6;
  ;
  wire id_7;
  module_0 modCall_1 ();
  assign id_6[-1] = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 ();
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
