Analysis & Synthesis report for risc-cpu
Mon Nov 04 21:30:40 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Parameter Settings for User Entity Instance: lpm_mux2:inst17|LPM_MUX:lpm_mux_component
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 04 21:30:40 2019    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; risc-cpu                                 ;
; Top-level Entity Name              ; register-heap                            ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 51                                       ;
;     Total combinational functions  ; 19                                       ;
;     Dedicated logic registers      ; 32                                       ;
; Total registers                    ; 32                                       ;
; Total pins                         ; 22                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                          ; register-heap      ; risc-cpu           ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                               ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------+
; DFF8.vhd                         ; yes             ; User VHDL File                     ; C:/Users/ISJINHAO/Desktop/10.30/risc-cpu/DFF8.vhd          ;
; register-heap.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/ISJINHAO/Desktop/10.30/risc-cpu/register-heap.bdf ;
; 24-decoder.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/ISJINHAO/Desktop/10.30/risc-cpu/24-decoder.bdf    ;
; lpm_mux2.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/ISJINHAO/Desktop/10.30/risc-cpu/lpm_mux2.vhd      ;
; LPM_MUX.tdf                      ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/LPM_MUX.tdf   ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/muxlut.inc    ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/bypassff.inc  ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/altera/90/quartus/libraries/megafunctions/altshift.inc  ;
; db/mux_j6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/ISJINHAO/Desktop/10.30/risc-cpu/db/mux_j6e.tdf    ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 51        ;
;                                             ;           ;
; Total combinational functions               ; 19        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 16        ;
;     -- 3 input functions                    ; 3         ;
;     -- <=2 input functions                  ; 0         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 19        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 32        ;
;     -- Dedicated logic registers            ; 32        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 22        ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 32        ;
; Total fan-out                               ; 191       ;
; Average fan-out                             ; 2.01      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
; |register-heap                    ; 19 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |register-heap                                                                  ; work         ;
;    |24-decoder:inst15|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|24-decoder:inst15                                                ; work         ;
;    |DFF8:inst12|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|DFF8:inst12                                                      ; work         ;
;    |DFF8:inst16|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|DFF8:inst16                                                      ; work         ;
;    |DFF8:inst6|                   ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|DFF8:inst6                                                       ; work         ;
;    |DFF8:inst|                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|DFF8:inst                                                        ; work         ;
;    |lpm_mux2:inst17|              ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|lpm_mux2:inst17                                                  ; work         ;
;       |lpm_mux:lpm_mux_component| ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|lpm_mux2:inst17|lpm_mux:lpm_mux_component                        ; work         ;
;          |mux_j6e:auto_generated| ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |register-heap|lpm_mux2:inst17|lpm_mux:lpm_mux_component|mux_j6e:auto_generated ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux2:inst17|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 8           ; Signed Integer                                  ;
; LPM_SIZE               ; 4           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 2           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_j6e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Nov 04 21:30:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risc-cpu -c risc-cpu
Info: Found 2 design units, including 1 entities, in source file DFF8.vhd
    Info: Found design unit 1: DFF8-ONE
    Info: Found entity 1: DFF8
Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file register-heap.bdf
    Info: Found entity 1: register-heap
Info: Found 2 design units, including 1 entities, in source file ALU.vhd
    Info: Found design unit 1: ALU-behav
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file sequence-generator.bdf
    Info: Found entity 1: sequence-generator
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: cpu
Info: Found 2 design units, including 1 entities, in source file controler.vhd
    Info: Found design unit 1: controler-behav
    Info: Found entity 1: controler
Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info: Found design unit 1: lpm_rom0-SYN
    Info: Found entity 1: lpm_rom0
Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd
    Info: Found design unit 1: lpm_ram_dq0-SYN
    Info: Found entity 1: lpm_ram_dq0
Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info: Found design unit 1: lpm_mux1-SYN
    Info: Found entity 1: lpm_mux1
Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd
    Info: Found design unit 1: lpm_latch0-SYN
    Info: Found entity 1: lpm_latch0
Info: Found 1 design units, including 1 entities, in source file 24-decoder.bdf
    Info: Found entity 1: 24-decoder
Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd
    Info: Found design unit 1: lpm_mux2-SYN
    Info: Found entity 1: lpm_mux2
Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info: Found design unit 1: lpm_bustri0-SYN
    Info: Found entity 1: lpm_bustri0
Info: Elaborating entity "register-heap" for the top level hierarchy
Info: Elaborating entity "lpm_mux2" for hierarchy "lpm_mux2:inst17"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux2:inst17|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux2:inst17|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux2:inst17|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_j6e.tdf
    Info: Found entity 1: mux_j6e
Info: Elaborating entity "mux_j6e" for hierarchy "lpm_mux2:inst17|LPM_MUX:lpm_mux_component|mux_j6e:auto_generated"
Info: Elaborating entity "DFF8" for hierarchy "DFF8:inst6"
Info: Elaborating entity "24-decoder" for hierarchy "24-decoder:inst15"
Warning: Ignored assignments for entity "risc-cpu" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name OPTIMIZE_SSN OFF -entity "risc-cpu" -family "Cyclone III" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity "risc-cpu" -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity "risc-cpu" -section_id "Root Region" is ignored
Info: Implemented 73 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 8 output pins
    Info: Implemented 51 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 257 megabytes
    Info: Processing ended: Mon Nov 04 21:30:40 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


