Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Thu May  4 23:49:44 2023
| Host             : jk running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file echo_setup_wrapper_power_routed.rpt -pb echo_setup_wrapper_power_summary_routed.pb -rpx echo_setup_wrapper_power_routed.rpx
| Design           : echo_setup_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.234        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.125        |
| Device Static (W)        | 0.109        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.4         |
| Junction Temperature (C) | 30.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.055 |       30 |       --- |             --- |
| Slice Logic              |     0.023 |    27170 |       --- |             --- |
|   LUT as Logic           |     0.018 |     8520 |     63400 |           13.44 |
|   LUT as Distributed RAM |     0.003 |     1208 |     19000 |            6.36 |
|   Register               |     0.001 |    11465 |    126800 |            9.04 |
|   CARRY4                 |    <0.001 |      234 |     15850 |            1.48 |
|   LUT as Shift Register  |    <0.001 |      427 |     19000 |            2.25 |
|   F7/F8 Muxes            |    <0.001 |      140 |     63400 |            0.22 |
|   Others                 |    <0.001 |     1242 |       --- |             --- |
| Signals                  |     0.032 |    19565 |       --- |             --- |
| Block RAM                |     0.033 |       22 |       135 |           16.30 |
| MMCM                     |     0.219 |        2 |         6 |           33.33 |
| PLL                      |     0.115 |        1 |         6 |           16.67 |
| I/O                      |     0.534 |       60 |       210 |           28.57 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     1.234 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.196 |       0.177 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.301 |       0.283 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.241 |       0.237 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_echo_setup_clk_wiz_1_0                                                                                                                           | echo_setup_i/clk_wiz_1/inst/clk_out1                                                                                                                                                                                                |            10.0 |
| clk_out1_echo_setup_clk_wiz_1_0                                                                                                                           | echo_setup_i/clk_wiz_1/inst/clk_out1_echo_setup_clk_wiz_1_0                                                                                                                                                                         |            10.0 |
| clk_out2_echo_setup_clk_wiz_1_0                                                                                                                           | echo_setup_i/clk_wiz_1/inst/clk_out2_echo_setup_clk_wiz_1_0                                                                                                                                                                         |             5.0 |
| clk_out3_echo_setup_clk_wiz_1_0                                                                                                                           | echo_setup_i/clk_wiz_1/inst/clk_out3_echo_setup_clk_wiz_1_0                                                                                                                                                                         |            20.0 |
| clk_pll_i                                                                                                                                                 | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                         |            12.3 |
| clkfbout_echo_setup_clk_wiz_1_0                                                                                                                           | echo_setup_i/clk_wiz_1/inst/clkfbout_echo_setup_clk_wiz_1_0                                                                                                                                                                         |            10.0 |
| echo_setup_i/axi_ethernetlite_0/U0/phy_rx_clk                                                                                                             | echo_setup_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                                                                                                                                                  |            40.0 |
| echo_setup_i/axi_ethernetlite_0/U0/phy_tx_clk                                                                                                             | echo_setup_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                                                                                                                                                  |            40.0 |
| echo_setup_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                | echo_setup_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                           |            33.3 |
| echo_setup_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                              | echo_setup_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                   |            33.3 |
| freq_refclk                                                                                                                                               | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                       |             1.5 |
| iserdes_clkdiv                                                                                                                                            | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv            |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.3 |
| mem_refclk                                                                                                                                                | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                        |             3.1 |
| oserdes_clk                                                                                                                                               | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.1 |
| oserdes_clk_1                                                                                                                                             | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.1 |
| oserdes_clk_2                                                                                                                                             | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.1 |
| oserdes_clk_3                                                                                                                                             | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.1 |
| oserdes_clkdiv                                                                                                                                            | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             6.2 |
| oserdes_clkdiv_1                                                                                                                                          | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |            12.3 |
| pll_clk3_out                                                                                                                                              | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                      |            12.3 |
| pll_clkfbout                                                                                                                                              | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                      |            10.0 |
| sync_pulse                                                                                                                                                | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                        |            49.2 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                                           |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| echo_setup_wrapper                     |     1.125 |
|   echo_setup_i                         |     1.119 |
|     axi_ethernetlite_0                 |     0.007 |
|       U0                               |     0.007 |
|     axi_smc                            |     0.044 |
|       inst                             |     0.044 |
|     axi_timer_0                        |     0.003 |
|       U0                               |     0.003 |
|     clk_wiz_1                          |     0.107 |
|       inst                             |     0.107 |
|     microblaze_0                       |     0.047 |
|       U0                               |     0.047 |
|     microblaze_0_axi_intc              |     0.001 |
|       U0                               |     0.001 |
|     microblaze_0_local_memory          |     0.005 |
|       lmb_bram                         |     0.004 |
|     mig_7series_0                      |     0.902 |
|       u_echo_setup_mig_7series_0_0_mig |     0.900 |
+----------------------------------------+-----------+


